
/mnt/c/Users/user/Desktop/smartfarmst32/build/SmartFarmST32:     file format elf32-littlearm


Disassembly of section .text:

080038c0 <deregister_tm_clones>:
 80038c0:	4804      	ldr	r0, [pc, #16]	; (80038d4 <deregister_tm_clones+0x14>)
 80038c2:	4b05      	ldr	r3, [pc, #20]	; (80038d8 <deregister_tm_clones+0x18>)
 80038c4:	b510      	push	{r4, lr}
 80038c6:	4283      	cmp	r3, r0
 80038c8:	d003      	beq.n	80038d2 <deregister_tm_clones+0x12>
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <deregister_tm_clones+0x1c>)
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d000      	beq.n	80038d2 <deregister_tm_clones+0x12>
 80038d0:	4798      	blx	r3
 80038d2:	bd10      	pop	{r4, pc}
 80038d4:	200007bc 	.word	0x200007bc
 80038d8:	200007bc 	.word	0x200007bc
 80038dc:	00000000 	.word	0x00000000

080038e0 <register_tm_clones>:
 80038e0:	4806      	ldr	r0, [pc, #24]	; (80038fc <register_tm_clones+0x1c>)
 80038e2:	4907      	ldr	r1, [pc, #28]	; (8003900 <register_tm_clones+0x20>)
 80038e4:	1a09      	subs	r1, r1, r0
 80038e6:	108b      	asrs	r3, r1, #2
 80038e8:	0fc9      	lsrs	r1, r1, #31
 80038ea:	18c9      	adds	r1, r1, r3
 80038ec:	b510      	push	{r4, lr}
 80038ee:	1049      	asrs	r1, r1, #1
 80038f0:	d003      	beq.n	80038fa <register_tm_clones+0x1a>
 80038f2:	4b04      	ldr	r3, [pc, #16]	; (8003904 <register_tm_clones+0x24>)
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d000      	beq.n	80038fa <register_tm_clones+0x1a>
 80038f8:	4798      	blx	r3
 80038fa:	bd10      	pop	{r4, pc}
 80038fc:	200007bc 	.word	0x200007bc
 8003900:	200007bc 	.word	0x200007bc
 8003904:	00000000 	.word	0x00000000

08003908 <__do_global_dtors_aux>:
 8003908:	b510      	push	{r4, lr}
 800390a:	4c07      	ldr	r4, [pc, #28]	; (8003928 <__do_global_dtors_aux+0x20>)
 800390c:	7823      	ldrb	r3, [r4, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d109      	bne.n	8003926 <__do_global_dtors_aux+0x1e>
 8003912:	f7ff ffd5 	bl	80038c0 <deregister_tm_clones>
 8003916:	4b05      	ldr	r3, [pc, #20]	; (800392c <__do_global_dtors_aux+0x24>)
 8003918:	2b00      	cmp	r3, #0
 800391a:	d002      	beq.n	8003922 <__do_global_dtors_aux+0x1a>
 800391c:	4804      	ldr	r0, [pc, #16]	; (8003930 <__do_global_dtors_aux+0x28>)
 800391e:	e000      	b.n	8003922 <__do_global_dtors_aux+0x1a>
 8003920:	bf00      	nop
 8003922:	2301      	movs	r3, #1
 8003924:	7023      	strb	r3, [r4, #0]
 8003926:	bd10      	pop	{r4, pc}
 8003928:	200007c0 	.word	0x200007c0
 800392c:	00000000 	.word	0x00000000
 8003930:	080127bc 	.word	0x080127bc

08003934 <frame_dummy>:
 8003934:	4b05      	ldr	r3, [pc, #20]	; (800394c <frame_dummy+0x18>)
 8003936:	b510      	push	{r4, lr}
 8003938:	2b00      	cmp	r3, #0
 800393a:	d003      	beq.n	8003944 <frame_dummy+0x10>
 800393c:	4904      	ldr	r1, [pc, #16]	; (8003950 <frame_dummy+0x1c>)
 800393e:	4805      	ldr	r0, [pc, #20]	; (8003954 <frame_dummy+0x20>)
 8003940:	e000      	b.n	8003944 <frame_dummy+0x10>
 8003942:	bf00      	nop
 8003944:	f7ff ffcc 	bl	80038e0 <register_tm_clones>
 8003948:	bd10      	pop	{r4, pc}
 800394a:	46c0      	nop			; (mov r8, r8)
 800394c:	00000000 	.word	0x00000000
 8003950:	200007c4 	.word	0x200007c4
 8003954:	080127bc 	.word	0x080127bc

08003958 <atan2f>:
 8003958:	b510      	push	{r4, lr}
 800395a:	f000 f825 	bl	80039a8 <__ieee754_atan2f>
 800395e:	bd10      	pop	{r4, pc}

08003960 <sqrtf>:
 8003960:	b570      	push	{r4, r5, r6, lr}
 8003962:	1c04      	adds	r4, r0, #0
 8003964:	f000 f8b0 	bl	8003ac8 <__ieee754_sqrtf>
 8003968:	4b0e      	ldr	r3, [pc, #56]	; (80039a4 <sqrtf+0x44>)
 800396a:	1c05      	adds	r5, r0, #0
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	b25b      	sxtb	r3, r3
 8003970:	3301      	adds	r3, #1
 8003972:	d00b      	beq.n	800398c <sqrtf+0x2c>
 8003974:	1c21      	adds	r1, r4, #0
 8003976:	1c20      	adds	r0, r4, #0
 8003978:	f001 fb82 	bl	8005080 <__aeabi_fcmpun>
 800397c:	2800      	cmp	r0, #0
 800397e:	d105      	bne.n	800398c <sqrtf+0x2c>
 8003980:	2100      	movs	r1, #0
 8003982:	1c20      	adds	r0, r4, #0
 8003984:	f000 fbea 	bl	800415c <__aeabi_fcmplt>
 8003988:	2800      	cmp	r0, #0
 800398a:	d101      	bne.n	8003990 <sqrtf+0x30>
 800398c:	1c28      	adds	r0, r5, #0
 800398e:	bd70      	pop	{r4, r5, r6, pc}
 8003990:	f003 fb0a 	bl	8006fa8 <__errno>
 8003994:	2321      	movs	r3, #33	; 0x21
 8003996:	2100      	movs	r1, #0
 8003998:	6003      	str	r3, [r0, #0]
 800399a:	1c08      	adds	r0, r1, #0
 800399c:	f000 fec4 	bl	8004728 <__aeabi_fdiv>
 80039a0:	1c05      	adds	r5, r0, #0
 80039a2:	e7f3      	b.n	800398c <sqrtf+0x2c>
 80039a4:	20000000 	.word	0x20000000

080039a8 <__ieee754_atan2f>:
 80039a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039aa:	004b      	lsls	r3, r1, #1
 80039ac:	1c0c      	adds	r4, r1, #0
 80039ae:	21ff      	movs	r1, #255	; 0xff
 80039b0:	085b      	lsrs	r3, r3, #1
 80039b2:	05c9      	lsls	r1, r1, #23
 80039b4:	428b      	cmp	r3, r1
 80039b6:	dc15      	bgt.n	80039e4 <__ieee754_atan2f+0x3c>
 80039b8:	0042      	lsls	r2, r0, #1
 80039ba:	4684      	mov	ip, r0
 80039bc:	0852      	lsrs	r2, r2, #1
 80039be:	428a      	cmp	r2, r1
 80039c0:	dc10      	bgt.n	80039e4 <__ieee754_atan2f+0x3c>
 80039c2:	25fe      	movs	r5, #254	; 0xfe
 80039c4:	05ad      	lsls	r5, r5, #22
 80039c6:	42ac      	cmp	r4, r5
 80039c8:	d03e      	beq.n	8003a48 <__ieee754_atan2f+0xa0>
 80039ca:	2502      	movs	r5, #2
 80039cc:	17a7      	asrs	r7, r4, #30
 80039ce:	403d      	ands	r5, r7
 80039d0:	0fc7      	lsrs	r7, r0, #31
 80039d2:	433d      	orrs	r5, r7
 80039d4:	2a00      	cmp	r2, #0
 80039d6:	d10a      	bne.n	80039ee <__ieee754_atan2f+0x46>
 80039d8:	2d02      	cmp	r5, #2
 80039da:	d029      	beq.n	8003a30 <__ieee754_atan2f+0x88>
 80039dc:	2d03      	cmp	r5, #3
 80039de:	d105      	bne.n	80039ec <__ieee754_atan2f+0x44>
 80039e0:	4830      	ldr	r0, [pc, #192]	; (8003aa4 <__ieee754_atan2f+0xfc>)
 80039e2:	e003      	b.n	80039ec <__ieee754_atan2f+0x44>
 80039e4:	1c01      	adds	r1, r0, #0
 80039e6:	1c20      	adds	r0, r4, #0
 80039e8:	f000 fd02 	bl	80043f0 <__aeabi_fadd>
 80039ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d019      	beq.n	8003a26 <__ieee754_atan2f+0x7e>
 80039f2:	428b      	cmp	r3, r1
 80039f4:	d01e      	beq.n	8003a34 <__ieee754_atan2f+0x8c>
 80039f6:	428a      	cmp	r2, r1
 80039f8:	d015      	beq.n	8003a26 <__ieee754_atan2f+0x7e>
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	15db      	asrs	r3, r3, #23
 80039fe:	2b3c      	cmp	r3, #60	; 0x3c
 8003a00:	dc25      	bgt.n	8003a4e <__ieee754_atan2f+0xa6>
 8003a02:	2c00      	cmp	r4, #0
 8003a04:	da2f      	bge.n	8003a66 <__ieee754_atan2f+0xbe>
 8003a06:	333c      	adds	r3, #60	; 0x3c
 8003a08:	da2d      	bge.n	8003a66 <__ieee754_atan2f+0xbe>
 8003a0a:	2000      	movs	r0, #0
 8003a0c:	2d01      	cmp	r5, #1
 8003a0e:	d03a      	beq.n	8003a86 <__ieee754_atan2f+0xde>
 8003a10:	2d02      	cmp	r5, #2
 8003a12:	d030      	beq.n	8003a76 <__ieee754_atan2f+0xce>
 8003a14:	2d00      	cmp	r5, #0
 8003a16:	d0e9      	beq.n	80039ec <__ieee754_atan2f+0x44>
 8003a18:	4923      	ldr	r1, [pc, #140]	; (8003aa8 <__ieee754_atan2f+0x100>)
 8003a1a:	f000 fce9 	bl	80043f0 <__aeabi_fadd>
 8003a1e:	4923      	ldr	r1, [pc, #140]	; (8003aac <__ieee754_atan2f+0x104>)
 8003a20:	f001 f966 	bl	8004cf0 <__aeabi_fsub>
 8003a24:	e7e2      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a26:	4663      	mov	r3, ip
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	db1a      	blt.n	8003a62 <__ieee754_atan2f+0xba>
 8003a2c:	4820      	ldr	r0, [pc, #128]	; (8003ab0 <__ieee754_atan2f+0x108>)
 8003a2e:	e7dd      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a30:	481e      	ldr	r0, [pc, #120]	; (8003aac <__ieee754_atan2f+0x104>)
 8003a32:	e7db      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d00c      	beq.n	8003a52 <__ieee754_atan2f+0xaa>
 8003a38:	2d02      	cmp	r5, #2
 8003a3a:	d0f9      	beq.n	8003a30 <__ieee754_atan2f+0x88>
 8003a3c:	2d03      	cmp	r5, #3
 8003a3e:	d0cf      	beq.n	80039e0 <__ieee754_atan2f+0x38>
 8003a40:	2d01      	cmp	r5, #1
 8003a42:	d025      	beq.n	8003a90 <__ieee754_atan2f+0xe8>
 8003a44:	2000      	movs	r0, #0
 8003a46:	e7d1      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a48:	f000 f898 	bl	8003b7c <atanf>
 8003a4c:	e7ce      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a4e:	4818      	ldr	r0, [pc, #96]	; (8003ab0 <__ieee754_atan2f+0x108>)
 8003a50:	e7dc      	b.n	8003a0c <__ieee754_atan2f+0x64>
 8003a52:	2d02      	cmp	r5, #2
 8003a54:	d023      	beq.n	8003a9e <__ieee754_atan2f+0xf6>
 8003a56:	2d03      	cmp	r5, #3
 8003a58:	d01f      	beq.n	8003a9a <__ieee754_atan2f+0xf2>
 8003a5a:	2d01      	cmp	r5, #1
 8003a5c:	d01b      	beq.n	8003a96 <__ieee754_atan2f+0xee>
 8003a5e:	4815      	ldr	r0, [pc, #84]	; (8003ab4 <__ieee754_atan2f+0x10c>)
 8003a60:	e7c4      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a62:	4815      	ldr	r0, [pc, #84]	; (8003ab8 <__ieee754_atan2f+0x110>)
 8003a64:	e7c2      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a66:	1c21      	adds	r1, r4, #0
 8003a68:	f000 fe5e 	bl	8004728 <__aeabi_fdiv>
 8003a6c:	f000 f998 	bl	8003da0 <fabsf>
 8003a70:	f000 f884 	bl	8003b7c <atanf>
 8003a74:	e7ca      	b.n	8003a0c <__ieee754_atan2f+0x64>
 8003a76:	490c      	ldr	r1, [pc, #48]	; (8003aa8 <__ieee754_atan2f+0x100>)
 8003a78:	f000 fcba 	bl	80043f0 <__aeabi_fadd>
 8003a7c:	1c01      	adds	r1, r0, #0
 8003a7e:	480b      	ldr	r0, [pc, #44]	; (8003aac <__ieee754_atan2f+0x104>)
 8003a80:	f001 f936 	bl	8004cf0 <__aeabi_fsub>
 8003a84:	e7b2      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a86:	2380      	movs	r3, #128	; 0x80
 8003a88:	061b      	lsls	r3, r3, #24
 8003a8a:	469c      	mov	ip, r3
 8003a8c:	4460      	add	r0, ip
 8003a8e:	e7ad      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a90:	2080      	movs	r0, #128	; 0x80
 8003a92:	0600      	lsls	r0, r0, #24
 8003a94:	e7aa      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a96:	4809      	ldr	r0, [pc, #36]	; (8003abc <__ieee754_atan2f+0x114>)
 8003a98:	e7a8      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a9a:	4809      	ldr	r0, [pc, #36]	; (8003ac0 <__ieee754_atan2f+0x118>)
 8003a9c:	e7a6      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003a9e:	4809      	ldr	r0, [pc, #36]	; (8003ac4 <__ieee754_atan2f+0x11c>)
 8003aa0:	e7a4      	b.n	80039ec <__ieee754_atan2f+0x44>
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	c0490fdb 	.word	0xc0490fdb
 8003aa8:	33bbbd2e 	.word	0x33bbbd2e
 8003aac:	40490fdb 	.word	0x40490fdb
 8003ab0:	3fc90fdb 	.word	0x3fc90fdb
 8003ab4:	3f490fdb 	.word	0x3f490fdb
 8003ab8:	bfc90fdb 	.word	0xbfc90fdb
 8003abc:	bf490fdb 	.word	0xbf490fdb
 8003ac0:	c016cbe4 	.word	0xc016cbe4
 8003ac4:	4016cbe4 	.word	0x4016cbe4

08003ac8 <__ieee754_sqrtf>:
 8003ac8:	492b      	ldr	r1, [pc, #172]	; (8003b78 <__ieee754_sqrtf+0xb0>)
 8003aca:	0042      	lsls	r2, r0, #1
 8003acc:	b570      	push	{r4, r5, r6, lr}
 8003ace:	0003      	movs	r3, r0
 8003ad0:	1c06      	adds	r6, r0, #0
 8003ad2:	0852      	lsrs	r2, r2, #1
 8003ad4:	428a      	cmp	r2, r1
 8003ad6:	d83b      	bhi.n	8003b50 <__ieee754_sqrtf+0x88>
 8003ad8:	2a00      	cmp	r2, #0
 8003ada:	d038      	beq.n	8003b4e <__ieee754_sqrtf+0x86>
 8003adc:	2800      	cmp	r0, #0
 8003ade:	db40      	blt.n	8003b62 <__ieee754_sqrtf+0x9a>
 8003ae0:	21ff      	movs	r1, #255	; 0xff
 8003ae2:	05c9      	lsls	r1, r1, #23
 8003ae4:	15c2      	asrs	r2, r0, #23
 8003ae6:	4201      	tst	r1, r0
 8003ae8:	d10a      	bne.n	8003b00 <__ieee754_sqrtf+0x38>
 8003aea:	2080      	movs	r0, #128	; 0x80
 8003aec:	0400      	lsls	r0, r0, #16
 8003aee:	4006      	ands	r6, r0
 8003af0:	d001      	beq.n	8003af6 <__ieee754_sqrtf+0x2e>
 8003af2:	e03d      	b.n	8003b70 <__ieee754_sqrtf+0xa8>
 8003af4:	000e      	movs	r6, r1
 8003af6:	005b      	lsls	r3, r3, #1
 8003af8:	1c71      	adds	r1, r6, #1
 8003afa:	4203      	tst	r3, r0
 8003afc:	d0fa      	beq.n	8003af4 <__ieee754_sqrtf+0x2c>
 8003afe:	1b92      	subs	r2, r2, r6
 8003b00:	3a7f      	subs	r2, #127	; 0x7f
 8003b02:	0010      	movs	r0, r2
 8003b04:	2280      	movs	r2, #128	; 0x80
 8003b06:	025b      	lsls	r3, r3, #9
 8003b08:	0a5b      	lsrs	r3, r3, #9
 8003b0a:	0412      	lsls	r2, r2, #16
 8003b0c:	431a      	orrs	r2, r3
 8003b0e:	0053      	lsls	r3, r2, #1
 8003b10:	07c1      	lsls	r1, r0, #31
 8003b12:	d424      	bmi.n	8003b5e <__ieee754_sqrtf+0x96>
 8003b14:	2280      	movs	r2, #128	; 0x80
 8003b16:	2119      	movs	r1, #25
 8003b18:	2600      	movs	r6, #0
 8003b1a:	2500      	movs	r5, #0
 8003b1c:	1040      	asrs	r0, r0, #1
 8003b1e:	0452      	lsls	r2, r2, #17
 8003b20:	18ac      	adds	r4, r5, r2
 8003b22:	429c      	cmp	r4, r3
 8003b24:	dc02      	bgt.n	8003b2c <__ieee754_sqrtf+0x64>
 8003b26:	18a5      	adds	r5, r4, r2
 8003b28:	1b1b      	subs	r3, r3, r4
 8003b2a:	18b6      	adds	r6, r6, r2
 8003b2c:	3901      	subs	r1, #1
 8003b2e:	005b      	lsls	r3, r3, #1
 8003b30:	0852      	lsrs	r2, r2, #1
 8003b32:	2900      	cmp	r1, #0
 8003b34:	d1f4      	bne.n	8003b20 <__ieee754_sqrtf+0x58>
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d002      	beq.n	8003b40 <__ieee754_sqrtf+0x78>
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	3601      	adds	r6, #1
 8003b3e:	439e      	bics	r6, r3
 8003b40:	23fc      	movs	r3, #252	; 0xfc
 8003b42:	059b      	lsls	r3, r3, #22
 8003b44:	469c      	mov	ip, r3
 8003b46:	1076      	asrs	r6, r6, #1
 8003b48:	4466      	add	r6, ip
 8003b4a:	05c0      	lsls	r0, r0, #23
 8003b4c:	1980      	adds	r0, r0, r6
 8003b4e:	bd70      	pop	{r4, r5, r6, pc}
 8003b50:	1c01      	adds	r1, r0, #0
 8003b52:	f000 ffb3 	bl	8004abc <__aeabi_fmul>
 8003b56:	1c31      	adds	r1, r6, #0
 8003b58:	f000 fc4a 	bl	80043f0 <__aeabi_fadd>
 8003b5c:	e7f7      	b.n	8003b4e <__ieee754_sqrtf+0x86>
 8003b5e:	0093      	lsls	r3, r2, #2
 8003b60:	e7d8      	b.n	8003b14 <__ieee754_sqrtf+0x4c>
 8003b62:	1c01      	adds	r1, r0, #0
 8003b64:	f001 f8c4 	bl	8004cf0 <__aeabi_fsub>
 8003b68:	1c01      	adds	r1, r0, #0
 8003b6a:	f000 fddd 	bl	8004728 <__aeabi_fdiv>
 8003b6e:	e7ee      	b.n	8003b4e <__ieee754_sqrtf+0x86>
 8003b70:	2601      	movs	r6, #1
 8003b72:	4276      	negs	r6, r6
 8003b74:	1b92      	subs	r2, r2, r6
 8003b76:	e7c3      	b.n	8003b00 <__ieee754_sqrtf+0x38>
 8003b78:	7f7fffff 	.word	0x7f7fffff

08003b7c <atanf>:
 8003b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b7e:	46c6      	mov	lr, r8
 8003b80:	4b71      	ldr	r3, [pc, #452]	; (8003d48 <atanf+0x1cc>)
 8003b82:	0045      	lsls	r5, r0, #1
 8003b84:	b500      	push	{lr}
 8003b86:	1c04      	adds	r4, r0, #0
 8003b88:	0007      	movs	r7, r0
 8003b8a:	086d      	lsrs	r5, r5, #1
 8003b8c:	429d      	cmp	r5, r3
 8003b8e:	dd0b      	ble.n	8003ba8 <atanf+0x2c>
 8003b90:	23ff      	movs	r3, #255	; 0xff
 8003b92:	05db      	lsls	r3, r3, #23
 8003b94:	429d      	cmp	r5, r3
 8003b96:	dd00      	ble.n	8003b9a <atanf+0x1e>
 8003b98:	e072      	b.n	8003c80 <atanf+0x104>
 8003b9a:	2800      	cmp	r0, #0
 8003b9c:	dc00      	bgt.n	8003ba0 <atanf+0x24>
 8003b9e:	e07f      	b.n	8003ca0 <atanf+0x124>
 8003ba0:	486a      	ldr	r0, [pc, #424]	; (8003d4c <atanf+0x1d0>)
 8003ba2:	bc04      	pop	{r2}
 8003ba4:	4690      	mov	r8, r2
 8003ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ba8:	4b69      	ldr	r3, [pc, #420]	; (8003d50 <atanf+0x1d4>)
 8003baa:	429d      	cmp	r5, r3
 8003bac:	dc7f      	bgt.n	8003cae <atanf+0x132>
 8003bae:	4b69      	ldr	r3, [pc, #420]	; (8003d54 <atanf+0x1d8>)
 8003bb0:	429d      	cmp	r5, r3
 8003bb2:	dd69      	ble.n	8003c88 <atanf+0x10c>
 8003bb4:	2601      	movs	r6, #1
 8003bb6:	4276      	negs	r6, r6
 8003bb8:	1c21      	adds	r1, r4, #0
 8003bba:	1c20      	adds	r0, r4, #0
 8003bbc:	f000 ff7e 	bl	8004abc <__aeabi_fmul>
 8003bc0:	1c01      	adds	r1, r0, #0
 8003bc2:	4680      	mov	r8, r0
 8003bc4:	f000 ff7a 	bl	8004abc <__aeabi_fmul>
 8003bc8:	4963      	ldr	r1, [pc, #396]	; (8003d58 <atanf+0x1dc>)
 8003bca:	1c05      	adds	r5, r0, #0
 8003bcc:	f000 ff76 	bl	8004abc <__aeabi_fmul>
 8003bd0:	4962      	ldr	r1, [pc, #392]	; (8003d5c <atanf+0x1e0>)
 8003bd2:	f000 fc0d 	bl	80043f0 <__aeabi_fadd>
 8003bd6:	1c29      	adds	r1, r5, #0
 8003bd8:	f000 ff70 	bl	8004abc <__aeabi_fmul>
 8003bdc:	4960      	ldr	r1, [pc, #384]	; (8003d60 <atanf+0x1e4>)
 8003bde:	f000 fc07 	bl	80043f0 <__aeabi_fadd>
 8003be2:	1c29      	adds	r1, r5, #0
 8003be4:	f000 ff6a 	bl	8004abc <__aeabi_fmul>
 8003be8:	495e      	ldr	r1, [pc, #376]	; (8003d64 <atanf+0x1e8>)
 8003bea:	f000 fc01 	bl	80043f0 <__aeabi_fadd>
 8003bee:	1c29      	adds	r1, r5, #0
 8003bf0:	f000 ff64 	bl	8004abc <__aeabi_fmul>
 8003bf4:	495c      	ldr	r1, [pc, #368]	; (8003d68 <atanf+0x1ec>)
 8003bf6:	f000 fbfb 	bl	80043f0 <__aeabi_fadd>
 8003bfa:	1c29      	adds	r1, r5, #0
 8003bfc:	f000 ff5e 	bl	8004abc <__aeabi_fmul>
 8003c00:	495a      	ldr	r1, [pc, #360]	; (8003d6c <atanf+0x1f0>)
 8003c02:	f000 fbf5 	bl	80043f0 <__aeabi_fadd>
 8003c06:	4641      	mov	r1, r8
 8003c08:	f000 ff58 	bl	8004abc <__aeabi_fmul>
 8003c0c:	4958      	ldr	r1, [pc, #352]	; (8003d70 <atanf+0x1f4>)
 8003c0e:	4680      	mov	r8, r0
 8003c10:	1c28      	adds	r0, r5, #0
 8003c12:	f000 ff53 	bl	8004abc <__aeabi_fmul>
 8003c16:	4957      	ldr	r1, [pc, #348]	; (8003d74 <atanf+0x1f8>)
 8003c18:	f001 f86a 	bl	8004cf0 <__aeabi_fsub>
 8003c1c:	1c29      	adds	r1, r5, #0
 8003c1e:	f000 ff4d 	bl	8004abc <__aeabi_fmul>
 8003c22:	4955      	ldr	r1, [pc, #340]	; (8003d78 <atanf+0x1fc>)
 8003c24:	f001 f864 	bl	8004cf0 <__aeabi_fsub>
 8003c28:	1c29      	adds	r1, r5, #0
 8003c2a:	f000 ff47 	bl	8004abc <__aeabi_fmul>
 8003c2e:	4953      	ldr	r1, [pc, #332]	; (8003d7c <atanf+0x200>)
 8003c30:	f001 f85e 	bl	8004cf0 <__aeabi_fsub>
 8003c34:	1c29      	adds	r1, r5, #0
 8003c36:	f000 ff41 	bl	8004abc <__aeabi_fmul>
 8003c3a:	4951      	ldr	r1, [pc, #324]	; (8003d80 <atanf+0x204>)
 8003c3c:	f001 f858 	bl	8004cf0 <__aeabi_fsub>
 8003c40:	1c29      	adds	r1, r5, #0
 8003c42:	f000 ff3b 	bl	8004abc <__aeabi_fmul>
 8003c46:	1c01      	adds	r1, r0, #0
 8003c48:	4640      	mov	r0, r8
 8003c4a:	f000 fbd1 	bl	80043f0 <__aeabi_fadd>
 8003c4e:	1c21      	adds	r1, r4, #0
 8003c50:	f000 ff34 	bl	8004abc <__aeabi_fmul>
 8003c54:	1c73      	adds	r3, r6, #1
 8003c56:	d025      	beq.n	8003ca4 <atanf+0x128>
 8003c58:	4d4a      	ldr	r5, [pc, #296]	; (8003d84 <atanf+0x208>)
 8003c5a:	00b6      	lsls	r6, r6, #2
 8003c5c:	19ab      	adds	r3, r5, r6
 8003c5e:	6919      	ldr	r1, [r3, #16]
 8003c60:	f001 f846 	bl	8004cf0 <__aeabi_fsub>
 8003c64:	1c21      	adds	r1, r4, #0
 8003c66:	f001 f843 	bl	8004cf0 <__aeabi_fsub>
 8003c6a:	1c01      	adds	r1, r0, #0
 8003c6c:	5970      	ldr	r0, [r6, r5]
 8003c6e:	f001 f83f 	bl	8004cf0 <__aeabi_fsub>
 8003c72:	2f00      	cmp	r7, #0
 8003c74:	da95      	bge.n	8003ba2 <atanf+0x26>
 8003c76:	2380      	movs	r3, #128	; 0x80
 8003c78:	061b      	lsls	r3, r3, #24
 8003c7a:	469c      	mov	ip, r3
 8003c7c:	4460      	add	r0, ip
 8003c7e:	e790      	b.n	8003ba2 <atanf+0x26>
 8003c80:	1c01      	adds	r1, r0, #0
 8003c82:	f000 fbb5 	bl	80043f0 <__aeabi_fadd>
 8003c86:	e78c      	b.n	8003ba2 <atanf+0x26>
 8003c88:	493f      	ldr	r1, [pc, #252]	; (8003d88 <atanf+0x20c>)
 8003c8a:	f000 fbb1 	bl	80043f0 <__aeabi_fadd>
 8003c8e:	21fe      	movs	r1, #254	; 0xfe
 8003c90:	0589      	lsls	r1, r1, #22
 8003c92:	f000 fa77 	bl	8004184 <__aeabi_fcmpgt>
 8003c96:	0003      	movs	r3, r0
 8003c98:	1c20      	adds	r0, r4, #0
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d08a      	beq.n	8003bb4 <atanf+0x38>
 8003c9e:	e780      	b.n	8003ba2 <atanf+0x26>
 8003ca0:	483a      	ldr	r0, [pc, #232]	; (8003d8c <atanf+0x210>)
 8003ca2:	e77e      	b.n	8003ba2 <atanf+0x26>
 8003ca4:	1c01      	adds	r1, r0, #0
 8003ca6:	1c20      	adds	r0, r4, #0
 8003ca8:	f001 f822 	bl	8004cf0 <__aeabi_fsub>
 8003cac:	e779      	b.n	8003ba2 <atanf+0x26>
 8003cae:	f000 f877 	bl	8003da0 <fabsf>
 8003cb2:	4b37      	ldr	r3, [pc, #220]	; (8003d90 <atanf+0x214>)
 8003cb4:	1c04      	adds	r4, r0, #0
 8003cb6:	429d      	cmp	r5, r3
 8003cb8:	dc16      	bgt.n	8003ce8 <atanf+0x16c>
 8003cba:	4b36      	ldr	r3, [pc, #216]	; (8003d94 <atanf+0x218>)
 8003cbc:	429d      	cmp	r5, r3
 8003cbe:	dc32      	bgt.n	8003d26 <atanf+0x1aa>
 8003cc0:	1c01      	adds	r1, r0, #0
 8003cc2:	f000 fb95 	bl	80043f0 <__aeabi_fadd>
 8003cc6:	21fe      	movs	r1, #254	; 0xfe
 8003cc8:	0589      	lsls	r1, r1, #22
 8003cca:	f001 f811 	bl	8004cf0 <__aeabi_fsub>
 8003cce:	2180      	movs	r1, #128	; 0x80
 8003cd0:	1c05      	adds	r5, r0, #0
 8003cd2:	05c9      	lsls	r1, r1, #23
 8003cd4:	1c20      	adds	r0, r4, #0
 8003cd6:	f000 fb8b 	bl	80043f0 <__aeabi_fadd>
 8003cda:	1c01      	adds	r1, r0, #0
 8003cdc:	1c28      	adds	r0, r5, #0
 8003cde:	f000 fd23 	bl	8004728 <__aeabi_fdiv>
 8003ce2:	2600      	movs	r6, #0
 8003ce4:	1c04      	adds	r4, r0, #0
 8003ce6:	e767      	b.n	8003bb8 <atanf+0x3c>
 8003ce8:	4b2b      	ldr	r3, [pc, #172]	; (8003d98 <atanf+0x21c>)
 8003cea:	429d      	cmp	r5, r3
 8003cec:	dc14      	bgt.n	8003d18 <atanf+0x19c>
 8003cee:	21ff      	movs	r1, #255	; 0xff
 8003cf0:	0589      	lsls	r1, r1, #22
 8003cf2:	f000 fffd 	bl	8004cf0 <__aeabi_fsub>
 8003cf6:	21ff      	movs	r1, #255	; 0xff
 8003cf8:	1c05      	adds	r5, r0, #0
 8003cfa:	0589      	lsls	r1, r1, #22
 8003cfc:	1c20      	adds	r0, r4, #0
 8003cfe:	f000 fedd 	bl	8004abc <__aeabi_fmul>
 8003d02:	21fe      	movs	r1, #254	; 0xfe
 8003d04:	0589      	lsls	r1, r1, #22
 8003d06:	f000 fb73 	bl	80043f0 <__aeabi_fadd>
 8003d0a:	1c01      	adds	r1, r0, #0
 8003d0c:	1c28      	adds	r0, r5, #0
 8003d0e:	f000 fd0b 	bl	8004728 <__aeabi_fdiv>
 8003d12:	2602      	movs	r6, #2
 8003d14:	1c04      	adds	r4, r0, #0
 8003d16:	e74f      	b.n	8003bb8 <atanf+0x3c>
 8003d18:	1c01      	adds	r1, r0, #0
 8003d1a:	4820      	ldr	r0, [pc, #128]	; (8003d9c <atanf+0x220>)
 8003d1c:	f000 fd04 	bl	8004728 <__aeabi_fdiv>
 8003d20:	2603      	movs	r6, #3
 8003d22:	1c04      	adds	r4, r0, #0
 8003d24:	e748      	b.n	8003bb8 <atanf+0x3c>
 8003d26:	21fe      	movs	r1, #254	; 0xfe
 8003d28:	0589      	lsls	r1, r1, #22
 8003d2a:	f000 ffe1 	bl	8004cf0 <__aeabi_fsub>
 8003d2e:	21fe      	movs	r1, #254	; 0xfe
 8003d30:	1c05      	adds	r5, r0, #0
 8003d32:	0589      	lsls	r1, r1, #22
 8003d34:	1c20      	adds	r0, r4, #0
 8003d36:	f000 fb5b 	bl	80043f0 <__aeabi_fadd>
 8003d3a:	1c01      	adds	r1, r0, #0
 8003d3c:	1c28      	adds	r0, r5, #0
 8003d3e:	f000 fcf3 	bl	8004728 <__aeabi_fdiv>
 8003d42:	2601      	movs	r6, #1
 8003d44:	1c04      	adds	r4, r0, #0
 8003d46:	e737      	b.n	8003bb8 <atanf+0x3c>
 8003d48:	507fffff 	.word	0x507fffff
 8003d4c:	3fc90fdb 	.word	0x3fc90fdb
 8003d50:	3edfffff 	.word	0x3edfffff
 8003d54:	30ffffff 	.word	0x30ffffff
 8003d58:	3c8569d7 	.word	0x3c8569d7
 8003d5c:	3d4bda59 	.word	0x3d4bda59
 8003d60:	3d886b35 	.word	0x3d886b35
 8003d64:	3dba2e6e 	.word	0x3dba2e6e
 8003d68:	3e124925 	.word	0x3e124925
 8003d6c:	3eaaaaab 	.word	0x3eaaaaab
 8003d70:	bd15a221 	.word	0xbd15a221
 8003d74:	3d6ef16b 	.word	0x3d6ef16b
 8003d78:	3d9d8795 	.word	0x3d9d8795
 8003d7c:	3de38e38 	.word	0x3de38e38
 8003d80:	3e4ccccd 	.word	0x3e4ccccd
 8003d84:	08012820 	.word	0x08012820
 8003d88:	7149f2ca 	.word	0x7149f2ca
 8003d8c:	bfc90fdb 	.word	0xbfc90fdb
 8003d90:	3f97ffff 	.word	0x3f97ffff
 8003d94:	3f2fffff 	.word	0x3f2fffff
 8003d98:	401bffff 	.word	0x401bffff
 8003d9c:	bf800000 	.word	0xbf800000

08003da0 <fabsf>:
 8003da0:	0040      	lsls	r0, r0, #1
 8003da2:	0840      	lsrs	r0, r0, #1
 8003da4:	4770      	bx	lr
 8003da6:	46c0      	nop			; (mov r8, r8)

08003da8 <__gnu_thumb1_case_uqi>:
 8003da8:	b402      	push	{r1}
 8003daa:	4671      	mov	r1, lr
 8003dac:	0849      	lsrs	r1, r1, #1
 8003dae:	0049      	lsls	r1, r1, #1
 8003db0:	5c09      	ldrb	r1, [r1, r0]
 8003db2:	0049      	lsls	r1, r1, #1
 8003db4:	448e      	add	lr, r1
 8003db6:	bc02      	pop	{r1}
 8003db8:	4770      	bx	lr
 8003dba:	46c0      	nop			; (mov r8, r8)

08003dbc <__gnu_thumb1_case_shi>:
 8003dbc:	b403      	push	{r0, r1}
 8003dbe:	4671      	mov	r1, lr
 8003dc0:	0849      	lsrs	r1, r1, #1
 8003dc2:	0040      	lsls	r0, r0, #1
 8003dc4:	0049      	lsls	r1, r1, #1
 8003dc6:	5e09      	ldrsh	r1, [r1, r0]
 8003dc8:	0049      	lsls	r1, r1, #1
 8003dca:	448e      	add	lr, r1
 8003dcc:	bc03      	pop	{r0, r1}
 8003dce:	4770      	bx	lr

08003dd0 <__udivsi3>:
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	0843      	lsrs	r3, r0, #1
 8003dd4:	428b      	cmp	r3, r1
 8003dd6:	d374      	bcc.n	8003ec2 <__udivsi3+0xf2>
 8003dd8:	0903      	lsrs	r3, r0, #4
 8003dda:	428b      	cmp	r3, r1
 8003ddc:	d35f      	bcc.n	8003e9e <__udivsi3+0xce>
 8003dde:	0a03      	lsrs	r3, r0, #8
 8003de0:	428b      	cmp	r3, r1
 8003de2:	d344      	bcc.n	8003e6e <__udivsi3+0x9e>
 8003de4:	0b03      	lsrs	r3, r0, #12
 8003de6:	428b      	cmp	r3, r1
 8003de8:	d328      	bcc.n	8003e3c <__udivsi3+0x6c>
 8003dea:	0c03      	lsrs	r3, r0, #16
 8003dec:	428b      	cmp	r3, r1
 8003dee:	d30d      	bcc.n	8003e0c <__udivsi3+0x3c>
 8003df0:	22ff      	movs	r2, #255	; 0xff
 8003df2:	0209      	lsls	r1, r1, #8
 8003df4:	ba12      	rev	r2, r2
 8003df6:	0c03      	lsrs	r3, r0, #16
 8003df8:	428b      	cmp	r3, r1
 8003dfa:	d302      	bcc.n	8003e02 <__udivsi3+0x32>
 8003dfc:	1212      	asrs	r2, r2, #8
 8003dfe:	0209      	lsls	r1, r1, #8
 8003e00:	d065      	beq.n	8003ece <__udivsi3+0xfe>
 8003e02:	0b03      	lsrs	r3, r0, #12
 8003e04:	428b      	cmp	r3, r1
 8003e06:	d319      	bcc.n	8003e3c <__udivsi3+0x6c>
 8003e08:	e000      	b.n	8003e0c <__udivsi3+0x3c>
 8003e0a:	0a09      	lsrs	r1, r1, #8
 8003e0c:	0bc3      	lsrs	r3, r0, #15
 8003e0e:	428b      	cmp	r3, r1
 8003e10:	d301      	bcc.n	8003e16 <__udivsi3+0x46>
 8003e12:	03cb      	lsls	r3, r1, #15
 8003e14:	1ac0      	subs	r0, r0, r3
 8003e16:	4152      	adcs	r2, r2
 8003e18:	0b83      	lsrs	r3, r0, #14
 8003e1a:	428b      	cmp	r3, r1
 8003e1c:	d301      	bcc.n	8003e22 <__udivsi3+0x52>
 8003e1e:	038b      	lsls	r3, r1, #14
 8003e20:	1ac0      	subs	r0, r0, r3
 8003e22:	4152      	adcs	r2, r2
 8003e24:	0b43      	lsrs	r3, r0, #13
 8003e26:	428b      	cmp	r3, r1
 8003e28:	d301      	bcc.n	8003e2e <__udivsi3+0x5e>
 8003e2a:	034b      	lsls	r3, r1, #13
 8003e2c:	1ac0      	subs	r0, r0, r3
 8003e2e:	4152      	adcs	r2, r2
 8003e30:	0b03      	lsrs	r3, r0, #12
 8003e32:	428b      	cmp	r3, r1
 8003e34:	d301      	bcc.n	8003e3a <__udivsi3+0x6a>
 8003e36:	030b      	lsls	r3, r1, #12
 8003e38:	1ac0      	subs	r0, r0, r3
 8003e3a:	4152      	adcs	r2, r2
 8003e3c:	0ac3      	lsrs	r3, r0, #11
 8003e3e:	428b      	cmp	r3, r1
 8003e40:	d301      	bcc.n	8003e46 <__udivsi3+0x76>
 8003e42:	02cb      	lsls	r3, r1, #11
 8003e44:	1ac0      	subs	r0, r0, r3
 8003e46:	4152      	adcs	r2, r2
 8003e48:	0a83      	lsrs	r3, r0, #10
 8003e4a:	428b      	cmp	r3, r1
 8003e4c:	d301      	bcc.n	8003e52 <__udivsi3+0x82>
 8003e4e:	028b      	lsls	r3, r1, #10
 8003e50:	1ac0      	subs	r0, r0, r3
 8003e52:	4152      	adcs	r2, r2
 8003e54:	0a43      	lsrs	r3, r0, #9
 8003e56:	428b      	cmp	r3, r1
 8003e58:	d301      	bcc.n	8003e5e <__udivsi3+0x8e>
 8003e5a:	024b      	lsls	r3, r1, #9
 8003e5c:	1ac0      	subs	r0, r0, r3
 8003e5e:	4152      	adcs	r2, r2
 8003e60:	0a03      	lsrs	r3, r0, #8
 8003e62:	428b      	cmp	r3, r1
 8003e64:	d301      	bcc.n	8003e6a <__udivsi3+0x9a>
 8003e66:	020b      	lsls	r3, r1, #8
 8003e68:	1ac0      	subs	r0, r0, r3
 8003e6a:	4152      	adcs	r2, r2
 8003e6c:	d2cd      	bcs.n	8003e0a <__udivsi3+0x3a>
 8003e6e:	09c3      	lsrs	r3, r0, #7
 8003e70:	428b      	cmp	r3, r1
 8003e72:	d301      	bcc.n	8003e78 <__udivsi3+0xa8>
 8003e74:	01cb      	lsls	r3, r1, #7
 8003e76:	1ac0      	subs	r0, r0, r3
 8003e78:	4152      	adcs	r2, r2
 8003e7a:	0983      	lsrs	r3, r0, #6
 8003e7c:	428b      	cmp	r3, r1
 8003e7e:	d301      	bcc.n	8003e84 <__udivsi3+0xb4>
 8003e80:	018b      	lsls	r3, r1, #6
 8003e82:	1ac0      	subs	r0, r0, r3
 8003e84:	4152      	adcs	r2, r2
 8003e86:	0943      	lsrs	r3, r0, #5
 8003e88:	428b      	cmp	r3, r1
 8003e8a:	d301      	bcc.n	8003e90 <__udivsi3+0xc0>
 8003e8c:	014b      	lsls	r3, r1, #5
 8003e8e:	1ac0      	subs	r0, r0, r3
 8003e90:	4152      	adcs	r2, r2
 8003e92:	0903      	lsrs	r3, r0, #4
 8003e94:	428b      	cmp	r3, r1
 8003e96:	d301      	bcc.n	8003e9c <__udivsi3+0xcc>
 8003e98:	010b      	lsls	r3, r1, #4
 8003e9a:	1ac0      	subs	r0, r0, r3
 8003e9c:	4152      	adcs	r2, r2
 8003e9e:	08c3      	lsrs	r3, r0, #3
 8003ea0:	428b      	cmp	r3, r1
 8003ea2:	d301      	bcc.n	8003ea8 <__udivsi3+0xd8>
 8003ea4:	00cb      	lsls	r3, r1, #3
 8003ea6:	1ac0      	subs	r0, r0, r3
 8003ea8:	4152      	adcs	r2, r2
 8003eaa:	0883      	lsrs	r3, r0, #2
 8003eac:	428b      	cmp	r3, r1
 8003eae:	d301      	bcc.n	8003eb4 <__udivsi3+0xe4>
 8003eb0:	008b      	lsls	r3, r1, #2
 8003eb2:	1ac0      	subs	r0, r0, r3
 8003eb4:	4152      	adcs	r2, r2
 8003eb6:	0843      	lsrs	r3, r0, #1
 8003eb8:	428b      	cmp	r3, r1
 8003eba:	d301      	bcc.n	8003ec0 <__udivsi3+0xf0>
 8003ebc:	004b      	lsls	r3, r1, #1
 8003ebe:	1ac0      	subs	r0, r0, r3
 8003ec0:	4152      	adcs	r2, r2
 8003ec2:	1a41      	subs	r1, r0, r1
 8003ec4:	d200      	bcs.n	8003ec8 <__udivsi3+0xf8>
 8003ec6:	4601      	mov	r1, r0
 8003ec8:	4152      	adcs	r2, r2
 8003eca:	4610      	mov	r0, r2
 8003ecc:	4770      	bx	lr
 8003ece:	e7ff      	b.n	8003ed0 <__udivsi3+0x100>
 8003ed0:	b501      	push	{r0, lr}
 8003ed2:	2000      	movs	r0, #0
 8003ed4:	f000 f8f0 	bl	80040b8 <__aeabi_idiv0>
 8003ed8:	bd02      	pop	{r1, pc}
 8003eda:	46c0      	nop			; (mov r8, r8)

08003edc <__aeabi_uidivmod>:
 8003edc:	2900      	cmp	r1, #0
 8003ede:	d0f7      	beq.n	8003ed0 <__udivsi3+0x100>
 8003ee0:	e776      	b.n	8003dd0 <__udivsi3>
 8003ee2:	4770      	bx	lr

08003ee4 <__divsi3>:
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	430b      	orrs	r3, r1
 8003ee8:	d47f      	bmi.n	8003fea <__divsi3+0x106>
 8003eea:	2200      	movs	r2, #0
 8003eec:	0843      	lsrs	r3, r0, #1
 8003eee:	428b      	cmp	r3, r1
 8003ef0:	d374      	bcc.n	8003fdc <__divsi3+0xf8>
 8003ef2:	0903      	lsrs	r3, r0, #4
 8003ef4:	428b      	cmp	r3, r1
 8003ef6:	d35f      	bcc.n	8003fb8 <__divsi3+0xd4>
 8003ef8:	0a03      	lsrs	r3, r0, #8
 8003efa:	428b      	cmp	r3, r1
 8003efc:	d344      	bcc.n	8003f88 <__divsi3+0xa4>
 8003efe:	0b03      	lsrs	r3, r0, #12
 8003f00:	428b      	cmp	r3, r1
 8003f02:	d328      	bcc.n	8003f56 <__divsi3+0x72>
 8003f04:	0c03      	lsrs	r3, r0, #16
 8003f06:	428b      	cmp	r3, r1
 8003f08:	d30d      	bcc.n	8003f26 <__divsi3+0x42>
 8003f0a:	22ff      	movs	r2, #255	; 0xff
 8003f0c:	0209      	lsls	r1, r1, #8
 8003f0e:	ba12      	rev	r2, r2
 8003f10:	0c03      	lsrs	r3, r0, #16
 8003f12:	428b      	cmp	r3, r1
 8003f14:	d302      	bcc.n	8003f1c <__divsi3+0x38>
 8003f16:	1212      	asrs	r2, r2, #8
 8003f18:	0209      	lsls	r1, r1, #8
 8003f1a:	d065      	beq.n	8003fe8 <__divsi3+0x104>
 8003f1c:	0b03      	lsrs	r3, r0, #12
 8003f1e:	428b      	cmp	r3, r1
 8003f20:	d319      	bcc.n	8003f56 <__divsi3+0x72>
 8003f22:	e000      	b.n	8003f26 <__divsi3+0x42>
 8003f24:	0a09      	lsrs	r1, r1, #8
 8003f26:	0bc3      	lsrs	r3, r0, #15
 8003f28:	428b      	cmp	r3, r1
 8003f2a:	d301      	bcc.n	8003f30 <__divsi3+0x4c>
 8003f2c:	03cb      	lsls	r3, r1, #15
 8003f2e:	1ac0      	subs	r0, r0, r3
 8003f30:	4152      	adcs	r2, r2
 8003f32:	0b83      	lsrs	r3, r0, #14
 8003f34:	428b      	cmp	r3, r1
 8003f36:	d301      	bcc.n	8003f3c <__divsi3+0x58>
 8003f38:	038b      	lsls	r3, r1, #14
 8003f3a:	1ac0      	subs	r0, r0, r3
 8003f3c:	4152      	adcs	r2, r2
 8003f3e:	0b43      	lsrs	r3, r0, #13
 8003f40:	428b      	cmp	r3, r1
 8003f42:	d301      	bcc.n	8003f48 <__divsi3+0x64>
 8003f44:	034b      	lsls	r3, r1, #13
 8003f46:	1ac0      	subs	r0, r0, r3
 8003f48:	4152      	adcs	r2, r2
 8003f4a:	0b03      	lsrs	r3, r0, #12
 8003f4c:	428b      	cmp	r3, r1
 8003f4e:	d301      	bcc.n	8003f54 <__divsi3+0x70>
 8003f50:	030b      	lsls	r3, r1, #12
 8003f52:	1ac0      	subs	r0, r0, r3
 8003f54:	4152      	adcs	r2, r2
 8003f56:	0ac3      	lsrs	r3, r0, #11
 8003f58:	428b      	cmp	r3, r1
 8003f5a:	d301      	bcc.n	8003f60 <__divsi3+0x7c>
 8003f5c:	02cb      	lsls	r3, r1, #11
 8003f5e:	1ac0      	subs	r0, r0, r3
 8003f60:	4152      	adcs	r2, r2
 8003f62:	0a83      	lsrs	r3, r0, #10
 8003f64:	428b      	cmp	r3, r1
 8003f66:	d301      	bcc.n	8003f6c <__divsi3+0x88>
 8003f68:	028b      	lsls	r3, r1, #10
 8003f6a:	1ac0      	subs	r0, r0, r3
 8003f6c:	4152      	adcs	r2, r2
 8003f6e:	0a43      	lsrs	r3, r0, #9
 8003f70:	428b      	cmp	r3, r1
 8003f72:	d301      	bcc.n	8003f78 <__divsi3+0x94>
 8003f74:	024b      	lsls	r3, r1, #9
 8003f76:	1ac0      	subs	r0, r0, r3
 8003f78:	4152      	adcs	r2, r2
 8003f7a:	0a03      	lsrs	r3, r0, #8
 8003f7c:	428b      	cmp	r3, r1
 8003f7e:	d301      	bcc.n	8003f84 <__divsi3+0xa0>
 8003f80:	020b      	lsls	r3, r1, #8
 8003f82:	1ac0      	subs	r0, r0, r3
 8003f84:	4152      	adcs	r2, r2
 8003f86:	d2cd      	bcs.n	8003f24 <__divsi3+0x40>
 8003f88:	09c3      	lsrs	r3, r0, #7
 8003f8a:	428b      	cmp	r3, r1
 8003f8c:	d301      	bcc.n	8003f92 <__divsi3+0xae>
 8003f8e:	01cb      	lsls	r3, r1, #7
 8003f90:	1ac0      	subs	r0, r0, r3
 8003f92:	4152      	adcs	r2, r2
 8003f94:	0983      	lsrs	r3, r0, #6
 8003f96:	428b      	cmp	r3, r1
 8003f98:	d301      	bcc.n	8003f9e <__divsi3+0xba>
 8003f9a:	018b      	lsls	r3, r1, #6
 8003f9c:	1ac0      	subs	r0, r0, r3
 8003f9e:	4152      	adcs	r2, r2
 8003fa0:	0943      	lsrs	r3, r0, #5
 8003fa2:	428b      	cmp	r3, r1
 8003fa4:	d301      	bcc.n	8003faa <__divsi3+0xc6>
 8003fa6:	014b      	lsls	r3, r1, #5
 8003fa8:	1ac0      	subs	r0, r0, r3
 8003faa:	4152      	adcs	r2, r2
 8003fac:	0903      	lsrs	r3, r0, #4
 8003fae:	428b      	cmp	r3, r1
 8003fb0:	d301      	bcc.n	8003fb6 <__divsi3+0xd2>
 8003fb2:	010b      	lsls	r3, r1, #4
 8003fb4:	1ac0      	subs	r0, r0, r3
 8003fb6:	4152      	adcs	r2, r2
 8003fb8:	08c3      	lsrs	r3, r0, #3
 8003fba:	428b      	cmp	r3, r1
 8003fbc:	d301      	bcc.n	8003fc2 <__divsi3+0xde>
 8003fbe:	00cb      	lsls	r3, r1, #3
 8003fc0:	1ac0      	subs	r0, r0, r3
 8003fc2:	4152      	adcs	r2, r2
 8003fc4:	0883      	lsrs	r3, r0, #2
 8003fc6:	428b      	cmp	r3, r1
 8003fc8:	d301      	bcc.n	8003fce <__divsi3+0xea>
 8003fca:	008b      	lsls	r3, r1, #2
 8003fcc:	1ac0      	subs	r0, r0, r3
 8003fce:	4152      	adcs	r2, r2
 8003fd0:	0843      	lsrs	r3, r0, #1
 8003fd2:	428b      	cmp	r3, r1
 8003fd4:	d301      	bcc.n	8003fda <__divsi3+0xf6>
 8003fd6:	004b      	lsls	r3, r1, #1
 8003fd8:	1ac0      	subs	r0, r0, r3
 8003fda:	4152      	adcs	r2, r2
 8003fdc:	1a41      	subs	r1, r0, r1
 8003fde:	d200      	bcs.n	8003fe2 <__divsi3+0xfe>
 8003fe0:	4601      	mov	r1, r0
 8003fe2:	4152      	adcs	r2, r2
 8003fe4:	4610      	mov	r0, r2
 8003fe6:	4770      	bx	lr
 8003fe8:	e05d      	b.n	80040a6 <__divsi3+0x1c2>
 8003fea:	0fca      	lsrs	r2, r1, #31
 8003fec:	d000      	beq.n	8003ff0 <__divsi3+0x10c>
 8003fee:	4249      	negs	r1, r1
 8003ff0:	1003      	asrs	r3, r0, #32
 8003ff2:	d300      	bcc.n	8003ff6 <__divsi3+0x112>
 8003ff4:	4240      	negs	r0, r0
 8003ff6:	4053      	eors	r3, r2
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	469c      	mov	ip, r3
 8003ffc:	0903      	lsrs	r3, r0, #4
 8003ffe:	428b      	cmp	r3, r1
 8004000:	d32d      	bcc.n	800405e <__divsi3+0x17a>
 8004002:	0a03      	lsrs	r3, r0, #8
 8004004:	428b      	cmp	r3, r1
 8004006:	d312      	bcc.n	800402e <__divsi3+0x14a>
 8004008:	22fc      	movs	r2, #252	; 0xfc
 800400a:	0189      	lsls	r1, r1, #6
 800400c:	ba12      	rev	r2, r2
 800400e:	0a03      	lsrs	r3, r0, #8
 8004010:	428b      	cmp	r3, r1
 8004012:	d30c      	bcc.n	800402e <__divsi3+0x14a>
 8004014:	0189      	lsls	r1, r1, #6
 8004016:	1192      	asrs	r2, r2, #6
 8004018:	428b      	cmp	r3, r1
 800401a:	d308      	bcc.n	800402e <__divsi3+0x14a>
 800401c:	0189      	lsls	r1, r1, #6
 800401e:	1192      	asrs	r2, r2, #6
 8004020:	428b      	cmp	r3, r1
 8004022:	d304      	bcc.n	800402e <__divsi3+0x14a>
 8004024:	0189      	lsls	r1, r1, #6
 8004026:	d03a      	beq.n	800409e <__divsi3+0x1ba>
 8004028:	1192      	asrs	r2, r2, #6
 800402a:	e000      	b.n	800402e <__divsi3+0x14a>
 800402c:	0989      	lsrs	r1, r1, #6
 800402e:	09c3      	lsrs	r3, r0, #7
 8004030:	428b      	cmp	r3, r1
 8004032:	d301      	bcc.n	8004038 <__divsi3+0x154>
 8004034:	01cb      	lsls	r3, r1, #7
 8004036:	1ac0      	subs	r0, r0, r3
 8004038:	4152      	adcs	r2, r2
 800403a:	0983      	lsrs	r3, r0, #6
 800403c:	428b      	cmp	r3, r1
 800403e:	d301      	bcc.n	8004044 <__divsi3+0x160>
 8004040:	018b      	lsls	r3, r1, #6
 8004042:	1ac0      	subs	r0, r0, r3
 8004044:	4152      	adcs	r2, r2
 8004046:	0943      	lsrs	r3, r0, #5
 8004048:	428b      	cmp	r3, r1
 800404a:	d301      	bcc.n	8004050 <__divsi3+0x16c>
 800404c:	014b      	lsls	r3, r1, #5
 800404e:	1ac0      	subs	r0, r0, r3
 8004050:	4152      	adcs	r2, r2
 8004052:	0903      	lsrs	r3, r0, #4
 8004054:	428b      	cmp	r3, r1
 8004056:	d301      	bcc.n	800405c <__divsi3+0x178>
 8004058:	010b      	lsls	r3, r1, #4
 800405a:	1ac0      	subs	r0, r0, r3
 800405c:	4152      	adcs	r2, r2
 800405e:	08c3      	lsrs	r3, r0, #3
 8004060:	428b      	cmp	r3, r1
 8004062:	d301      	bcc.n	8004068 <__divsi3+0x184>
 8004064:	00cb      	lsls	r3, r1, #3
 8004066:	1ac0      	subs	r0, r0, r3
 8004068:	4152      	adcs	r2, r2
 800406a:	0883      	lsrs	r3, r0, #2
 800406c:	428b      	cmp	r3, r1
 800406e:	d301      	bcc.n	8004074 <__divsi3+0x190>
 8004070:	008b      	lsls	r3, r1, #2
 8004072:	1ac0      	subs	r0, r0, r3
 8004074:	4152      	adcs	r2, r2
 8004076:	d2d9      	bcs.n	800402c <__divsi3+0x148>
 8004078:	0843      	lsrs	r3, r0, #1
 800407a:	428b      	cmp	r3, r1
 800407c:	d301      	bcc.n	8004082 <__divsi3+0x19e>
 800407e:	004b      	lsls	r3, r1, #1
 8004080:	1ac0      	subs	r0, r0, r3
 8004082:	4152      	adcs	r2, r2
 8004084:	1a41      	subs	r1, r0, r1
 8004086:	d200      	bcs.n	800408a <__divsi3+0x1a6>
 8004088:	4601      	mov	r1, r0
 800408a:	4663      	mov	r3, ip
 800408c:	4152      	adcs	r2, r2
 800408e:	105b      	asrs	r3, r3, #1
 8004090:	4610      	mov	r0, r2
 8004092:	d301      	bcc.n	8004098 <__divsi3+0x1b4>
 8004094:	4240      	negs	r0, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d500      	bpl.n	800409c <__divsi3+0x1b8>
 800409a:	4249      	negs	r1, r1
 800409c:	4770      	bx	lr
 800409e:	4663      	mov	r3, ip
 80040a0:	105b      	asrs	r3, r3, #1
 80040a2:	d300      	bcc.n	80040a6 <__divsi3+0x1c2>
 80040a4:	4240      	negs	r0, r0
 80040a6:	b501      	push	{r0, lr}
 80040a8:	2000      	movs	r0, #0
 80040aa:	f000 f805 	bl	80040b8 <__aeabi_idiv0>
 80040ae:	bd02      	pop	{r1, pc}

080040b0 <__aeabi_idivmod>:
 80040b0:	2900      	cmp	r1, #0
 80040b2:	d0f8      	beq.n	80040a6 <__divsi3+0x1c2>
 80040b4:	e716      	b.n	8003ee4 <__divsi3>
 80040b6:	4770      	bx	lr

080040b8 <__aeabi_idiv0>:
 80040b8:	4770      	bx	lr
 80040ba:	46c0      	nop			; (mov r8, r8)

080040bc <__aeabi_cdrcmple>:
 80040bc:	4684      	mov	ip, r0
 80040be:	1c10      	adds	r0, r2, #0
 80040c0:	4662      	mov	r2, ip
 80040c2:	468c      	mov	ip, r1
 80040c4:	1c19      	adds	r1, r3, #0
 80040c6:	4663      	mov	r3, ip
 80040c8:	e000      	b.n	80040cc <__aeabi_cdcmpeq>
 80040ca:	46c0      	nop			; (mov r8, r8)

080040cc <__aeabi_cdcmpeq>:
 80040cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80040ce:	f001 ff8f 	bl	8005ff0 <__ledf2>
 80040d2:	2800      	cmp	r0, #0
 80040d4:	d401      	bmi.n	80040da <__aeabi_cdcmpeq+0xe>
 80040d6:	2100      	movs	r1, #0
 80040d8:	42c8      	cmn	r0, r1
 80040da:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080040dc <__aeabi_dcmpeq>:
 80040dc:	b510      	push	{r4, lr}
 80040de:	f001 fed9 	bl	8005e94 <__eqdf2>
 80040e2:	4240      	negs	r0, r0
 80040e4:	3001      	adds	r0, #1
 80040e6:	bd10      	pop	{r4, pc}

080040e8 <__aeabi_dcmplt>:
 80040e8:	b510      	push	{r4, lr}
 80040ea:	f001 ff81 	bl	8005ff0 <__ledf2>
 80040ee:	2800      	cmp	r0, #0
 80040f0:	db01      	blt.n	80040f6 <__aeabi_dcmplt+0xe>
 80040f2:	2000      	movs	r0, #0
 80040f4:	bd10      	pop	{r4, pc}
 80040f6:	2001      	movs	r0, #1
 80040f8:	bd10      	pop	{r4, pc}
 80040fa:	46c0      	nop			; (mov r8, r8)

080040fc <__aeabi_dcmple>:
 80040fc:	b510      	push	{r4, lr}
 80040fe:	f001 ff77 	bl	8005ff0 <__ledf2>
 8004102:	2800      	cmp	r0, #0
 8004104:	dd01      	ble.n	800410a <__aeabi_dcmple+0xe>
 8004106:	2000      	movs	r0, #0
 8004108:	bd10      	pop	{r4, pc}
 800410a:	2001      	movs	r0, #1
 800410c:	bd10      	pop	{r4, pc}
 800410e:	46c0      	nop			; (mov r8, r8)

08004110 <__aeabi_dcmpgt>:
 8004110:	b510      	push	{r4, lr}
 8004112:	f001 fefb 	bl	8005f0c <__gedf2>
 8004116:	2800      	cmp	r0, #0
 8004118:	dc01      	bgt.n	800411e <__aeabi_dcmpgt+0xe>
 800411a:	2000      	movs	r0, #0
 800411c:	bd10      	pop	{r4, pc}
 800411e:	2001      	movs	r0, #1
 8004120:	bd10      	pop	{r4, pc}
 8004122:	46c0      	nop			; (mov r8, r8)

08004124 <__aeabi_dcmpge>:
 8004124:	b510      	push	{r4, lr}
 8004126:	f001 fef1 	bl	8005f0c <__gedf2>
 800412a:	2800      	cmp	r0, #0
 800412c:	da01      	bge.n	8004132 <__aeabi_dcmpge+0xe>
 800412e:	2000      	movs	r0, #0
 8004130:	bd10      	pop	{r4, pc}
 8004132:	2001      	movs	r0, #1
 8004134:	bd10      	pop	{r4, pc}
 8004136:	46c0      	nop			; (mov r8, r8)

08004138 <__aeabi_cfrcmple>:
 8004138:	4684      	mov	ip, r0
 800413a:	1c08      	adds	r0, r1, #0
 800413c:	4661      	mov	r1, ip
 800413e:	e7ff      	b.n	8004140 <__aeabi_cfcmpeq>

08004140 <__aeabi_cfcmpeq>:
 8004140:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004142:	f000 fc71 	bl	8004a28 <__lesf2>
 8004146:	2800      	cmp	r0, #0
 8004148:	d401      	bmi.n	800414e <__aeabi_cfcmpeq+0xe>
 800414a:	2100      	movs	r1, #0
 800414c:	42c8      	cmn	r0, r1
 800414e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08004150 <__aeabi_fcmpeq>:
 8004150:	b510      	push	{r4, lr}
 8004152:	f000 fbf5 	bl	8004940 <__eqsf2>
 8004156:	4240      	negs	r0, r0
 8004158:	3001      	adds	r0, #1
 800415a:	bd10      	pop	{r4, pc}

0800415c <__aeabi_fcmplt>:
 800415c:	b510      	push	{r4, lr}
 800415e:	f000 fc63 	bl	8004a28 <__lesf2>
 8004162:	2800      	cmp	r0, #0
 8004164:	db01      	blt.n	800416a <__aeabi_fcmplt+0xe>
 8004166:	2000      	movs	r0, #0
 8004168:	bd10      	pop	{r4, pc}
 800416a:	2001      	movs	r0, #1
 800416c:	bd10      	pop	{r4, pc}
 800416e:	46c0      	nop			; (mov r8, r8)

08004170 <__aeabi_fcmple>:
 8004170:	b510      	push	{r4, lr}
 8004172:	f000 fc59 	bl	8004a28 <__lesf2>
 8004176:	2800      	cmp	r0, #0
 8004178:	dd01      	ble.n	800417e <__aeabi_fcmple+0xe>
 800417a:	2000      	movs	r0, #0
 800417c:	bd10      	pop	{r4, pc}
 800417e:	2001      	movs	r0, #1
 8004180:	bd10      	pop	{r4, pc}
 8004182:	46c0      	nop			; (mov r8, r8)

08004184 <__aeabi_fcmpgt>:
 8004184:	b510      	push	{r4, lr}
 8004186:	f000 fc03 	bl	8004990 <__gesf2>
 800418a:	2800      	cmp	r0, #0
 800418c:	dc01      	bgt.n	8004192 <__aeabi_fcmpgt+0xe>
 800418e:	2000      	movs	r0, #0
 8004190:	bd10      	pop	{r4, pc}
 8004192:	2001      	movs	r0, #1
 8004194:	bd10      	pop	{r4, pc}
 8004196:	46c0      	nop			; (mov r8, r8)

08004198 <__aeabi_fcmpge>:
 8004198:	b510      	push	{r4, lr}
 800419a:	f000 fbf9 	bl	8004990 <__gesf2>
 800419e:	2800      	cmp	r0, #0
 80041a0:	da01      	bge.n	80041a6 <__aeabi_fcmpge+0xe>
 80041a2:	2000      	movs	r0, #0
 80041a4:	bd10      	pop	{r4, pc}
 80041a6:	2001      	movs	r0, #1
 80041a8:	bd10      	pop	{r4, pc}
 80041aa:	46c0      	nop			; (mov r8, r8)

080041ac <__aeabi_uldivmod>:
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d111      	bne.n	80041d4 <__aeabi_uldivmod+0x28>
 80041b0:	2a00      	cmp	r2, #0
 80041b2:	d10f      	bne.n	80041d4 <__aeabi_uldivmod+0x28>
 80041b4:	2900      	cmp	r1, #0
 80041b6:	d100      	bne.n	80041ba <__aeabi_uldivmod+0xe>
 80041b8:	2800      	cmp	r0, #0
 80041ba:	d002      	beq.n	80041c2 <__aeabi_uldivmod+0x16>
 80041bc:	2100      	movs	r1, #0
 80041be:	43c9      	mvns	r1, r1
 80041c0:	1c08      	adds	r0, r1, #0
 80041c2:	b407      	push	{r0, r1, r2}
 80041c4:	4802      	ldr	r0, [pc, #8]	; (80041d0 <__aeabi_uldivmod+0x24>)
 80041c6:	a102      	add	r1, pc, #8	; (adr r1, 80041d0 <__aeabi_uldivmod+0x24>)
 80041c8:	1840      	adds	r0, r0, r1
 80041ca:	9002      	str	r0, [sp, #8]
 80041cc:	bd03      	pop	{r0, r1, pc}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	fffffee9 	.word	0xfffffee9
 80041d4:	b403      	push	{r0, r1}
 80041d6:	4668      	mov	r0, sp
 80041d8:	b501      	push	{r0, lr}
 80041da:	9802      	ldr	r0, [sp, #8]
 80041dc:	f000 f83c 	bl	8004258 <__udivmoddi4>
 80041e0:	9b01      	ldr	r3, [sp, #4]
 80041e2:	469e      	mov	lr, r3
 80041e4:	b002      	add	sp, #8
 80041e6:	bc0c      	pop	{r2, r3}
 80041e8:	4770      	bx	lr
 80041ea:	46c0      	nop			; (mov r8, r8)

080041ec <__aeabi_f2uiz>:
 80041ec:	219e      	movs	r1, #158	; 0x9e
 80041ee:	b510      	push	{r4, lr}
 80041f0:	05c9      	lsls	r1, r1, #23
 80041f2:	1c04      	adds	r4, r0, #0
 80041f4:	f7ff ffd0 	bl	8004198 <__aeabi_fcmpge>
 80041f8:	2800      	cmp	r0, #0
 80041fa:	d103      	bne.n	8004204 <__aeabi_f2uiz+0x18>
 80041fc:	1c20      	adds	r0, r4, #0
 80041fe:	f000 ff55 	bl	80050ac <__aeabi_f2iz>
 8004202:	bd10      	pop	{r4, pc}
 8004204:	219e      	movs	r1, #158	; 0x9e
 8004206:	1c20      	adds	r0, r4, #0
 8004208:	05c9      	lsls	r1, r1, #23
 800420a:	f000 fd71 	bl	8004cf0 <__aeabi_fsub>
 800420e:	f000 ff4d 	bl	80050ac <__aeabi_f2iz>
 8004212:	2380      	movs	r3, #128	; 0x80
 8004214:	061b      	lsls	r3, r3, #24
 8004216:	469c      	mov	ip, r3
 8004218:	4460      	add	r0, ip
 800421a:	e7f2      	b.n	8004202 <__aeabi_f2uiz+0x16>

0800421c <__aeabi_d2uiz>:
 800421c:	b570      	push	{r4, r5, r6, lr}
 800421e:	2200      	movs	r2, #0
 8004220:	4b0c      	ldr	r3, [pc, #48]	; (8004254 <__aeabi_d2uiz+0x38>)
 8004222:	0004      	movs	r4, r0
 8004224:	000d      	movs	r5, r1
 8004226:	f7ff ff7d 	bl	8004124 <__aeabi_dcmpge>
 800422a:	2800      	cmp	r0, #0
 800422c:	d104      	bne.n	8004238 <__aeabi_d2uiz+0x1c>
 800422e:	0020      	movs	r0, r4
 8004230:	0029      	movs	r1, r5
 8004232:	f002 fd4b 	bl	8006ccc <__aeabi_d2iz>
 8004236:	bd70      	pop	{r4, r5, r6, pc}
 8004238:	4b06      	ldr	r3, [pc, #24]	; (8004254 <__aeabi_d2uiz+0x38>)
 800423a:	2200      	movs	r2, #0
 800423c:	0020      	movs	r0, r4
 800423e:	0029      	movs	r1, r5
 8004240:	f002 f9b2 	bl	80065a8 <__aeabi_dsub>
 8004244:	f002 fd42 	bl	8006ccc <__aeabi_d2iz>
 8004248:	2380      	movs	r3, #128	; 0x80
 800424a:	061b      	lsls	r3, r3, #24
 800424c:	469c      	mov	ip, r3
 800424e:	4460      	add	r0, ip
 8004250:	e7f1      	b.n	8004236 <__aeabi_d2uiz+0x1a>
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	41e00000 	.word	0x41e00000

08004258 <__udivmoddi4>:
 8004258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800425a:	4657      	mov	r7, sl
 800425c:	464e      	mov	r6, r9
 800425e:	4645      	mov	r5, r8
 8004260:	46de      	mov	lr, fp
 8004262:	b5e0      	push	{r5, r6, r7, lr}
 8004264:	0004      	movs	r4, r0
 8004266:	000d      	movs	r5, r1
 8004268:	4692      	mov	sl, r2
 800426a:	4699      	mov	r9, r3
 800426c:	b083      	sub	sp, #12
 800426e:	428b      	cmp	r3, r1
 8004270:	d830      	bhi.n	80042d4 <__udivmoddi4+0x7c>
 8004272:	d02d      	beq.n	80042d0 <__udivmoddi4+0x78>
 8004274:	4649      	mov	r1, r9
 8004276:	4650      	mov	r0, sl
 8004278:	f002 fe7c 	bl	8006f74 <__clzdi2>
 800427c:	0029      	movs	r1, r5
 800427e:	0006      	movs	r6, r0
 8004280:	0020      	movs	r0, r4
 8004282:	f002 fe77 	bl	8006f74 <__clzdi2>
 8004286:	1a33      	subs	r3, r6, r0
 8004288:	4698      	mov	r8, r3
 800428a:	3b20      	subs	r3, #32
 800428c:	469b      	mov	fp, r3
 800428e:	d433      	bmi.n	80042f8 <__udivmoddi4+0xa0>
 8004290:	465a      	mov	r2, fp
 8004292:	4653      	mov	r3, sl
 8004294:	4093      	lsls	r3, r2
 8004296:	4642      	mov	r2, r8
 8004298:	001f      	movs	r7, r3
 800429a:	4653      	mov	r3, sl
 800429c:	4093      	lsls	r3, r2
 800429e:	001e      	movs	r6, r3
 80042a0:	42af      	cmp	r7, r5
 80042a2:	d83a      	bhi.n	800431a <__udivmoddi4+0xc2>
 80042a4:	42af      	cmp	r7, r5
 80042a6:	d100      	bne.n	80042aa <__udivmoddi4+0x52>
 80042a8:	e078      	b.n	800439c <__udivmoddi4+0x144>
 80042aa:	465b      	mov	r3, fp
 80042ac:	1ba4      	subs	r4, r4, r6
 80042ae:	41bd      	sbcs	r5, r7
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	da00      	bge.n	80042b6 <__udivmoddi4+0x5e>
 80042b4:	e075      	b.n	80043a2 <__udivmoddi4+0x14a>
 80042b6:	2200      	movs	r2, #0
 80042b8:	2300      	movs	r3, #0
 80042ba:	9200      	str	r2, [sp, #0]
 80042bc:	9301      	str	r3, [sp, #4]
 80042be:	2301      	movs	r3, #1
 80042c0:	465a      	mov	r2, fp
 80042c2:	4093      	lsls	r3, r2
 80042c4:	9301      	str	r3, [sp, #4]
 80042c6:	2301      	movs	r3, #1
 80042c8:	4642      	mov	r2, r8
 80042ca:	4093      	lsls	r3, r2
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	e028      	b.n	8004322 <__udivmoddi4+0xca>
 80042d0:	4282      	cmp	r2, r0
 80042d2:	d9cf      	bls.n	8004274 <__udivmoddi4+0x1c>
 80042d4:	2200      	movs	r2, #0
 80042d6:	2300      	movs	r3, #0
 80042d8:	9200      	str	r2, [sp, #0]
 80042da:	9301      	str	r3, [sp, #4]
 80042dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d001      	beq.n	80042e6 <__udivmoddi4+0x8e>
 80042e2:	601c      	str	r4, [r3, #0]
 80042e4:	605d      	str	r5, [r3, #4]
 80042e6:	9800      	ldr	r0, [sp, #0]
 80042e8:	9901      	ldr	r1, [sp, #4]
 80042ea:	b003      	add	sp, #12
 80042ec:	bc3c      	pop	{r2, r3, r4, r5}
 80042ee:	4690      	mov	r8, r2
 80042f0:	4699      	mov	r9, r3
 80042f2:	46a2      	mov	sl, r4
 80042f4:	46ab      	mov	fp, r5
 80042f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042f8:	4642      	mov	r2, r8
 80042fa:	2320      	movs	r3, #32
 80042fc:	1a9b      	subs	r3, r3, r2
 80042fe:	4652      	mov	r2, sl
 8004300:	40da      	lsrs	r2, r3
 8004302:	4641      	mov	r1, r8
 8004304:	0013      	movs	r3, r2
 8004306:	464a      	mov	r2, r9
 8004308:	408a      	lsls	r2, r1
 800430a:	0017      	movs	r7, r2
 800430c:	4642      	mov	r2, r8
 800430e:	431f      	orrs	r7, r3
 8004310:	4653      	mov	r3, sl
 8004312:	4093      	lsls	r3, r2
 8004314:	001e      	movs	r6, r3
 8004316:	42af      	cmp	r7, r5
 8004318:	d9c4      	bls.n	80042a4 <__udivmoddi4+0x4c>
 800431a:	2200      	movs	r2, #0
 800431c:	2300      	movs	r3, #0
 800431e:	9200      	str	r2, [sp, #0]
 8004320:	9301      	str	r3, [sp, #4]
 8004322:	4643      	mov	r3, r8
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0d9      	beq.n	80042dc <__udivmoddi4+0x84>
 8004328:	07fb      	lsls	r3, r7, #31
 800432a:	0872      	lsrs	r2, r6, #1
 800432c:	431a      	orrs	r2, r3
 800432e:	4646      	mov	r6, r8
 8004330:	087b      	lsrs	r3, r7, #1
 8004332:	e00e      	b.n	8004352 <__udivmoddi4+0xfa>
 8004334:	42ab      	cmp	r3, r5
 8004336:	d101      	bne.n	800433c <__udivmoddi4+0xe4>
 8004338:	42a2      	cmp	r2, r4
 800433a:	d80c      	bhi.n	8004356 <__udivmoddi4+0xfe>
 800433c:	1aa4      	subs	r4, r4, r2
 800433e:	419d      	sbcs	r5, r3
 8004340:	2001      	movs	r0, #1
 8004342:	1924      	adds	r4, r4, r4
 8004344:	416d      	adcs	r5, r5
 8004346:	2100      	movs	r1, #0
 8004348:	3e01      	subs	r6, #1
 800434a:	1824      	adds	r4, r4, r0
 800434c:	414d      	adcs	r5, r1
 800434e:	2e00      	cmp	r6, #0
 8004350:	d006      	beq.n	8004360 <__udivmoddi4+0x108>
 8004352:	42ab      	cmp	r3, r5
 8004354:	d9ee      	bls.n	8004334 <__udivmoddi4+0xdc>
 8004356:	3e01      	subs	r6, #1
 8004358:	1924      	adds	r4, r4, r4
 800435a:	416d      	adcs	r5, r5
 800435c:	2e00      	cmp	r6, #0
 800435e:	d1f8      	bne.n	8004352 <__udivmoddi4+0xfa>
 8004360:	9800      	ldr	r0, [sp, #0]
 8004362:	9901      	ldr	r1, [sp, #4]
 8004364:	465b      	mov	r3, fp
 8004366:	1900      	adds	r0, r0, r4
 8004368:	4169      	adcs	r1, r5
 800436a:	2b00      	cmp	r3, #0
 800436c:	db24      	blt.n	80043b8 <__udivmoddi4+0x160>
 800436e:	002b      	movs	r3, r5
 8004370:	465a      	mov	r2, fp
 8004372:	4644      	mov	r4, r8
 8004374:	40d3      	lsrs	r3, r2
 8004376:	002a      	movs	r2, r5
 8004378:	40e2      	lsrs	r2, r4
 800437a:	001c      	movs	r4, r3
 800437c:	465b      	mov	r3, fp
 800437e:	0015      	movs	r5, r2
 8004380:	2b00      	cmp	r3, #0
 8004382:	db2a      	blt.n	80043da <__udivmoddi4+0x182>
 8004384:	0026      	movs	r6, r4
 8004386:	409e      	lsls	r6, r3
 8004388:	0033      	movs	r3, r6
 800438a:	0026      	movs	r6, r4
 800438c:	4647      	mov	r7, r8
 800438e:	40be      	lsls	r6, r7
 8004390:	0032      	movs	r2, r6
 8004392:	1a80      	subs	r0, r0, r2
 8004394:	4199      	sbcs	r1, r3
 8004396:	9000      	str	r0, [sp, #0]
 8004398:	9101      	str	r1, [sp, #4]
 800439a:	e79f      	b.n	80042dc <__udivmoddi4+0x84>
 800439c:	42a3      	cmp	r3, r4
 800439e:	d8bc      	bhi.n	800431a <__udivmoddi4+0xc2>
 80043a0:	e783      	b.n	80042aa <__udivmoddi4+0x52>
 80043a2:	4642      	mov	r2, r8
 80043a4:	2320      	movs	r3, #32
 80043a6:	2100      	movs	r1, #0
 80043a8:	1a9b      	subs	r3, r3, r2
 80043aa:	2200      	movs	r2, #0
 80043ac:	9100      	str	r1, [sp, #0]
 80043ae:	9201      	str	r2, [sp, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	40da      	lsrs	r2, r3
 80043b4:	9201      	str	r2, [sp, #4]
 80043b6:	e786      	b.n	80042c6 <__udivmoddi4+0x6e>
 80043b8:	4642      	mov	r2, r8
 80043ba:	2320      	movs	r3, #32
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	002a      	movs	r2, r5
 80043c0:	4646      	mov	r6, r8
 80043c2:	409a      	lsls	r2, r3
 80043c4:	0023      	movs	r3, r4
 80043c6:	40f3      	lsrs	r3, r6
 80043c8:	4644      	mov	r4, r8
 80043ca:	4313      	orrs	r3, r2
 80043cc:	002a      	movs	r2, r5
 80043ce:	40e2      	lsrs	r2, r4
 80043d0:	001c      	movs	r4, r3
 80043d2:	465b      	mov	r3, fp
 80043d4:	0015      	movs	r5, r2
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	dad4      	bge.n	8004384 <__udivmoddi4+0x12c>
 80043da:	4642      	mov	r2, r8
 80043dc:	002f      	movs	r7, r5
 80043de:	2320      	movs	r3, #32
 80043e0:	0026      	movs	r6, r4
 80043e2:	4097      	lsls	r7, r2
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	40de      	lsrs	r6, r3
 80043e8:	003b      	movs	r3, r7
 80043ea:	4333      	orrs	r3, r6
 80043ec:	e7cd      	b.n	800438a <__udivmoddi4+0x132>
 80043ee:	46c0      	nop			; (mov r8, r8)

080043f0 <__aeabi_fadd>:
 80043f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043f2:	4646      	mov	r6, r8
 80043f4:	46d6      	mov	lr, sl
 80043f6:	464f      	mov	r7, r9
 80043f8:	024d      	lsls	r5, r1, #9
 80043fa:	0242      	lsls	r2, r0, #9
 80043fc:	b5c0      	push	{r6, r7, lr}
 80043fe:	0a52      	lsrs	r2, r2, #9
 8004400:	0a6e      	lsrs	r6, r5, #9
 8004402:	0047      	lsls	r7, r0, #1
 8004404:	46b0      	mov	r8, r6
 8004406:	0e3f      	lsrs	r7, r7, #24
 8004408:	004e      	lsls	r6, r1, #1
 800440a:	0fc4      	lsrs	r4, r0, #31
 800440c:	00d0      	lsls	r0, r2, #3
 800440e:	4694      	mov	ip, r2
 8004410:	003b      	movs	r3, r7
 8004412:	4682      	mov	sl, r0
 8004414:	0e36      	lsrs	r6, r6, #24
 8004416:	0fc9      	lsrs	r1, r1, #31
 8004418:	09ad      	lsrs	r5, r5, #6
 800441a:	428c      	cmp	r4, r1
 800441c:	d06d      	beq.n	80044fa <__aeabi_fadd+0x10a>
 800441e:	1bb8      	subs	r0, r7, r6
 8004420:	4681      	mov	r9, r0
 8004422:	2800      	cmp	r0, #0
 8004424:	dd4d      	ble.n	80044c2 <__aeabi_fadd+0xd2>
 8004426:	2e00      	cmp	r6, #0
 8004428:	d100      	bne.n	800442c <__aeabi_fadd+0x3c>
 800442a:	e088      	b.n	800453e <__aeabi_fadd+0x14e>
 800442c:	2fff      	cmp	r7, #255	; 0xff
 800442e:	d05a      	beq.n	80044e6 <__aeabi_fadd+0xf6>
 8004430:	2380      	movs	r3, #128	; 0x80
 8004432:	04db      	lsls	r3, r3, #19
 8004434:	431d      	orrs	r5, r3
 8004436:	464b      	mov	r3, r9
 8004438:	2201      	movs	r2, #1
 800443a:	2b1b      	cmp	r3, #27
 800443c:	dc0a      	bgt.n	8004454 <__aeabi_fadd+0x64>
 800443e:	002b      	movs	r3, r5
 8004440:	464a      	mov	r2, r9
 8004442:	4649      	mov	r1, r9
 8004444:	40d3      	lsrs	r3, r2
 8004446:	2220      	movs	r2, #32
 8004448:	1a52      	subs	r2, r2, r1
 800444a:	4095      	lsls	r5, r2
 800444c:	002a      	movs	r2, r5
 800444e:	1e55      	subs	r5, r2, #1
 8004450:	41aa      	sbcs	r2, r5
 8004452:	431a      	orrs	r2, r3
 8004454:	4653      	mov	r3, sl
 8004456:	1a9a      	subs	r2, r3, r2
 8004458:	0153      	lsls	r3, r2, #5
 800445a:	d400      	bmi.n	800445e <__aeabi_fadd+0x6e>
 800445c:	e0b9      	b.n	80045d2 <__aeabi_fadd+0x1e2>
 800445e:	0192      	lsls	r2, r2, #6
 8004460:	0996      	lsrs	r6, r2, #6
 8004462:	0030      	movs	r0, r6
 8004464:	f002 fd68 	bl	8006f38 <__clzsi2>
 8004468:	3805      	subs	r0, #5
 800446a:	4086      	lsls	r6, r0
 800446c:	4287      	cmp	r7, r0
 800446e:	dd00      	ble.n	8004472 <__aeabi_fadd+0x82>
 8004470:	e0d4      	b.n	800461c <__aeabi_fadd+0x22c>
 8004472:	0033      	movs	r3, r6
 8004474:	1bc7      	subs	r7, r0, r7
 8004476:	2020      	movs	r0, #32
 8004478:	3701      	adds	r7, #1
 800447a:	40fb      	lsrs	r3, r7
 800447c:	1bc7      	subs	r7, r0, r7
 800447e:	40be      	lsls	r6, r7
 8004480:	0032      	movs	r2, r6
 8004482:	1e56      	subs	r6, r2, #1
 8004484:	41b2      	sbcs	r2, r6
 8004486:	2700      	movs	r7, #0
 8004488:	431a      	orrs	r2, r3
 800448a:	0753      	lsls	r3, r2, #29
 800448c:	d004      	beq.n	8004498 <__aeabi_fadd+0xa8>
 800448e:	230f      	movs	r3, #15
 8004490:	4013      	ands	r3, r2
 8004492:	2b04      	cmp	r3, #4
 8004494:	d000      	beq.n	8004498 <__aeabi_fadd+0xa8>
 8004496:	3204      	adds	r2, #4
 8004498:	0153      	lsls	r3, r2, #5
 800449a:	d400      	bmi.n	800449e <__aeabi_fadd+0xae>
 800449c:	e09c      	b.n	80045d8 <__aeabi_fadd+0x1e8>
 800449e:	1c7b      	adds	r3, r7, #1
 80044a0:	2ffe      	cmp	r7, #254	; 0xfe
 80044a2:	d100      	bne.n	80044a6 <__aeabi_fadd+0xb6>
 80044a4:	e09a      	b.n	80045dc <__aeabi_fadd+0x1ec>
 80044a6:	0192      	lsls	r2, r2, #6
 80044a8:	0a52      	lsrs	r2, r2, #9
 80044aa:	4694      	mov	ip, r2
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	05d8      	lsls	r0, r3, #23
 80044b0:	4663      	mov	r3, ip
 80044b2:	07e4      	lsls	r4, r4, #31
 80044b4:	4318      	orrs	r0, r3
 80044b6:	4320      	orrs	r0, r4
 80044b8:	bc1c      	pop	{r2, r3, r4}
 80044ba:	4690      	mov	r8, r2
 80044bc:	4699      	mov	r9, r3
 80044be:	46a2      	mov	sl, r4
 80044c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044c2:	2800      	cmp	r0, #0
 80044c4:	d049      	beq.n	800455a <__aeabi_fadd+0x16a>
 80044c6:	1bf3      	subs	r3, r6, r7
 80044c8:	2f00      	cmp	r7, #0
 80044ca:	d000      	beq.n	80044ce <__aeabi_fadd+0xde>
 80044cc:	e0b6      	b.n	800463c <__aeabi_fadd+0x24c>
 80044ce:	4652      	mov	r2, sl
 80044d0:	2a00      	cmp	r2, #0
 80044d2:	d060      	beq.n	8004596 <__aeabi_fadd+0x1a6>
 80044d4:	3b01      	subs	r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d100      	bne.n	80044dc <__aeabi_fadd+0xec>
 80044da:	e0fc      	b.n	80046d6 <__aeabi_fadd+0x2e6>
 80044dc:	2eff      	cmp	r6, #255	; 0xff
 80044de:	d000      	beq.n	80044e2 <__aeabi_fadd+0xf2>
 80044e0:	e0b4      	b.n	800464c <__aeabi_fadd+0x25c>
 80044e2:	000c      	movs	r4, r1
 80044e4:	4642      	mov	r2, r8
 80044e6:	2a00      	cmp	r2, #0
 80044e8:	d078      	beq.n	80045dc <__aeabi_fadd+0x1ec>
 80044ea:	2080      	movs	r0, #128	; 0x80
 80044ec:	03c0      	lsls	r0, r0, #15
 80044ee:	4310      	orrs	r0, r2
 80044f0:	0242      	lsls	r2, r0, #9
 80044f2:	0a53      	lsrs	r3, r2, #9
 80044f4:	469c      	mov	ip, r3
 80044f6:	23ff      	movs	r3, #255	; 0xff
 80044f8:	e7d9      	b.n	80044ae <__aeabi_fadd+0xbe>
 80044fa:	1bb9      	subs	r1, r7, r6
 80044fc:	2900      	cmp	r1, #0
 80044fe:	dd71      	ble.n	80045e4 <__aeabi_fadd+0x1f4>
 8004500:	2e00      	cmp	r6, #0
 8004502:	d03f      	beq.n	8004584 <__aeabi_fadd+0x194>
 8004504:	2fff      	cmp	r7, #255	; 0xff
 8004506:	d0ee      	beq.n	80044e6 <__aeabi_fadd+0xf6>
 8004508:	2380      	movs	r3, #128	; 0x80
 800450a:	04db      	lsls	r3, r3, #19
 800450c:	431d      	orrs	r5, r3
 800450e:	2201      	movs	r2, #1
 8004510:	291b      	cmp	r1, #27
 8004512:	dc07      	bgt.n	8004524 <__aeabi_fadd+0x134>
 8004514:	002a      	movs	r2, r5
 8004516:	2320      	movs	r3, #32
 8004518:	40ca      	lsrs	r2, r1
 800451a:	1a59      	subs	r1, r3, r1
 800451c:	408d      	lsls	r5, r1
 800451e:	1e6b      	subs	r3, r5, #1
 8004520:	419d      	sbcs	r5, r3
 8004522:	432a      	orrs	r2, r5
 8004524:	4452      	add	r2, sl
 8004526:	0153      	lsls	r3, r2, #5
 8004528:	d553      	bpl.n	80045d2 <__aeabi_fadd+0x1e2>
 800452a:	3701      	adds	r7, #1
 800452c:	2fff      	cmp	r7, #255	; 0xff
 800452e:	d055      	beq.n	80045dc <__aeabi_fadd+0x1ec>
 8004530:	2301      	movs	r3, #1
 8004532:	497b      	ldr	r1, [pc, #492]	; (8004720 <__aeabi_fadd+0x330>)
 8004534:	4013      	ands	r3, r2
 8004536:	0852      	lsrs	r2, r2, #1
 8004538:	400a      	ands	r2, r1
 800453a:	431a      	orrs	r2, r3
 800453c:	e7a5      	b.n	800448a <__aeabi_fadd+0x9a>
 800453e:	2d00      	cmp	r5, #0
 8004540:	d02c      	beq.n	800459c <__aeabi_fadd+0x1ac>
 8004542:	2301      	movs	r3, #1
 8004544:	425b      	negs	r3, r3
 8004546:	469c      	mov	ip, r3
 8004548:	44e1      	add	r9, ip
 800454a:	464b      	mov	r3, r9
 800454c:	2b00      	cmp	r3, #0
 800454e:	d100      	bne.n	8004552 <__aeabi_fadd+0x162>
 8004550:	e0ad      	b.n	80046ae <__aeabi_fadd+0x2be>
 8004552:	2fff      	cmp	r7, #255	; 0xff
 8004554:	d000      	beq.n	8004558 <__aeabi_fadd+0x168>
 8004556:	e76e      	b.n	8004436 <__aeabi_fadd+0x46>
 8004558:	e7c5      	b.n	80044e6 <__aeabi_fadd+0xf6>
 800455a:	20fe      	movs	r0, #254	; 0xfe
 800455c:	1c7e      	adds	r6, r7, #1
 800455e:	4230      	tst	r0, r6
 8004560:	d160      	bne.n	8004624 <__aeabi_fadd+0x234>
 8004562:	2f00      	cmp	r7, #0
 8004564:	d000      	beq.n	8004568 <__aeabi_fadd+0x178>
 8004566:	e093      	b.n	8004690 <__aeabi_fadd+0x2a0>
 8004568:	4652      	mov	r2, sl
 800456a:	2a00      	cmp	r2, #0
 800456c:	d100      	bne.n	8004570 <__aeabi_fadd+0x180>
 800456e:	e0b6      	b.n	80046de <__aeabi_fadd+0x2ee>
 8004570:	2d00      	cmp	r5, #0
 8004572:	d09c      	beq.n	80044ae <__aeabi_fadd+0xbe>
 8004574:	1b52      	subs	r2, r2, r5
 8004576:	0150      	lsls	r0, r2, #5
 8004578:	d400      	bmi.n	800457c <__aeabi_fadd+0x18c>
 800457a:	e0c3      	b.n	8004704 <__aeabi_fadd+0x314>
 800457c:	4653      	mov	r3, sl
 800457e:	000c      	movs	r4, r1
 8004580:	1aea      	subs	r2, r5, r3
 8004582:	e782      	b.n	800448a <__aeabi_fadd+0x9a>
 8004584:	2d00      	cmp	r5, #0
 8004586:	d009      	beq.n	800459c <__aeabi_fadd+0x1ac>
 8004588:	3901      	subs	r1, #1
 800458a:	2900      	cmp	r1, #0
 800458c:	d100      	bne.n	8004590 <__aeabi_fadd+0x1a0>
 800458e:	e08b      	b.n	80046a8 <__aeabi_fadd+0x2b8>
 8004590:	2fff      	cmp	r7, #255	; 0xff
 8004592:	d1bc      	bne.n	800450e <__aeabi_fadd+0x11e>
 8004594:	e7a7      	b.n	80044e6 <__aeabi_fadd+0xf6>
 8004596:	000c      	movs	r4, r1
 8004598:	4642      	mov	r2, r8
 800459a:	0037      	movs	r7, r6
 800459c:	2fff      	cmp	r7, #255	; 0xff
 800459e:	d0a2      	beq.n	80044e6 <__aeabi_fadd+0xf6>
 80045a0:	0252      	lsls	r2, r2, #9
 80045a2:	0a53      	lsrs	r3, r2, #9
 80045a4:	469c      	mov	ip, r3
 80045a6:	b2fb      	uxtb	r3, r7
 80045a8:	e781      	b.n	80044ae <__aeabi_fadd+0xbe>
 80045aa:	21fe      	movs	r1, #254	; 0xfe
 80045ac:	3701      	adds	r7, #1
 80045ae:	4239      	tst	r1, r7
 80045b0:	d165      	bne.n	800467e <__aeabi_fadd+0x28e>
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d17e      	bne.n	80046b4 <__aeabi_fadd+0x2c4>
 80045b6:	2800      	cmp	r0, #0
 80045b8:	d100      	bne.n	80045bc <__aeabi_fadd+0x1cc>
 80045ba:	e0aa      	b.n	8004712 <__aeabi_fadd+0x322>
 80045bc:	2d00      	cmp	r5, #0
 80045be:	d100      	bne.n	80045c2 <__aeabi_fadd+0x1d2>
 80045c0:	e775      	b.n	80044ae <__aeabi_fadd+0xbe>
 80045c2:	002a      	movs	r2, r5
 80045c4:	4452      	add	r2, sl
 80045c6:	2700      	movs	r7, #0
 80045c8:	0153      	lsls	r3, r2, #5
 80045ca:	d502      	bpl.n	80045d2 <__aeabi_fadd+0x1e2>
 80045cc:	4b55      	ldr	r3, [pc, #340]	; (8004724 <__aeabi_fadd+0x334>)
 80045ce:	3701      	adds	r7, #1
 80045d0:	401a      	ands	r2, r3
 80045d2:	0753      	lsls	r3, r2, #29
 80045d4:	d000      	beq.n	80045d8 <__aeabi_fadd+0x1e8>
 80045d6:	e75a      	b.n	800448e <__aeabi_fadd+0x9e>
 80045d8:	08d2      	lsrs	r2, r2, #3
 80045da:	e7df      	b.n	800459c <__aeabi_fadd+0x1ac>
 80045dc:	2200      	movs	r2, #0
 80045de:	23ff      	movs	r3, #255	; 0xff
 80045e0:	4694      	mov	ip, r2
 80045e2:	e764      	b.n	80044ae <__aeabi_fadd+0xbe>
 80045e4:	2900      	cmp	r1, #0
 80045e6:	d0e0      	beq.n	80045aa <__aeabi_fadd+0x1ba>
 80045e8:	1bf3      	subs	r3, r6, r7
 80045ea:	2f00      	cmp	r7, #0
 80045ec:	d03e      	beq.n	800466c <__aeabi_fadd+0x27c>
 80045ee:	2eff      	cmp	r6, #255	; 0xff
 80045f0:	d100      	bne.n	80045f4 <__aeabi_fadd+0x204>
 80045f2:	e777      	b.n	80044e4 <__aeabi_fadd+0xf4>
 80045f4:	2280      	movs	r2, #128	; 0x80
 80045f6:	0001      	movs	r1, r0
 80045f8:	04d2      	lsls	r2, r2, #19
 80045fa:	4311      	orrs	r1, r2
 80045fc:	468a      	mov	sl, r1
 80045fe:	2201      	movs	r2, #1
 8004600:	2b1b      	cmp	r3, #27
 8004602:	dc08      	bgt.n	8004616 <__aeabi_fadd+0x226>
 8004604:	4652      	mov	r2, sl
 8004606:	2120      	movs	r1, #32
 8004608:	4650      	mov	r0, sl
 800460a:	40da      	lsrs	r2, r3
 800460c:	1acb      	subs	r3, r1, r3
 800460e:	4098      	lsls	r0, r3
 8004610:	1e43      	subs	r3, r0, #1
 8004612:	4198      	sbcs	r0, r3
 8004614:	4302      	orrs	r2, r0
 8004616:	0037      	movs	r7, r6
 8004618:	1952      	adds	r2, r2, r5
 800461a:	e784      	b.n	8004526 <__aeabi_fadd+0x136>
 800461c:	4a41      	ldr	r2, [pc, #260]	; (8004724 <__aeabi_fadd+0x334>)
 800461e:	1a3f      	subs	r7, r7, r0
 8004620:	4032      	ands	r2, r6
 8004622:	e732      	b.n	800448a <__aeabi_fadd+0x9a>
 8004624:	4653      	mov	r3, sl
 8004626:	1b5e      	subs	r6, r3, r5
 8004628:	0173      	lsls	r3, r6, #5
 800462a:	d42d      	bmi.n	8004688 <__aeabi_fadd+0x298>
 800462c:	2e00      	cmp	r6, #0
 800462e:	d000      	beq.n	8004632 <__aeabi_fadd+0x242>
 8004630:	e717      	b.n	8004462 <__aeabi_fadd+0x72>
 8004632:	2200      	movs	r2, #0
 8004634:	2400      	movs	r4, #0
 8004636:	2300      	movs	r3, #0
 8004638:	4694      	mov	ip, r2
 800463a:	e738      	b.n	80044ae <__aeabi_fadd+0xbe>
 800463c:	2eff      	cmp	r6, #255	; 0xff
 800463e:	d100      	bne.n	8004642 <__aeabi_fadd+0x252>
 8004640:	e74f      	b.n	80044e2 <__aeabi_fadd+0xf2>
 8004642:	2280      	movs	r2, #128	; 0x80
 8004644:	4650      	mov	r0, sl
 8004646:	04d2      	lsls	r2, r2, #19
 8004648:	4310      	orrs	r0, r2
 800464a:	4682      	mov	sl, r0
 800464c:	2201      	movs	r2, #1
 800464e:	2b1b      	cmp	r3, #27
 8004650:	dc08      	bgt.n	8004664 <__aeabi_fadd+0x274>
 8004652:	4652      	mov	r2, sl
 8004654:	2420      	movs	r4, #32
 8004656:	4650      	mov	r0, sl
 8004658:	40da      	lsrs	r2, r3
 800465a:	1ae3      	subs	r3, r4, r3
 800465c:	4098      	lsls	r0, r3
 800465e:	1e43      	subs	r3, r0, #1
 8004660:	4198      	sbcs	r0, r3
 8004662:	4302      	orrs	r2, r0
 8004664:	000c      	movs	r4, r1
 8004666:	0037      	movs	r7, r6
 8004668:	1aaa      	subs	r2, r5, r2
 800466a:	e6f5      	b.n	8004458 <__aeabi_fadd+0x68>
 800466c:	2800      	cmp	r0, #0
 800466e:	d093      	beq.n	8004598 <__aeabi_fadd+0x1a8>
 8004670:	3b01      	subs	r3, #1
 8004672:	2b00      	cmp	r3, #0
 8004674:	d04f      	beq.n	8004716 <__aeabi_fadd+0x326>
 8004676:	2eff      	cmp	r6, #255	; 0xff
 8004678:	d1c1      	bne.n	80045fe <__aeabi_fadd+0x20e>
 800467a:	4642      	mov	r2, r8
 800467c:	e733      	b.n	80044e6 <__aeabi_fadd+0xf6>
 800467e:	2fff      	cmp	r7, #255	; 0xff
 8004680:	d0ac      	beq.n	80045dc <__aeabi_fadd+0x1ec>
 8004682:	4455      	add	r5, sl
 8004684:	086a      	lsrs	r2, r5, #1
 8004686:	e7a4      	b.n	80045d2 <__aeabi_fadd+0x1e2>
 8004688:	4653      	mov	r3, sl
 800468a:	000c      	movs	r4, r1
 800468c:	1aee      	subs	r6, r5, r3
 800468e:	e6e8      	b.n	8004462 <__aeabi_fadd+0x72>
 8004690:	4653      	mov	r3, sl
 8004692:	2b00      	cmp	r3, #0
 8004694:	d128      	bne.n	80046e8 <__aeabi_fadd+0x2f8>
 8004696:	2d00      	cmp	r5, #0
 8004698:	d000      	beq.n	800469c <__aeabi_fadd+0x2ac>
 800469a:	e722      	b.n	80044e2 <__aeabi_fadd+0xf2>
 800469c:	2380      	movs	r3, #128	; 0x80
 800469e:	03db      	lsls	r3, r3, #15
 80046a0:	469c      	mov	ip, r3
 80046a2:	2400      	movs	r4, #0
 80046a4:	23ff      	movs	r3, #255	; 0xff
 80046a6:	e702      	b.n	80044ae <__aeabi_fadd+0xbe>
 80046a8:	002a      	movs	r2, r5
 80046aa:	4452      	add	r2, sl
 80046ac:	e73b      	b.n	8004526 <__aeabi_fadd+0x136>
 80046ae:	4653      	mov	r3, sl
 80046b0:	1b5a      	subs	r2, r3, r5
 80046b2:	e6d1      	b.n	8004458 <__aeabi_fadd+0x68>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	d100      	bne.n	80046ba <__aeabi_fadd+0x2ca>
 80046b8:	e714      	b.n	80044e4 <__aeabi_fadd+0xf4>
 80046ba:	2d00      	cmp	r5, #0
 80046bc:	d100      	bne.n	80046c0 <__aeabi_fadd+0x2d0>
 80046be:	e712      	b.n	80044e6 <__aeabi_fadd+0xf6>
 80046c0:	2380      	movs	r3, #128	; 0x80
 80046c2:	03db      	lsls	r3, r3, #15
 80046c4:	421a      	tst	r2, r3
 80046c6:	d100      	bne.n	80046ca <__aeabi_fadd+0x2da>
 80046c8:	e70d      	b.n	80044e6 <__aeabi_fadd+0xf6>
 80046ca:	4641      	mov	r1, r8
 80046cc:	4219      	tst	r1, r3
 80046ce:	d000      	beq.n	80046d2 <__aeabi_fadd+0x2e2>
 80046d0:	e709      	b.n	80044e6 <__aeabi_fadd+0xf6>
 80046d2:	4642      	mov	r2, r8
 80046d4:	e707      	b.n	80044e6 <__aeabi_fadd+0xf6>
 80046d6:	000c      	movs	r4, r1
 80046d8:	0037      	movs	r7, r6
 80046da:	1aaa      	subs	r2, r5, r2
 80046dc:	e6bc      	b.n	8004458 <__aeabi_fadd+0x68>
 80046de:	2d00      	cmp	r5, #0
 80046e0:	d013      	beq.n	800470a <__aeabi_fadd+0x31a>
 80046e2:	000c      	movs	r4, r1
 80046e4:	46c4      	mov	ip, r8
 80046e6:	e6e2      	b.n	80044ae <__aeabi_fadd+0xbe>
 80046e8:	2d00      	cmp	r5, #0
 80046ea:	d100      	bne.n	80046ee <__aeabi_fadd+0x2fe>
 80046ec:	e6fb      	b.n	80044e6 <__aeabi_fadd+0xf6>
 80046ee:	2380      	movs	r3, #128	; 0x80
 80046f0:	03db      	lsls	r3, r3, #15
 80046f2:	421a      	tst	r2, r3
 80046f4:	d100      	bne.n	80046f8 <__aeabi_fadd+0x308>
 80046f6:	e6f6      	b.n	80044e6 <__aeabi_fadd+0xf6>
 80046f8:	4640      	mov	r0, r8
 80046fa:	4218      	tst	r0, r3
 80046fc:	d000      	beq.n	8004700 <__aeabi_fadd+0x310>
 80046fe:	e6f2      	b.n	80044e6 <__aeabi_fadd+0xf6>
 8004700:	000c      	movs	r4, r1
 8004702:	e6ef      	b.n	80044e4 <__aeabi_fadd+0xf4>
 8004704:	2a00      	cmp	r2, #0
 8004706:	d000      	beq.n	800470a <__aeabi_fadd+0x31a>
 8004708:	e763      	b.n	80045d2 <__aeabi_fadd+0x1e2>
 800470a:	2200      	movs	r2, #0
 800470c:	2400      	movs	r4, #0
 800470e:	4694      	mov	ip, r2
 8004710:	e6cd      	b.n	80044ae <__aeabi_fadd+0xbe>
 8004712:	46c4      	mov	ip, r8
 8004714:	e6cb      	b.n	80044ae <__aeabi_fadd+0xbe>
 8004716:	002a      	movs	r2, r5
 8004718:	0037      	movs	r7, r6
 800471a:	4452      	add	r2, sl
 800471c:	e703      	b.n	8004526 <__aeabi_fadd+0x136>
 800471e:	46c0      	nop			; (mov r8, r8)
 8004720:	7dffffff 	.word	0x7dffffff
 8004724:	fbffffff 	.word	0xfbffffff

08004728 <__aeabi_fdiv>:
 8004728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800472a:	464f      	mov	r7, r9
 800472c:	4646      	mov	r6, r8
 800472e:	46d6      	mov	lr, sl
 8004730:	0245      	lsls	r5, r0, #9
 8004732:	b5c0      	push	{r6, r7, lr}
 8004734:	0047      	lsls	r7, r0, #1
 8004736:	1c0c      	adds	r4, r1, #0
 8004738:	0a6d      	lsrs	r5, r5, #9
 800473a:	0e3f      	lsrs	r7, r7, #24
 800473c:	0fc6      	lsrs	r6, r0, #31
 800473e:	2f00      	cmp	r7, #0
 8004740:	d066      	beq.n	8004810 <__aeabi_fdiv+0xe8>
 8004742:	2fff      	cmp	r7, #255	; 0xff
 8004744:	d06c      	beq.n	8004820 <__aeabi_fdiv+0xf8>
 8004746:	2300      	movs	r3, #0
 8004748:	00ea      	lsls	r2, r5, #3
 800474a:	2580      	movs	r5, #128	; 0x80
 800474c:	4699      	mov	r9, r3
 800474e:	469a      	mov	sl, r3
 8004750:	04ed      	lsls	r5, r5, #19
 8004752:	4315      	orrs	r5, r2
 8004754:	3f7f      	subs	r7, #127	; 0x7f
 8004756:	0260      	lsls	r0, r4, #9
 8004758:	0061      	lsls	r1, r4, #1
 800475a:	0a43      	lsrs	r3, r0, #9
 800475c:	4698      	mov	r8, r3
 800475e:	0e09      	lsrs	r1, r1, #24
 8004760:	0fe4      	lsrs	r4, r4, #31
 8004762:	2900      	cmp	r1, #0
 8004764:	d048      	beq.n	80047f8 <__aeabi_fdiv+0xd0>
 8004766:	29ff      	cmp	r1, #255	; 0xff
 8004768:	d010      	beq.n	800478c <__aeabi_fdiv+0x64>
 800476a:	2280      	movs	r2, #128	; 0x80
 800476c:	00d8      	lsls	r0, r3, #3
 800476e:	04d2      	lsls	r2, r2, #19
 8004770:	4302      	orrs	r2, r0
 8004772:	4690      	mov	r8, r2
 8004774:	2000      	movs	r0, #0
 8004776:	397f      	subs	r1, #127	; 0x7f
 8004778:	464a      	mov	r2, r9
 800477a:	0033      	movs	r3, r6
 800477c:	1a7f      	subs	r7, r7, r1
 800477e:	4302      	orrs	r2, r0
 8004780:	496c      	ldr	r1, [pc, #432]	; (8004934 <__aeabi_fdiv+0x20c>)
 8004782:	0092      	lsls	r2, r2, #2
 8004784:	588a      	ldr	r2, [r1, r2]
 8004786:	4063      	eors	r3, r4
 8004788:	b2db      	uxtb	r3, r3
 800478a:	4697      	mov	pc, r2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d16d      	bne.n	800486c <__aeabi_fdiv+0x144>
 8004790:	2002      	movs	r0, #2
 8004792:	3fff      	subs	r7, #255	; 0xff
 8004794:	e033      	b.n	80047fe <__aeabi_fdiv+0xd6>
 8004796:	2300      	movs	r3, #0
 8004798:	4698      	mov	r8, r3
 800479a:	0026      	movs	r6, r4
 800479c:	4645      	mov	r5, r8
 800479e:	4682      	mov	sl, r0
 80047a0:	4653      	mov	r3, sl
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d100      	bne.n	80047a8 <__aeabi_fdiv+0x80>
 80047a6:	e07f      	b.n	80048a8 <__aeabi_fdiv+0x180>
 80047a8:	2b03      	cmp	r3, #3
 80047aa:	d100      	bne.n	80047ae <__aeabi_fdiv+0x86>
 80047ac:	e094      	b.n	80048d8 <__aeabi_fdiv+0x1b0>
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d017      	beq.n	80047e2 <__aeabi_fdiv+0xba>
 80047b2:	0038      	movs	r0, r7
 80047b4:	307f      	adds	r0, #127	; 0x7f
 80047b6:	2800      	cmp	r0, #0
 80047b8:	dd5f      	ble.n	800487a <__aeabi_fdiv+0x152>
 80047ba:	076b      	lsls	r3, r5, #29
 80047bc:	d004      	beq.n	80047c8 <__aeabi_fdiv+0xa0>
 80047be:	230f      	movs	r3, #15
 80047c0:	402b      	ands	r3, r5
 80047c2:	2b04      	cmp	r3, #4
 80047c4:	d000      	beq.n	80047c8 <__aeabi_fdiv+0xa0>
 80047c6:	3504      	adds	r5, #4
 80047c8:	012b      	lsls	r3, r5, #4
 80047ca:	d503      	bpl.n	80047d4 <__aeabi_fdiv+0xac>
 80047cc:	0038      	movs	r0, r7
 80047ce:	4b5a      	ldr	r3, [pc, #360]	; (8004938 <__aeabi_fdiv+0x210>)
 80047d0:	3080      	adds	r0, #128	; 0x80
 80047d2:	401d      	ands	r5, r3
 80047d4:	28fe      	cmp	r0, #254	; 0xfe
 80047d6:	dc67      	bgt.n	80048a8 <__aeabi_fdiv+0x180>
 80047d8:	01ad      	lsls	r5, r5, #6
 80047da:	0a6d      	lsrs	r5, r5, #9
 80047dc:	b2c0      	uxtb	r0, r0
 80047de:	e002      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 80047e0:	001e      	movs	r6, r3
 80047e2:	2000      	movs	r0, #0
 80047e4:	2500      	movs	r5, #0
 80047e6:	05c0      	lsls	r0, r0, #23
 80047e8:	4328      	orrs	r0, r5
 80047ea:	07f6      	lsls	r6, r6, #31
 80047ec:	4330      	orrs	r0, r6
 80047ee:	bc1c      	pop	{r2, r3, r4}
 80047f0:	4690      	mov	r8, r2
 80047f2:	4699      	mov	r9, r3
 80047f4:	46a2      	mov	sl, r4
 80047f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d12b      	bne.n	8004854 <__aeabi_fdiv+0x12c>
 80047fc:	2001      	movs	r0, #1
 80047fe:	464a      	mov	r2, r9
 8004800:	0033      	movs	r3, r6
 8004802:	494e      	ldr	r1, [pc, #312]	; (800493c <__aeabi_fdiv+0x214>)
 8004804:	4302      	orrs	r2, r0
 8004806:	0092      	lsls	r2, r2, #2
 8004808:	588a      	ldr	r2, [r1, r2]
 800480a:	4063      	eors	r3, r4
 800480c:	b2db      	uxtb	r3, r3
 800480e:	4697      	mov	pc, r2
 8004810:	2d00      	cmp	r5, #0
 8004812:	d113      	bne.n	800483c <__aeabi_fdiv+0x114>
 8004814:	2304      	movs	r3, #4
 8004816:	4699      	mov	r9, r3
 8004818:	3b03      	subs	r3, #3
 800481a:	2700      	movs	r7, #0
 800481c:	469a      	mov	sl, r3
 800481e:	e79a      	b.n	8004756 <__aeabi_fdiv+0x2e>
 8004820:	2d00      	cmp	r5, #0
 8004822:	d105      	bne.n	8004830 <__aeabi_fdiv+0x108>
 8004824:	2308      	movs	r3, #8
 8004826:	4699      	mov	r9, r3
 8004828:	3b06      	subs	r3, #6
 800482a:	27ff      	movs	r7, #255	; 0xff
 800482c:	469a      	mov	sl, r3
 800482e:	e792      	b.n	8004756 <__aeabi_fdiv+0x2e>
 8004830:	230c      	movs	r3, #12
 8004832:	4699      	mov	r9, r3
 8004834:	3b09      	subs	r3, #9
 8004836:	27ff      	movs	r7, #255	; 0xff
 8004838:	469a      	mov	sl, r3
 800483a:	e78c      	b.n	8004756 <__aeabi_fdiv+0x2e>
 800483c:	0028      	movs	r0, r5
 800483e:	f002 fb7b 	bl	8006f38 <__clzsi2>
 8004842:	2776      	movs	r7, #118	; 0x76
 8004844:	1f43      	subs	r3, r0, #5
 8004846:	409d      	lsls	r5, r3
 8004848:	2300      	movs	r3, #0
 800484a:	427f      	negs	r7, r7
 800484c:	4699      	mov	r9, r3
 800484e:	469a      	mov	sl, r3
 8004850:	1a3f      	subs	r7, r7, r0
 8004852:	e780      	b.n	8004756 <__aeabi_fdiv+0x2e>
 8004854:	0018      	movs	r0, r3
 8004856:	f002 fb6f 	bl	8006f38 <__clzsi2>
 800485a:	4642      	mov	r2, r8
 800485c:	1f43      	subs	r3, r0, #5
 800485e:	2176      	movs	r1, #118	; 0x76
 8004860:	409a      	lsls	r2, r3
 8004862:	4249      	negs	r1, r1
 8004864:	1a09      	subs	r1, r1, r0
 8004866:	4690      	mov	r8, r2
 8004868:	2000      	movs	r0, #0
 800486a:	e785      	b.n	8004778 <__aeabi_fdiv+0x50>
 800486c:	21ff      	movs	r1, #255	; 0xff
 800486e:	2003      	movs	r0, #3
 8004870:	e782      	b.n	8004778 <__aeabi_fdiv+0x50>
 8004872:	001e      	movs	r6, r3
 8004874:	20ff      	movs	r0, #255	; 0xff
 8004876:	2500      	movs	r5, #0
 8004878:	e7b5      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 800487a:	2301      	movs	r3, #1
 800487c:	1a1b      	subs	r3, r3, r0
 800487e:	2b1b      	cmp	r3, #27
 8004880:	dcaf      	bgt.n	80047e2 <__aeabi_fdiv+0xba>
 8004882:	379e      	adds	r7, #158	; 0x9e
 8004884:	0029      	movs	r1, r5
 8004886:	40bd      	lsls	r5, r7
 8004888:	40d9      	lsrs	r1, r3
 800488a:	1e6a      	subs	r2, r5, #1
 800488c:	4195      	sbcs	r5, r2
 800488e:	430d      	orrs	r5, r1
 8004890:	076b      	lsls	r3, r5, #29
 8004892:	d004      	beq.n	800489e <__aeabi_fdiv+0x176>
 8004894:	230f      	movs	r3, #15
 8004896:	402b      	ands	r3, r5
 8004898:	2b04      	cmp	r3, #4
 800489a:	d000      	beq.n	800489e <__aeabi_fdiv+0x176>
 800489c:	3504      	adds	r5, #4
 800489e:	016b      	lsls	r3, r5, #5
 80048a0:	d544      	bpl.n	800492c <__aeabi_fdiv+0x204>
 80048a2:	2001      	movs	r0, #1
 80048a4:	2500      	movs	r5, #0
 80048a6:	e79e      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 80048a8:	20ff      	movs	r0, #255	; 0xff
 80048aa:	2500      	movs	r5, #0
 80048ac:	e79b      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 80048ae:	2580      	movs	r5, #128	; 0x80
 80048b0:	2600      	movs	r6, #0
 80048b2:	20ff      	movs	r0, #255	; 0xff
 80048b4:	03ed      	lsls	r5, r5, #15
 80048b6:	e796      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 80048b8:	2300      	movs	r3, #0
 80048ba:	4698      	mov	r8, r3
 80048bc:	2080      	movs	r0, #128	; 0x80
 80048be:	03c0      	lsls	r0, r0, #15
 80048c0:	4205      	tst	r5, r0
 80048c2:	d009      	beq.n	80048d8 <__aeabi_fdiv+0x1b0>
 80048c4:	4643      	mov	r3, r8
 80048c6:	4203      	tst	r3, r0
 80048c8:	d106      	bne.n	80048d8 <__aeabi_fdiv+0x1b0>
 80048ca:	4645      	mov	r5, r8
 80048cc:	4305      	orrs	r5, r0
 80048ce:	026d      	lsls	r5, r5, #9
 80048d0:	0026      	movs	r6, r4
 80048d2:	20ff      	movs	r0, #255	; 0xff
 80048d4:	0a6d      	lsrs	r5, r5, #9
 80048d6:	e786      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 80048d8:	2080      	movs	r0, #128	; 0x80
 80048da:	03c0      	lsls	r0, r0, #15
 80048dc:	4305      	orrs	r5, r0
 80048de:	026d      	lsls	r5, r5, #9
 80048e0:	20ff      	movs	r0, #255	; 0xff
 80048e2:	0a6d      	lsrs	r5, r5, #9
 80048e4:	e77f      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 80048e6:	4641      	mov	r1, r8
 80048e8:	016a      	lsls	r2, r5, #5
 80048ea:	0148      	lsls	r0, r1, #5
 80048ec:	4282      	cmp	r2, r0
 80048ee:	d219      	bcs.n	8004924 <__aeabi_fdiv+0x1fc>
 80048f0:	211b      	movs	r1, #27
 80048f2:	2500      	movs	r5, #0
 80048f4:	3f01      	subs	r7, #1
 80048f6:	2601      	movs	r6, #1
 80048f8:	0014      	movs	r4, r2
 80048fa:	006d      	lsls	r5, r5, #1
 80048fc:	0052      	lsls	r2, r2, #1
 80048fe:	2c00      	cmp	r4, #0
 8004900:	db01      	blt.n	8004906 <__aeabi_fdiv+0x1de>
 8004902:	4290      	cmp	r0, r2
 8004904:	d801      	bhi.n	800490a <__aeabi_fdiv+0x1e2>
 8004906:	1a12      	subs	r2, r2, r0
 8004908:	4335      	orrs	r5, r6
 800490a:	3901      	subs	r1, #1
 800490c:	2900      	cmp	r1, #0
 800490e:	d1f3      	bne.n	80048f8 <__aeabi_fdiv+0x1d0>
 8004910:	1e50      	subs	r0, r2, #1
 8004912:	4182      	sbcs	r2, r0
 8004914:	0038      	movs	r0, r7
 8004916:	307f      	adds	r0, #127	; 0x7f
 8004918:	001e      	movs	r6, r3
 800491a:	4315      	orrs	r5, r2
 800491c:	2800      	cmp	r0, #0
 800491e:	dd00      	ble.n	8004922 <__aeabi_fdiv+0x1fa>
 8004920:	e74b      	b.n	80047ba <__aeabi_fdiv+0x92>
 8004922:	e7aa      	b.n	800487a <__aeabi_fdiv+0x152>
 8004924:	211a      	movs	r1, #26
 8004926:	2501      	movs	r5, #1
 8004928:	1a12      	subs	r2, r2, r0
 800492a:	e7e4      	b.n	80048f6 <__aeabi_fdiv+0x1ce>
 800492c:	01ad      	lsls	r5, r5, #6
 800492e:	2000      	movs	r0, #0
 8004930:	0a6d      	lsrs	r5, r5, #9
 8004932:	e758      	b.n	80047e6 <__aeabi_fdiv+0xbe>
 8004934:	08012840 	.word	0x08012840
 8004938:	f7ffffff 	.word	0xf7ffffff
 800493c:	08012880 	.word	0x08012880

08004940 <__eqsf2>:
 8004940:	b570      	push	{r4, r5, r6, lr}
 8004942:	0042      	lsls	r2, r0, #1
 8004944:	024e      	lsls	r6, r1, #9
 8004946:	004c      	lsls	r4, r1, #1
 8004948:	0245      	lsls	r5, r0, #9
 800494a:	0a6d      	lsrs	r5, r5, #9
 800494c:	0e12      	lsrs	r2, r2, #24
 800494e:	0fc3      	lsrs	r3, r0, #31
 8004950:	0a76      	lsrs	r6, r6, #9
 8004952:	0e24      	lsrs	r4, r4, #24
 8004954:	0fc9      	lsrs	r1, r1, #31
 8004956:	2aff      	cmp	r2, #255	; 0xff
 8004958:	d00f      	beq.n	800497a <__eqsf2+0x3a>
 800495a:	2cff      	cmp	r4, #255	; 0xff
 800495c:	d011      	beq.n	8004982 <__eqsf2+0x42>
 800495e:	2001      	movs	r0, #1
 8004960:	42a2      	cmp	r2, r4
 8004962:	d000      	beq.n	8004966 <__eqsf2+0x26>
 8004964:	bd70      	pop	{r4, r5, r6, pc}
 8004966:	42b5      	cmp	r5, r6
 8004968:	d1fc      	bne.n	8004964 <__eqsf2+0x24>
 800496a:	428b      	cmp	r3, r1
 800496c:	d00d      	beq.n	800498a <__eqsf2+0x4a>
 800496e:	2a00      	cmp	r2, #0
 8004970:	d1f8      	bne.n	8004964 <__eqsf2+0x24>
 8004972:	0028      	movs	r0, r5
 8004974:	1e45      	subs	r5, r0, #1
 8004976:	41a8      	sbcs	r0, r5
 8004978:	e7f4      	b.n	8004964 <__eqsf2+0x24>
 800497a:	2001      	movs	r0, #1
 800497c:	2d00      	cmp	r5, #0
 800497e:	d1f1      	bne.n	8004964 <__eqsf2+0x24>
 8004980:	e7eb      	b.n	800495a <__eqsf2+0x1a>
 8004982:	2001      	movs	r0, #1
 8004984:	2e00      	cmp	r6, #0
 8004986:	d1ed      	bne.n	8004964 <__eqsf2+0x24>
 8004988:	e7e9      	b.n	800495e <__eqsf2+0x1e>
 800498a:	2000      	movs	r0, #0
 800498c:	e7ea      	b.n	8004964 <__eqsf2+0x24>
 800498e:	46c0      	nop			; (mov r8, r8)

08004990 <__gesf2>:
 8004990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004992:	0042      	lsls	r2, r0, #1
 8004994:	0246      	lsls	r6, r0, #9
 8004996:	024d      	lsls	r5, r1, #9
 8004998:	004c      	lsls	r4, r1, #1
 800499a:	0fc3      	lsrs	r3, r0, #31
 800499c:	0a76      	lsrs	r6, r6, #9
 800499e:	0e12      	lsrs	r2, r2, #24
 80049a0:	0a6d      	lsrs	r5, r5, #9
 80049a2:	0e24      	lsrs	r4, r4, #24
 80049a4:	0fc8      	lsrs	r0, r1, #31
 80049a6:	2aff      	cmp	r2, #255	; 0xff
 80049a8:	d01f      	beq.n	80049ea <__gesf2+0x5a>
 80049aa:	2cff      	cmp	r4, #255	; 0xff
 80049ac:	d010      	beq.n	80049d0 <__gesf2+0x40>
 80049ae:	2a00      	cmp	r2, #0
 80049b0:	d11f      	bne.n	80049f2 <__gesf2+0x62>
 80049b2:	4271      	negs	r1, r6
 80049b4:	4171      	adcs	r1, r6
 80049b6:	2c00      	cmp	r4, #0
 80049b8:	d101      	bne.n	80049be <__gesf2+0x2e>
 80049ba:	2d00      	cmp	r5, #0
 80049bc:	d01e      	beq.n	80049fc <__gesf2+0x6c>
 80049be:	2900      	cmp	r1, #0
 80049c0:	d10e      	bne.n	80049e0 <__gesf2+0x50>
 80049c2:	4283      	cmp	r3, r0
 80049c4:	d01e      	beq.n	8004a04 <__gesf2+0x74>
 80049c6:	2102      	movs	r1, #2
 80049c8:	1e58      	subs	r0, r3, #1
 80049ca:	4008      	ands	r0, r1
 80049cc:	3801      	subs	r0, #1
 80049ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049d0:	2d00      	cmp	r5, #0
 80049d2:	d126      	bne.n	8004a22 <__gesf2+0x92>
 80049d4:	2a00      	cmp	r2, #0
 80049d6:	d1f4      	bne.n	80049c2 <__gesf2+0x32>
 80049d8:	4271      	negs	r1, r6
 80049da:	4171      	adcs	r1, r6
 80049dc:	2900      	cmp	r1, #0
 80049de:	d0f0      	beq.n	80049c2 <__gesf2+0x32>
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d1f4      	bne.n	80049ce <__gesf2+0x3e>
 80049e4:	2001      	movs	r0, #1
 80049e6:	4240      	negs	r0, r0
 80049e8:	e7f1      	b.n	80049ce <__gesf2+0x3e>
 80049ea:	2e00      	cmp	r6, #0
 80049ec:	d119      	bne.n	8004a22 <__gesf2+0x92>
 80049ee:	2cff      	cmp	r4, #255	; 0xff
 80049f0:	d0ee      	beq.n	80049d0 <__gesf2+0x40>
 80049f2:	2c00      	cmp	r4, #0
 80049f4:	d1e5      	bne.n	80049c2 <__gesf2+0x32>
 80049f6:	2d00      	cmp	r5, #0
 80049f8:	d1e3      	bne.n	80049c2 <__gesf2+0x32>
 80049fa:	e7e4      	b.n	80049c6 <__gesf2+0x36>
 80049fc:	2000      	movs	r0, #0
 80049fe:	2e00      	cmp	r6, #0
 8004a00:	d0e5      	beq.n	80049ce <__gesf2+0x3e>
 8004a02:	e7e0      	b.n	80049c6 <__gesf2+0x36>
 8004a04:	42a2      	cmp	r2, r4
 8004a06:	dc05      	bgt.n	8004a14 <__gesf2+0x84>
 8004a08:	dbea      	blt.n	80049e0 <__gesf2+0x50>
 8004a0a:	42ae      	cmp	r6, r5
 8004a0c:	d802      	bhi.n	8004a14 <__gesf2+0x84>
 8004a0e:	d3e7      	bcc.n	80049e0 <__gesf2+0x50>
 8004a10:	2000      	movs	r0, #0
 8004a12:	e7dc      	b.n	80049ce <__gesf2+0x3e>
 8004a14:	4241      	negs	r1, r0
 8004a16:	4141      	adcs	r1, r0
 8004a18:	4248      	negs	r0, r1
 8004a1a:	2102      	movs	r1, #2
 8004a1c:	4008      	ands	r0, r1
 8004a1e:	3801      	subs	r0, #1
 8004a20:	e7d5      	b.n	80049ce <__gesf2+0x3e>
 8004a22:	2002      	movs	r0, #2
 8004a24:	4240      	negs	r0, r0
 8004a26:	e7d2      	b.n	80049ce <__gesf2+0x3e>

08004a28 <__lesf2>:
 8004a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a2a:	0042      	lsls	r2, r0, #1
 8004a2c:	0246      	lsls	r6, r0, #9
 8004a2e:	024d      	lsls	r5, r1, #9
 8004a30:	004c      	lsls	r4, r1, #1
 8004a32:	0fc3      	lsrs	r3, r0, #31
 8004a34:	0a76      	lsrs	r6, r6, #9
 8004a36:	0e12      	lsrs	r2, r2, #24
 8004a38:	0a6d      	lsrs	r5, r5, #9
 8004a3a:	0e24      	lsrs	r4, r4, #24
 8004a3c:	0fc8      	lsrs	r0, r1, #31
 8004a3e:	2aff      	cmp	r2, #255	; 0xff
 8004a40:	d00d      	beq.n	8004a5e <__lesf2+0x36>
 8004a42:	2cff      	cmp	r4, #255	; 0xff
 8004a44:	d00f      	beq.n	8004a66 <__lesf2+0x3e>
 8004a46:	2a00      	cmp	r2, #0
 8004a48:	d123      	bne.n	8004a92 <__lesf2+0x6a>
 8004a4a:	4271      	negs	r1, r6
 8004a4c:	4171      	adcs	r1, r6
 8004a4e:	2c00      	cmp	r4, #0
 8004a50:	d10f      	bne.n	8004a72 <__lesf2+0x4a>
 8004a52:	2d00      	cmp	r5, #0
 8004a54:	d10d      	bne.n	8004a72 <__lesf2+0x4a>
 8004a56:	2000      	movs	r0, #0
 8004a58:	2e00      	cmp	r6, #0
 8004a5a:	d014      	beq.n	8004a86 <__lesf2+0x5e>
 8004a5c:	e00d      	b.n	8004a7a <__lesf2+0x52>
 8004a5e:	2e00      	cmp	r6, #0
 8004a60:	d110      	bne.n	8004a84 <__lesf2+0x5c>
 8004a62:	2cff      	cmp	r4, #255	; 0xff
 8004a64:	d115      	bne.n	8004a92 <__lesf2+0x6a>
 8004a66:	2d00      	cmp	r5, #0
 8004a68:	d10c      	bne.n	8004a84 <__lesf2+0x5c>
 8004a6a:	2a00      	cmp	r2, #0
 8004a6c:	d103      	bne.n	8004a76 <__lesf2+0x4e>
 8004a6e:	4271      	negs	r1, r6
 8004a70:	4171      	adcs	r1, r6
 8004a72:	2900      	cmp	r1, #0
 8004a74:	d108      	bne.n	8004a88 <__lesf2+0x60>
 8004a76:	4283      	cmp	r3, r0
 8004a78:	d010      	beq.n	8004a9c <__lesf2+0x74>
 8004a7a:	2102      	movs	r1, #2
 8004a7c:	1e58      	subs	r0, r3, #1
 8004a7e:	4008      	ands	r0, r1
 8004a80:	3801      	subs	r0, #1
 8004a82:	e000      	b.n	8004a86 <__lesf2+0x5e>
 8004a84:	2002      	movs	r0, #2
 8004a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	d1fc      	bne.n	8004a86 <__lesf2+0x5e>
 8004a8c:	2001      	movs	r0, #1
 8004a8e:	4240      	negs	r0, r0
 8004a90:	e7f9      	b.n	8004a86 <__lesf2+0x5e>
 8004a92:	2c00      	cmp	r4, #0
 8004a94:	d1ef      	bne.n	8004a76 <__lesf2+0x4e>
 8004a96:	2d00      	cmp	r5, #0
 8004a98:	d1ed      	bne.n	8004a76 <__lesf2+0x4e>
 8004a9a:	e7ee      	b.n	8004a7a <__lesf2+0x52>
 8004a9c:	42a2      	cmp	r2, r4
 8004a9e:	dc05      	bgt.n	8004aac <__lesf2+0x84>
 8004aa0:	dbf2      	blt.n	8004a88 <__lesf2+0x60>
 8004aa2:	42ae      	cmp	r6, r5
 8004aa4:	d802      	bhi.n	8004aac <__lesf2+0x84>
 8004aa6:	d3ef      	bcc.n	8004a88 <__lesf2+0x60>
 8004aa8:	2000      	movs	r0, #0
 8004aaa:	e7ec      	b.n	8004a86 <__lesf2+0x5e>
 8004aac:	4241      	negs	r1, r0
 8004aae:	4141      	adcs	r1, r0
 8004ab0:	4248      	negs	r0, r1
 8004ab2:	2102      	movs	r1, #2
 8004ab4:	4008      	ands	r0, r1
 8004ab6:	3801      	subs	r0, #1
 8004ab8:	e7e5      	b.n	8004a86 <__lesf2+0x5e>
 8004aba:	46c0      	nop			; (mov r8, r8)

08004abc <__aeabi_fmul>:
 8004abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004abe:	4657      	mov	r7, sl
 8004ac0:	464e      	mov	r6, r9
 8004ac2:	4645      	mov	r5, r8
 8004ac4:	46de      	mov	lr, fp
 8004ac6:	0244      	lsls	r4, r0, #9
 8004ac8:	b5e0      	push	{r5, r6, r7, lr}
 8004aca:	0045      	lsls	r5, r0, #1
 8004acc:	1c0f      	adds	r7, r1, #0
 8004ace:	0a64      	lsrs	r4, r4, #9
 8004ad0:	0e2d      	lsrs	r5, r5, #24
 8004ad2:	0fc6      	lsrs	r6, r0, #31
 8004ad4:	2d00      	cmp	r5, #0
 8004ad6:	d047      	beq.n	8004b68 <__aeabi_fmul+0xac>
 8004ad8:	2dff      	cmp	r5, #255	; 0xff
 8004ada:	d04d      	beq.n	8004b78 <__aeabi_fmul+0xbc>
 8004adc:	2300      	movs	r3, #0
 8004ade:	2080      	movs	r0, #128	; 0x80
 8004ae0:	469a      	mov	sl, r3
 8004ae2:	469b      	mov	fp, r3
 8004ae4:	00e4      	lsls	r4, r4, #3
 8004ae6:	04c0      	lsls	r0, r0, #19
 8004ae8:	4304      	orrs	r4, r0
 8004aea:	3d7f      	subs	r5, #127	; 0x7f
 8004aec:	0278      	lsls	r0, r7, #9
 8004aee:	0a43      	lsrs	r3, r0, #9
 8004af0:	4699      	mov	r9, r3
 8004af2:	007a      	lsls	r2, r7, #1
 8004af4:	0ffb      	lsrs	r3, r7, #31
 8004af6:	4698      	mov	r8, r3
 8004af8:	0e12      	lsrs	r2, r2, #24
 8004afa:	464b      	mov	r3, r9
 8004afc:	d044      	beq.n	8004b88 <__aeabi_fmul+0xcc>
 8004afe:	2aff      	cmp	r2, #255	; 0xff
 8004b00:	d011      	beq.n	8004b26 <__aeabi_fmul+0x6a>
 8004b02:	00d8      	lsls	r0, r3, #3
 8004b04:	2380      	movs	r3, #128	; 0x80
 8004b06:	04db      	lsls	r3, r3, #19
 8004b08:	4303      	orrs	r3, r0
 8004b0a:	4699      	mov	r9, r3
 8004b0c:	2000      	movs	r0, #0
 8004b0e:	3a7f      	subs	r2, #127	; 0x7f
 8004b10:	18ad      	adds	r5, r5, r2
 8004b12:	4647      	mov	r7, r8
 8004b14:	4653      	mov	r3, sl
 8004b16:	4077      	eors	r7, r6
 8004b18:	1c69      	adds	r1, r5, #1
 8004b1a:	2b0f      	cmp	r3, #15
 8004b1c:	d83f      	bhi.n	8004b9e <__aeabi_fmul+0xe2>
 8004b1e:	4a72      	ldr	r2, [pc, #456]	; (8004ce8 <__aeabi_fmul+0x22c>)
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	58d3      	ldr	r3, [r2, r3]
 8004b24:	469f      	mov	pc, r3
 8004b26:	35ff      	adds	r5, #255	; 0xff
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d000      	beq.n	8004b2e <__aeabi_fmul+0x72>
 8004b2c:	e079      	b.n	8004c22 <__aeabi_fmul+0x166>
 8004b2e:	4652      	mov	r2, sl
 8004b30:	2302      	movs	r3, #2
 8004b32:	431a      	orrs	r2, r3
 8004b34:	4692      	mov	sl, r2
 8004b36:	2002      	movs	r0, #2
 8004b38:	e7eb      	b.n	8004b12 <__aeabi_fmul+0x56>
 8004b3a:	4647      	mov	r7, r8
 8004b3c:	464c      	mov	r4, r9
 8004b3e:	4683      	mov	fp, r0
 8004b40:	465b      	mov	r3, fp
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d028      	beq.n	8004b98 <__aeabi_fmul+0xdc>
 8004b46:	2b03      	cmp	r3, #3
 8004b48:	d100      	bne.n	8004b4c <__aeabi_fmul+0x90>
 8004b4a:	e0c6      	b.n	8004cda <__aeabi_fmul+0x21e>
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d14f      	bne.n	8004bf0 <__aeabi_fmul+0x134>
 8004b50:	2000      	movs	r0, #0
 8004b52:	2400      	movs	r4, #0
 8004b54:	05c0      	lsls	r0, r0, #23
 8004b56:	07ff      	lsls	r7, r7, #31
 8004b58:	4320      	orrs	r0, r4
 8004b5a:	4338      	orrs	r0, r7
 8004b5c:	bc3c      	pop	{r2, r3, r4, r5}
 8004b5e:	4690      	mov	r8, r2
 8004b60:	4699      	mov	r9, r3
 8004b62:	46a2      	mov	sl, r4
 8004b64:	46ab      	mov	fp, r5
 8004b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b68:	2c00      	cmp	r4, #0
 8004b6a:	d171      	bne.n	8004c50 <__aeabi_fmul+0x194>
 8004b6c:	2304      	movs	r3, #4
 8004b6e:	469a      	mov	sl, r3
 8004b70:	3b03      	subs	r3, #3
 8004b72:	2500      	movs	r5, #0
 8004b74:	469b      	mov	fp, r3
 8004b76:	e7b9      	b.n	8004aec <__aeabi_fmul+0x30>
 8004b78:	2c00      	cmp	r4, #0
 8004b7a:	d163      	bne.n	8004c44 <__aeabi_fmul+0x188>
 8004b7c:	2308      	movs	r3, #8
 8004b7e:	469a      	mov	sl, r3
 8004b80:	3b06      	subs	r3, #6
 8004b82:	25ff      	movs	r5, #255	; 0xff
 8004b84:	469b      	mov	fp, r3
 8004b86:	e7b1      	b.n	8004aec <__aeabi_fmul+0x30>
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d150      	bne.n	8004c2e <__aeabi_fmul+0x172>
 8004b8c:	4652      	mov	r2, sl
 8004b8e:	3301      	adds	r3, #1
 8004b90:	431a      	orrs	r2, r3
 8004b92:	4692      	mov	sl, r2
 8004b94:	2001      	movs	r0, #1
 8004b96:	e7bc      	b.n	8004b12 <__aeabi_fmul+0x56>
 8004b98:	20ff      	movs	r0, #255	; 0xff
 8004b9a:	2400      	movs	r4, #0
 8004b9c:	e7da      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004b9e:	4648      	mov	r0, r9
 8004ba0:	0c26      	lsrs	r6, r4, #16
 8004ba2:	0424      	lsls	r4, r4, #16
 8004ba4:	0c22      	lsrs	r2, r4, #16
 8004ba6:	0404      	lsls	r4, r0, #16
 8004ba8:	0c24      	lsrs	r4, r4, #16
 8004baa:	464b      	mov	r3, r9
 8004bac:	0020      	movs	r0, r4
 8004bae:	0c1b      	lsrs	r3, r3, #16
 8004bb0:	4350      	muls	r0, r2
 8004bb2:	4374      	muls	r4, r6
 8004bb4:	435a      	muls	r2, r3
 8004bb6:	435e      	muls	r6, r3
 8004bb8:	1912      	adds	r2, r2, r4
 8004bba:	0c03      	lsrs	r3, r0, #16
 8004bbc:	189b      	adds	r3, r3, r2
 8004bbe:	429c      	cmp	r4, r3
 8004bc0:	d903      	bls.n	8004bca <__aeabi_fmul+0x10e>
 8004bc2:	2280      	movs	r2, #128	; 0x80
 8004bc4:	0252      	lsls	r2, r2, #9
 8004bc6:	4694      	mov	ip, r2
 8004bc8:	4466      	add	r6, ip
 8004bca:	0400      	lsls	r0, r0, #16
 8004bcc:	041a      	lsls	r2, r3, #16
 8004bce:	0c00      	lsrs	r0, r0, #16
 8004bd0:	1812      	adds	r2, r2, r0
 8004bd2:	0194      	lsls	r4, r2, #6
 8004bd4:	1e60      	subs	r0, r4, #1
 8004bd6:	4184      	sbcs	r4, r0
 8004bd8:	0c1b      	lsrs	r3, r3, #16
 8004bda:	0e92      	lsrs	r2, r2, #26
 8004bdc:	199b      	adds	r3, r3, r6
 8004bde:	4314      	orrs	r4, r2
 8004be0:	019b      	lsls	r3, r3, #6
 8004be2:	431c      	orrs	r4, r3
 8004be4:	011b      	lsls	r3, r3, #4
 8004be6:	d572      	bpl.n	8004cce <__aeabi_fmul+0x212>
 8004be8:	2001      	movs	r0, #1
 8004bea:	0863      	lsrs	r3, r4, #1
 8004bec:	4004      	ands	r4, r0
 8004bee:	431c      	orrs	r4, r3
 8004bf0:	0008      	movs	r0, r1
 8004bf2:	307f      	adds	r0, #127	; 0x7f
 8004bf4:	2800      	cmp	r0, #0
 8004bf6:	dd3c      	ble.n	8004c72 <__aeabi_fmul+0x1b6>
 8004bf8:	0763      	lsls	r3, r4, #29
 8004bfa:	d004      	beq.n	8004c06 <__aeabi_fmul+0x14a>
 8004bfc:	230f      	movs	r3, #15
 8004bfe:	4023      	ands	r3, r4
 8004c00:	2b04      	cmp	r3, #4
 8004c02:	d000      	beq.n	8004c06 <__aeabi_fmul+0x14a>
 8004c04:	3404      	adds	r4, #4
 8004c06:	0123      	lsls	r3, r4, #4
 8004c08:	d503      	bpl.n	8004c12 <__aeabi_fmul+0x156>
 8004c0a:	3180      	adds	r1, #128	; 0x80
 8004c0c:	0008      	movs	r0, r1
 8004c0e:	4b37      	ldr	r3, [pc, #220]	; (8004cec <__aeabi_fmul+0x230>)
 8004c10:	401c      	ands	r4, r3
 8004c12:	28fe      	cmp	r0, #254	; 0xfe
 8004c14:	dcc0      	bgt.n	8004b98 <__aeabi_fmul+0xdc>
 8004c16:	01a4      	lsls	r4, r4, #6
 8004c18:	0a64      	lsrs	r4, r4, #9
 8004c1a:	b2c0      	uxtb	r0, r0
 8004c1c:	e79a      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004c1e:	0037      	movs	r7, r6
 8004c20:	e78e      	b.n	8004b40 <__aeabi_fmul+0x84>
 8004c22:	4652      	mov	r2, sl
 8004c24:	2303      	movs	r3, #3
 8004c26:	431a      	orrs	r2, r3
 8004c28:	4692      	mov	sl, r2
 8004c2a:	2003      	movs	r0, #3
 8004c2c:	e771      	b.n	8004b12 <__aeabi_fmul+0x56>
 8004c2e:	4648      	mov	r0, r9
 8004c30:	f002 f982 	bl	8006f38 <__clzsi2>
 8004c34:	464a      	mov	r2, r9
 8004c36:	1f43      	subs	r3, r0, #5
 8004c38:	409a      	lsls	r2, r3
 8004c3a:	1a2d      	subs	r5, r5, r0
 8004c3c:	4691      	mov	r9, r2
 8004c3e:	2000      	movs	r0, #0
 8004c40:	3d76      	subs	r5, #118	; 0x76
 8004c42:	e766      	b.n	8004b12 <__aeabi_fmul+0x56>
 8004c44:	230c      	movs	r3, #12
 8004c46:	469a      	mov	sl, r3
 8004c48:	3b09      	subs	r3, #9
 8004c4a:	25ff      	movs	r5, #255	; 0xff
 8004c4c:	469b      	mov	fp, r3
 8004c4e:	e74d      	b.n	8004aec <__aeabi_fmul+0x30>
 8004c50:	0020      	movs	r0, r4
 8004c52:	f002 f971 	bl	8006f38 <__clzsi2>
 8004c56:	2576      	movs	r5, #118	; 0x76
 8004c58:	1f43      	subs	r3, r0, #5
 8004c5a:	409c      	lsls	r4, r3
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	426d      	negs	r5, r5
 8004c60:	469a      	mov	sl, r3
 8004c62:	469b      	mov	fp, r3
 8004c64:	1a2d      	subs	r5, r5, r0
 8004c66:	e741      	b.n	8004aec <__aeabi_fmul+0x30>
 8004c68:	2480      	movs	r4, #128	; 0x80
 8004c6a:	2700      	movs	r7, #0
 8004c6c:	20ff      	movs	r0, #255	; 0xff
 8004c6e:	03e4      	lsls	r4, r4, #15
 8004c70:	e770      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004c72:	2301      	movs	r3, #1
 8004c74:	1a1b      	subs	r3, r3, r0
 8004c76:	2b1b      	cmp	r3, #27
 8004c78:	dd00      	ble.n	8004c7c <__aeabi_fmul+0x1c0>
 8004c7a:	e769      	b.n	8004b50 <__aeabi_fmul+0x94>
 8004c7c:	319e      	adds	r1, #158	; 0x9e
 8004c7e:	0020      	movs	r0, r4
 8004c80:	408c      	lsls	r4, r1
 8004c82:	40d8      	lsrs	r0, r3
 8004c84:	1e63      	subs	r3, r4, #1
 8004c86:	419c      	sbcs	r4, r3
 8004c88:	4304      	orrs	r4, r0
 8004c8a:	0763      	lsls	r3, r4, #29
 8004c8c:	d004      	beq.n	8004c98 <__aeabi_fmul+0x1dc>
 8004c8e:	230f      	movs	r3, #15
 8004c90:	4023      	ands	r3, r4
 8004c92:	2b04      	cmp	r3, #4
 8004c94:	d000      	beq.n	8004c98 <__aeabi_fmul+0x1dc>
 8004c96:	3404      	adds	r4, #4
 8004c98:	0163      	lsls	r3, r4, #5
 8004c9a:	d51a      	bpl.n	8004cd2 <__aeabi_fmul+0x216>
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	2400      	movs	r4, #0
 8004ca0:	e758      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004ca2:	2080      	movs	r0, #128	; 0x80
 8004ca4:	03c0      	lsls	r0, r0, #15
 8004ca6:	4204      	tst	r4, r0
 8004ca8:	d009      	beq.n	8004cbe <__aeabi_fmul+0x202>
 8004caa:	464b      	mov	r3, r9
 8004cac:	4203      	tst	r3, r0
 8004cae:	d106      	bne.n	8004cbe <__aeabi_fmul+0x202>
 8004cb0:	464c      	mov	r4, r9
 8004cb2:	4304      	orrs	r4, r0
 8004cb4:	0264      	lsls	r4, r4, #9
 8004cb6:	4647      	mov	r7, r8
 8004cb8:	20ff      	movs	r0, #255	; 0xff
 8004cba:	0a64      	lsrs	r4, r4, #9
 8004cbc:	e74a      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004cbe:	2080      	movs	r0, #128	; 0x80
 8004cc0:	03c0      	lsls	r0, r0, #15
 8004cc2:	4304      	orrs	r4, r0
 8004cc4:	0264      	lsls	r4, r4, #9
 8004cc6:	0037      	movs	r7, r6
 8004cc8:	20ff      	movs	r0, #255	; 0xff
 8004cca:	0a64      	lsrs	r4, r4, #9
 8004ccc:	e742      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004cce:	0029      	movs	r1, r5
 8004cd0:	e78e      	b.n	8004bf0 <__aeabi_fmul+0x134>
 8004cd2:	01a4      	lsls	r4, r4, #6
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	0a64      	lsrs	r4, r4, #9
 8004cd8:	e73c      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004cda:	2080      	movs	r0, #128	; 0x80
 8004cdc:	03c0      	lsls	r0, r0, #15
 8004cde:	4304      	orrs	r4, r0
 8004ce0:	0264      	lsls	r4, r4, #9
 8004ce2:	20ff      	movs	r0, #255	; 0xff
 8004ce4:	0a64      	lsrs	r4, r4, #9
 8004ce6:	e735      	b.n	8004b54 <__aeabi_fmul+0x98>
 8004ce8:	080128c0 	.word	0x080128c0
 8004cec:	f7ffffff 	.word	0xf7ffffff

08004cf0 <__aeabi_fsub>:
 8004cf0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cf2:	4646      	mov	r6, r8
 8004cf4:	46d6      	mov	lr, sl
 8004cf6:	464f      	mov	r7, r9
 8004cf8:	0243      	lsls	r3, r0, #9
 8004cfa:	0a5b      	lsrs	r3, r3, #9
 8004cfc:	00da      	lsls	r2, r3, #3
 8004cfe:	4694      	mov	ip, r2
 8004d00:	024a      	lsls	r2, r1, #9
 8004d02:	b5c0      	push	{r6, r7, lr}
 8004d04:	0044      	lsls	r4, r0, #1
 8004d06:	0a56      	lsrs	r6, r2, #9
 8004d08:	1c05      	adds	r5, r0, #0
 8004d0a:	46b0      	mov	r8, r6
 8004d0c:	0e24      	lsrs	r4, r4, #24
 8004d0e:	004e      	lsls	r6, r1, #1
 8004d10:	0992      	lsrs	r2, r2, #6
 8004d12:	001f      	movs	r7, r3
 8004d14:	0020      	movs	r0, r4
 8004d16:	4692      	mov	sl, r2
 8004d18:	0fed      	lsrs	r5, r5, #31
 8004d1a:	0e36      	lsrs	r6, r6, #24
 8004d1c:	0fc9      	lsrs	r1, r1, #31
 8004d1e:	2eff      	cmp	r6, #255	; 0xff
 8004d20:	d100      	bne.n	8004d24 <__aeabi_fsub+0x34>
 8004d22:	e07f      	b.n	8004e24 <__aeabi_fsub+0x134>
 8004d24:	2201      	movs	r2, #1
 8004d26:	4051      	eors	r1, r2
 8004d28:	428d      	cmp	r5, r1
 8004d2a:	d051      	beq.n	8004dd0 <__aeabi_fsub+0xe0>
 8004d2c:	1ba2      	subs	r2, r4, r6
 8004d2e:	4691      	mov	r9, r2
 8004d30:	2a00      	cmp	r2, #0
 8004d32:	dc00      	bgt.n	8004d36 <__aeabi_fsub+0x46>
 8004d34:	e07e      	b.n	8004e34 <__aeabi_fsub+0x144>
 8004d36:	2e00      	cmp	r6, #0
 8004d38:	d100      	bne.n	8004d3c <__aeabi_fsub+0x4c>
 8004d3a:	e099      	b.n	8004e70 <__aeabi_fsub+0x180>
 8004d3c:	2cff      	cmp	r4, #255	; 0xff
 8004d3e:	d100      	bne.n	8004d42 <__aeabi_fsub+0x52>
 8004d40:	e08c      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8004d42:	2380      	movs	r3, #128	; 0x80
 8004d44:	4652      	mov	r2, sl
 8004d46:	04db      	lsls	r3, r3, #19
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	4692      	mov	sl, r2
 8004d4c:	464a      	mov	r2, r9
 8004d4e:	2301      	movs	r3, #1
 8004d50:	2a1b      	cmp	r2, #27
 8004d52:	dc08      	bgt.n	8004d66 <__aeabi_fsub+0x76>
 8004d54:	4653      	mov	r3, sl
 8004d56:	2120      	movs	r1, #32
 8004d58:	40d3      	lsrs	r3, r2
 8004d5a:	1a89      	subs	r1, r1, r2
 8004d5c:	4652      	mov	r2, sl
 8004d5e:	408a      	lsls	r2, r1
 8004d60:	1e51      	subs	r1, r2, #1
 8004d62:	418a      	sbcs	r2, r1
 8004d64:	4313      	orrs	r3, r2
 8004d66:	4662      	mov	r2, ip
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	015a      	lsls	r2, r3, #5
 8004d6c:	d400      	bmi.n	8004d70 <__aeabi_fsub+0x80>
 8004d6e:	e0f3      	b.n	8004f58 <__aeabi_fsub+0x268>
 8004d70:	019b      	lsls	r3, r3, #6
 8004d72:	099e      	lsrs	r6, r3, #6
 8004d74:	0030      	movs	r0, r6
 8004d76:	f002 f8df 	bl	8006f38 <__clzsi2>
 8004d7a:	3805      	subs	r0, #5
 8004d7c:	4086      	lsls	r6, r0
 8004d7e:	4284      	cmp	r4, r0
 8004d80:	dd00      	ble.n	8004d84 <__aeabi_fsub+0x94>
 8004d82:	e0f7      	b.n	8004f74 <__aeabi_fsub+0x284>
 8004d84:	0032      	movs	r2, r6
 8004d86:	1b04      	subs	r4, r0, r4
 8004d88:	2020      	movs	r0, #32
 8004d8a:	3401      	adds	r4, #1
 8004d8c:	40e2      	lsrs	r2, r4
 8004d8e:	1b04      	subs	r4, r0, r4
 8004d90:	40a6      	lsls	r6, r4
 8004d92:	0033      	movs	r3, r6
 8004d94:	1e5e      	subs	r6, r3, #1
 8004d96:	41b3      	sbcs	r3, r6
 8004d98:	2400      	movs	r4, #0
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	075a      	lsls	r2, r3, #29
 8004d9e:	d004      	beq.n	8004daa <__aeabi_fsub+0xba>
 8004da0:	220f      	movs	r2, #15
 8004da2:	401a      	ands	r2, r3
 8004da4:	2a04      	cmp	r2, #4
 8004da6:	d000      	beq.n	8004daa <__aeabi_fsub+0xba>
 8004da8:	3304      	adds	r3, #4
 8004daa:	015a      	lsls	r2, r3, #5
 8004dac:	d400      	bmi.n	8004db0 <__aeabi_fsub+0xc0>
 8004dae:	e0d6      	b.n	8004f5e <__aeabi_fsub+0x26e>
 8004db0:	1c62      	adds	r2, r4, #1
 8004db2:	2cfe      	cmp	r4, #254	; 0xfe
 8004db4:	d100      	bne.n	8004db8 <__aeabi_fsub+0xc8>
 8004db6:	e0da      	b.n	8004f6e <__aeabi_fsub+0x27e>
 8004db8:	019b      	lsls	r3, r3, #6
 8004dba:	0a5f      	lsrs	r7, r3, #9
 8004dbc:	b2d0      	uxtb	r0, r2
 8004dbe:	05c0      	lsls	r0, r0, #23
 8004dc0:	4338      	orrs	r0, r7
 8004dc2:	07ed      	lsls	r5, r5, #31
 8004dc4:	4328      	orrs	r0, r5
 8004dc6:	bc1c      	pop	{r2, r3, r4}
 8004dc8:	4690      	mov	r8, r2
 8004dca:	4699      	mov	r9, r3
 8004dcc:	46a2      	mov	sl, r4
 8004dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dd0:	1ba2      	subs	r2, r4, r6
 8004dd2:	4691      	mov	r9, r2
 8004dd4:	2a00      	cmp	r2, #0
 8004dd6:	dd63      	ble.n	8004ea0 <__aeabi_fsub+0x1b0>
 8004dd8:	2e00      	cmp	r6, #0
 8004dda:	d100      	bne.n	8004dde <__aeabi_fsub+0xee>
 8004ddc:	e099      	b.n	8004f12 <__aeabi_fsub+0x222>
 8004dde:	2cff      	cmp	r4, #255	; 0xff
 8004de0:	d03c      	beq.n	8004e5c <__aeabi_fsub+0x16c>
 8004de2:	2380      	movs	r3, #128	; 0x80
 8004de4:	4652      	mov	r2, sl
 8004de6:	04db      	lsls	r3, r3, #19
 8004de8:	431a      	orrs	r2, r3
 8004dea:	4692      	mov	sl, r2
 8004dec:	464a      	mov	r2, r9
 8004dee:	2301      	movs	r3, #1
 8004df0:	2a1b      	cmp	r2, #27
 8004df2:	dc08      	bgt.n	8004e06 <__aeabi_fsub+0x116>
 8004df4:	4653      	mov	r3, sl
 8004df6:	2120      	movs	r1, #32
 8004df8:	40d3      	lsrs	r3, r2
 8004dfa:	1a89      	subs	r1, r1, r2
 8004dfc:	4652      	mov	r2, sl
 8004dfe:	408a      	lsls	r2, r1
 8004e00:	1e51      	subs	r1, r2, #1
 8004e02:	418a      	sbcs	r2, r1
 8004e04:	4313      	orrs	r3, r2
 8004e06:	4463      	add	r3, ip
 8004e08:	015a      	lsls	r2, r3, #5
 8004e0a:	d400      	bmi.n	8004e0e <__aeabi_fsub+0x11e>
 8004e0c:	e0a4      	b.n	8004f58 <__aeabi_fsub+0x268>
 8004e0e:	3401      	adds	r4, #1
 8004e10:	2cff      	cmp	r4, #255	; 0xff
 8004e12:	d100      	bne.n	8004e16 <__aeabi_fsub+0x126>
 8004e14:	e0ab      	b.n	8004f6e <__aeabi_fsub+0x27e>
 8004e16:	2201      	movs	r2, #1
 8004e18:	4997      	ldr	r1, [pc, #604]	; (8005078 <__aeabi_fsub+0x388>)
 8004e1a:	401a      	ands	r2, r3
 8004e1c:	085b      	lsrs	r3, r3, #1
 8004e1e:	400b      	ands	r3, r1
 8004e20:	4313      	orrs	r3, r2
 8004e22:	e7bb      	b.n	8004d9c <__aeabi_fsub+0xac>
 8004e24:	2a00      	cmp	r2, #0
 8004e26:	d032      	beq.n	8004e8e <__aeabi_fsub+0x19e>
 8004e28:	428d      	cmp	r5, r1
 8004e2a:	d035      	beq.n	8004e98 <__aeabi_fsub+0x1a8>
 8004e2c:	22ff      	movs	r2, #255	; 0xff
 8004e2e:	4252      	negs	r2, r2
 8004e30:	4691      	mov	r9, r2
 8004e32:	44a1      	add	r9, r4
 8004e34:	464a      	mov	r2, r9
 8004e36:	2a00      	cmp	r2, #0
 8004e38:	d051      	beq.n	8004ede <__aeabi_fsub+0x1ee>
 8004e3a:	1b30      	subs	r0, r6, r4
 8004e3c:	2c00      	cmp	r4, #0
 8004e3e:	d000      	beq.n	8004e42 <__aeabi_fsub+0x152>
 8004e40:	e09c      	b.n	8004f7c <__aeabi_fsub+0x28c>
 8004e42:	4663      	mov	r3, ip
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d100      	bne.n	8004e4a <__aeabi_fsub+0x15a>
 8004e48:	e0df      	b.n	800500a <__aeabi_fsub+0x31a>
 8004e4a:	3801      	subs	r0, #1
 8004e4c:	2800      	cmp	r0, #0
 8004e4e:	d100      	bne.n	8004e52 <__aeabi_fsub+0x162>
 8004e50:	e0f7      	b.n	8005042 <__aeabi_fsub+0x352>
 8004e52:	2eff      	cmp	r6, #255	; 0xff
 8004e54:	d000      	beq.n	8004e58 <__aeabi_fsub+0x168>
 8004e56:	e099      	b.n	8004f8c <__aeabi_fsub+0x29c>
 8004e58:	000d      	movs	r5, r1
 8004e5a:	4643      	mov	r3, r8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d100      	bne.n	8004e62 <__aeabi_fsub+0x172>
 8004e60:	e085      	b.n	8004f6e <__aeabi_fsub+0x27e>
 8004e62:	2780      	movs	r7, #128	; 0x80
 8004e64:	03ff      	lsls	r7, r7, #15
 8004e66:	431f      	orrs	r7, r3
 8004e68:	027f      	lsls	r7, r7, #9
 8004e6a:	20ff      	movs	r0, #255	; 0xff
 8004e6c:	0a7f      	lsrs	r7, r7, #9
 8004e6e:	e7a6      	b.n	8004dbe <__aeabi_fsub+0xce>
 8004e70:	4652      	mov	r2, sl
 8004e72:	2a00      	cmp	r2, #0
 8004e74:	d074      	beq.n	8004f60 <__aeabi_fsub+0x270>
 8004e76:	2201      	movs	r2, #1
 8004e78:	4252      	negs	r2, r2
 8004e7a:	4690      	mov	r8, r2
 8004e7c:	44c1      	add	r9, r8
 8004e7e:	464a      	mov	r2, r9
 8004e80:	2a00      	cmp	r2, #0
 8004e82:	d100      	bne.n	8004e86 <__aeabi_fsub+0x196>
 8004e84:	e0c8      	b.n	8005018 <__aeabi_fsub+0x328>
 8004e86:	2cff      	cmp	r4, #255	; 0xff
 8004e88:	d000      	beq.n	8004e8c <__aeabi_fsub+0x19c>
 8004e8a:	e75f      	b.n	8004d4c <__aeabi_fsub+0x5c>
 8004e8c:	e7e6      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8004e8e:	2201      	movs	r2, #1
 8004e90:	4051      	eors	r1, r2
 8004e92:	42a9      	cmp	r1, r5
 8004e94:	d000      	beq.n	8004e98 <__aeabi_fsub+0x1a8>
 8004e96:	e749      	b.n	8004d2c <__aeabi_fsub+0x3c>
 8004e98:	22ff      	movs	r2, #255	; 0xff
 8004e9a:	4252      	negs	r2, r2
 8004e9c:	4691      	mov	r9, r2
 8004e9e:	44a1      	add	r9, r4
 8004ea0:	464a      	mov	r2, r9
 8004ea2:	2a00      	cmp	r2, #0
 8004ea4:	d043      	beq.n	8004f2e <__aeabi_fsub+0x23e>
 8004ea6:	1b31      	subs	r1, r6, r4
 8004ea8:	2c00      	cmp	r4, #0
 8004eaa:	d100      	bne.n	8004eae <__aeabi_fsub+0x1be>
 8004eac:	e08c      	b.n	8004fc8 <__aeabi_fsub+0x2d8>
 8004eae:	2eff      	cmp	r6, #255	; 0xff
 8004eb0:	d100      	bne.n	8004eb4 <__aeabi_fsub+0x1c4>
 8004eb2:	e092      	b.n	8004fda <__aeabi_fsub+0x2ea>
 8004eb4:	2380      	movs	r3, #128	; 0x80
 8004eb6:	4662      	mov	r2, ip
 8004eb8:	04db      	lsls	r3, r3, #19
 8004eba:	431a      	orrs	r2, r3
 8004ebc:	4694      	mov	ip, r2
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	291b      	cmp	r1, #27
 8004ec2:	dc09      	bgt.n	8004ed8 <__aeabi_fsub+0x1e8>
 8004ec4:	2020      	movs	r0, #32
 8004ec6:	4663      	mov	r3, ip
 8004ec8:	4662      	mov	r2, ip
 8004eca:	40cb      	lsrs	r3, r1
 8004ecc:	1a41      	subs	r1, r0, r1
 8004ece:	408a      	lsls	r2, r1
 8004ed0:	0011      	movs	r1, r2
 8004ed2:	1e48      	subs	r0, r1, #1
 8004ed4:	4181      	sbcs	r1, r0
 8004ed6:	430b      	orrs	r3, r1
 8004ed8:	0034      	movs	r4, r6
 8004eda:	4453      	add	r3, sl
 8004edc:	e794      	b.n	8004e08 <__aeabi_fsub+0x118>
 8004ede:	22fe      	movs	r2, #254	; 0xfe
 8004ee0:	1c66      	adds	r6, r4, #1
 8004ee2:	4232      	tst	r2, r6
 8004ee4:	d164      	bne.n	8004fb0 <__aeabi_fsub+0x2c0>
 8004ee6:	2c00      	cmp	r4, #0
 8004ee8:	d000      	beq.n	8004eec <__aeabi_fsub+0x1fc>
 8004eea:	e082      	b.n	8004ff2 <__aeabi_fsub+0x302>
 8004eec:	4663      	mov	r3, ip
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d100      	bne.n	8004ef4 <__aeabi_fsub+0x204>
 8004ef2:	e0ab      	b.n	800504c <__aeabi_fsub+0x35c>
 8004ef4:	4653      	mov	r3, sl
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d100      	bne.n	8004efc <__aeabi_fsub+0x20c>
 8004efa:	e760      	b.n	8004dbe <__aeabi_fsub+0xce>
 8004efc:	4663      	mov	r3, ip
 8004efe:	4652      	mov	r2, sl
 8004f00:	1a9b      	subs	r3, r3, r2
 8004f02:	015a      	lsls	r2, r3, #5
 8004f04:	d400      	bmi.n	8004f08 <__aeabi_fsub+0x218>
 8004f06:	e0aa      	b.n	800505e <__aeabi_fsub+0x36e>
 8004f08:	4663      	mov	r3, ip
 8004f0a:	4652      	mov	r2, sl
 8004f0c:	000d      	movs	r5, r1
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	e744      	b.n	8004d9c <__aeabi_fsub+0xac>
 8004f12:	4652      	mov	r2, sl
 8004f14:	2a00      	cmp	r2, #0
 8004f16:	d023      	beq.n	8004f60 <__aeabi_fsub+0x270>
 8004f18:	2201      	movs	r2, #1
 8004f1a:	4252      	negs	r2, r2
 8004f1c:	4690      	mov	r8, r2
 8004f1e:	44c1      	add	r9, r8
 8004f20:	464a      	mov	r2, r9
 8004f22:	2a00      	cmp	r2, #0
 8004f24:	d075      	beq.n	8005012 <__aeabi_fsub+0x322>
 8004f26:	2cff      	cmp	r4, #255	; 0xff
 8004f28:	d000      	beq.n	8004f2c <__aeabi_fsub+0x23c>
 8004f2a:	e75f      	b.n	8004dec <__aeabi_fsub+0xfc>
 8004f2c:	e796      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8004f2e:	26fe      	movs	r6, #254	; 0xfe
 8004f30:	3401      	adds	r4, #1
 8004f32:	4226      	tst	r6, r4
 8004f34:	d153      	bne.n	8004fde <__aeabi_fsub+0x2ee>
 8004f36:	2800      	cmp	r0, #0
 8004f38:	d172      	bne.n	8005020 <__aeabi_fsub+0x330>
 8004f3a:	4663      	mov	r3, ip
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d100      	bne.n	8004f42 <__aeabi_fsub+0x252>
 8004f40:	e093      	b.n	800506a <__aeabi_fsub+0x37a>
 8004f42:	4653      	mov	r3, sl
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d100      	bne.n	8004f4a <__aeabi_fsub+0x25a>
 8004f48:	e739      	b.n	8004dbe <__aeabi_fsub+0xce>
 8004f4a:	4463      	add	r3, ip
 8004f4c:	2400      	movs	r4, #0
 8004f4e:	015a      	lsls	r2, r3, #5
 8004f50:	d502      	bpl.n	8004f58 <__aeabi_fsub+0x268>
 8004f52:	4a4a      	ldr	r2, [pc, #296]	; (800507c <__aeabi_fsub+0x38c>)
 8004f54:	3401      	adds	r4, #1
 8004f56:	4013      	ands	r3, r2
 8004f58:	075a      	lsls	r2, r3, #29
 8004f5a:	d000      	beq.n	8004f5e <__aeabi_fsub+0x26e>
 8004f5c:	e720      	b.n	8004da0 <__aeabi_fsub+0xb0>
 8004f5e:	08db      	lsrs	r3, r3, #3
 8004f60:	2cff      	cmp	r4, #255	; 0xff
 8004f62:	d100      	bne.n	8004f66 <__aeabi_fsub+0x276>
 8004f64:	e77a      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8004f66:	025b      	lsls	r3, r3, #9
 8004f68:	0a5f      	lsrs	r7, r3, #9
 8004f6a:	b2e0      	uxtb	r0, r4
 8004f6c:	e727      	b.n	8004dbe <__aeabi_fsub+0xce>
 8004f6e:	20ff      	movs	r0, #255	; 0xff
 8004f70:	2700      	movs	r7, #0
 8004f72:	e724      	b.n	8004dbe <__aeabi_fsub+0xce>
 8004f74:	4b41      	ldr	r3, [pc, #260]	; (800507c <__aeabi_fsub+0x38c>)
 8004f76:	1a24      	subs	r4, r4, r0
 8004f78:	4033      	ands	r3, r6
 8004f7a:	e70f      	b.n	8004d9c <__aeabi_fsub+0xac>
 8004f7c:	2eff      	cmp	r6, #255	; 0xff
 8004f7e:	d100      	bne.n	8004f82 <__aeabi_fsub+0x292>
 8004f80:	e76a      	b.n	8004e58 <__aeabi_fsub+0x168>
 8004f82:	2380      	movs	r3, #128	; 0x80
 8004f84:	4662      	mov	r2, ip
 8004f86:	04db      	lsls	r3, r3, #19
 8004f88:	431a      	orrs	r2, r3
 8004f8a:	4694      	mov	ip, r2
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	281b      	cmp	r0, #27
 8004f90:	dc09      	bgt.n	8004fa6 <__aeabi_fsub+0x2b6>
 8004f92:	2420      	movs	r4, #32
 8004f94:	4663      	mov	r3, ip
 8004f96:	4662      	mov	r2, ip
 8004f98:	40c3      	lsrs	r3, r0
 8004f9a:	1a20      	subs	r0, r4, r0
 8004f9c:	4082      	lsls	r2, r0
 8004f9e:	0010      	movs	r0, r2
 8004fa0:	1e44      	subs	r4, r0, #1
 8004fa2:	41a0      	sbcs	r0, r4
 8004fa4:	4303      	orrs	r3, r0
 8004fa6:	4652      	mov	r2, sl
 8004fa8:	000d      	movs	r5, r1
 8004faa:	0034      	movs	r4, r6
 8004fac:	1ad3      	subs	r3, r2, r3
 8004fae:	e6dc      	b.n	8004d6a <__aeabi_fsub+0x7a>
 8004fb0:	4663      	mov	r3, ip
 8004fb2:	4652      	mov	r2, sl
 8004fb4:	1a9e      	subs	r6, r3, r2
 8004fb6:	0173      	lsls	r3, r6, #5
 8004fb8:	d417      	bmi.n	8004fea <__aeabi_fsub+0x2fa>
 8004fba:	2e00      	cmp	r6, #0
 8004fbc:	d000      	beq.n	8004fc0 <__aeabi_fsub+0x2d0>
 8004fbe:	e6d9      	b.n	8004d74 <__aeabi_fsub+0x84>
 8004fc0:	2500      	movs	r5, #0
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	2700      	movs	r7, #0
 8004fc6:	e6fa      	b.n	8004dbe <__aeabi_fsub+0xce>
 8004fc8:	4663      	mov	r3, ip
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d044      	beq.n	8005058 <__aeabi_fsub+0x368>
 8004fce:	3901      	subs	r1, #1
 8004fd0:	2900      	cmp	r1, #0
 8004fd2:	d04c      	beq.n	800506e <__aeabi_fsub+0x37e>
 8004fd4:	2eff      	cmp	r6, #255	; 0xff
 8004fd6:	d000      	beq.n	8004fda <__aeabi_fsub+0x2ea>
 8004fd8:	e771      	b.n	8004ebe <__aeabi_fsub+0x1ce>
 8004fda:	4643      	mov	r3, r8
 8004fdc:	e73e      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8004fde:	2cff      	cmp	r4, #255	; 0xff
 8004fe0:	d0c5      	beq.n	8004f6e <__aeabi_fsub+0x27e>
 8004fe2:	4652      	mov	r2, sl
 8004fe4:	4462      	add	r2, ip
 8004fe6:	0853      	lsrs	r3, r2, #1
 8004fe8:	e7b6      	b.n	8004f58 <__aeabi_fsub+0x268>
 8004fea:	4663      	mov	r3, ip
 8004fec:	000d      	movs	r5, r1
 8004fee:	1ad6      	subs	r6, r2, r3
 8004ff0:	e6c0      	b.n	8004d74 <__aeabi_fsub+0x84>
 8004ff2:	4662      	mov	r2, ip
 8004ff4:	2a00      	cmp	r2, #0
 8004ff6:	d116      	bne.n	8005026 <__aeabi_fsub+0x336>
 8004ff8:	4653      	mov	r3, sl
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d000      	beq.n	8005000 <__aeabi_fsub+0x310>
 8004ffe:	e72b      	b.n	8004e58 <__aeabi_fsub+0x168>
 8005000:	2780      	movs	r7, #128	; 0x80
 8005002:	2500      	movs	r5, #0
 8005004:	20ff      	movs	r0, #255	; 0xff
 8005006:	03ff      	lsls	r7, r7, #15
 8005008:	e6d9      	b.n	8004dbe <__aeabi_fsub+0xce>
 800500a:	000d      	movs	r5, r1
 800500c:	4643      	mov	r3, r8
 800500e:	0034      	movs	r4, r6
 8005010:	e7a6      	b.n	8004f60 <__aeabi_fsub+0x270>
 8005012:	4653      	mov	r3, sl
 8005014:	4463      	add	r3, ip
 8005016:	e6f7      	b.n	8004e08 <__aeabi_fsub+0x118>
 8005018:	4663      	mov	r3, ip
 800501a:	4652      	mov	r2, sl
 800501c:	1a9b      	subs	r3, r3, r2
 800501e:	e6a4      	b.n	8004d6a <__aeabi_fsub+0x7a>
 8005020:	4662      	mov	r2, ip
 8005022:	2a00      	cmp	r2, #0
 8005024:	d0d9      	beq.n	8004fda <__aeabi_fsub+0x2ea>
 8005026:	4652      	mov	r2, sl
 8005028:	2a00      	cmp	r2, #0
 800502a:	d100      	bne.n	800502e <__aeabi_fsub+0x33e>
 800502c:	e716      	b.n	8004e5c <__aeabi_fsub+0x16c>
 800502e:	2280      	movs	r2, #128	; 0x80
 8005030:	03d2      	lsls	r2, r2, #15
 8005032:	4213      	tst	r3, r2
 8005034:	d100      	bne.n	8005038 <__aeabi_fsub+0x348>
 8005036:	e711      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8005038:	4640      	mov	r0, r8
 800503a:	4210      	tst	r0, r2
 800503c:	d000      	beq.n	8005040 <__aeabi_fsub+0x350>
 800503e:	e70d      	b.n	8004e5c <__aeabi_fsub+0x16c>
 8005040:	e70a      	b.n	8004e58 <__aeabi_fsub+0x168>
 8005042:	4652      	mov	r2, sl
 8005044:	000d      	movs	r5, r1
 8005046:	0034      	movs	r4, r6
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	e68e      	b.n	8004d6a <__aeabi_fsub+0x7a>
 800504c:	4653      	mov	r3, sl
 800504e:	2b00      	cmp	r3, #0
 8005050:	d008      	beq.n	8005064 <__aeabi_fsub+0x374>
 8005052:	000d      	movs	r5, r1
 8005054:	4647      	mov	r7, r8
 8005056:	e6b2      	b.n	8004dbe <__aeabi_fsub+0xce>
 8005058:	4643      	mov	r3, r8
 800505a:	0034      	movs	r4, r6
 800505c:	e780      	b.n	8004f60 <__aeabi_fsub+0x270>
 800505e:	2b00      	cmp	r3, #0
 8005060:	d000      	beq.n	8005064 <__aeabi_fsub+0x374>
 8005062:	e779      	b.n	8004f58 <__aeabi_fsub+0x268>
 8005064:	2500      	movs	r5, #0
 8005066:	2700      	movs	r7, #0
 8005068:	e6a9      	b.n	8004dbe <__aeabi_fsub+0xce>
 800506a:	4647      	mov	r7, r8
 800506c:	e6a7      	b.n	8004dbe <__aeabi_fsub+0xce>
 800506e:	4653      	mov	r3, sl
 8005070:	0034      	movs	r4, r6
 8005072:	4463      	add	r3, ip
 8005074:	e6c8      	b.n	8004e08 <__aeabi_fsub+0x118>
 8005076:	46c0      	nop			; (mov r8, r8)
 8005078:	7dffffff 	.word	0x7dffffff
 800507c:	fbffffff 	.word	0xfbffffff

08005080 <__aeabi_fcmpun>:
 8005080:	0242      	lsls	r2, r0, #9
 8005082:	024b      	lsls	r3, r1, #9
 8005084:	0040      	lsls	r0, r0, #1
 8005086:	0049      	lsls	r1, r1, #1
 8005088:	0a52      	lsrs	r2, r2, #9
 800508a:	0a5b      	lsrs	r3, r3, #9
 800508c:	0e09      	lsrs	r1, r1, #24
 800508e:	0e00      	lsrs	r0, r0, #24
 8005090:	28ff      	cmp	r0, #255	; 0xff
 8005092:	d006      	beq.n	80050a2 <__aeabi_fcmpun+0x22>
 8005094:	2000      	movs	r0, #0
 8005096:	29ff      	cmp	r1, #255	; 0xff
 8005098:	d102      	bne.n	80050a0 <__aeabi_fcmpun+0x20>
 800509a:	0018      	movs	r0, r3
 800509c:	1e43      	subs	r3, r0, #1
 800509e:	4198      	sbcs	r0, r3
 80050a0:	4770      	bx	lr
 80050a2:	38fe      	subs	r0, #254	; 0xfe
 80050a4:	2a00      	cmp	r2, #0
 80050a6:	d1fb      	bne.n	80050a0 <__aeabi_fcmpun+0x20>
 80050a8:	e7f4      	b.n	8005094 <__aeabi_fcmpun+0x14>
 80050aa:	46c0      	nop			; (mov r8, r8)

080050ac <__aeabi_f2iz>:
 80050ac:	0241      	lsls	r1, r0, #9
 80050ae:	0042      	lsls	r2, r0, #1
 80050b0:	0fc3      	lsrs	r3, r0, #31
 80050b2:	0a49      	lsrs	r1, r1, #9
 80050b4:	2000      	movs	r0, #0
 80050b6:	0e12      	lsrs	r2, r2, #24
 80050b8:	2a7e      	cmp	r2, #126	; 0x7e
 80050ba:	d903      	bls.n	80050c4 <__aeabi_f2iz+0x18>
 80050bc:	2a9d      	cmp	r2, #157	; 0x9d
 80050be:	d902      	bls.n	80050c6 <__aeabi_f2iz+0x1a>
 80050c0:	4a09      	ldr	r2, [pc, #36]	; (80050e8 <__aeabi_f2iz+0x3c>)
 80050c2:	1898      	adds	r0, r3, r2
 80050c4:	4770      	bx	lr
 80050c6:	2080      	movs	r0, #128	; 0x80
 80050c8:	0400      	lsls	r0, r0, #16
 80050ca:	4301      	orrs	r1, r0
 80050cc:	2a95      	cmp	r2, #149	; 0x95
 80050ce:	dc07      	bgt.n	80050e0 <__aeabi_f2iz+0x34>
 80050d0:	2096      	movs	r0, #150	; 0x96
 80050d2:	1a82      	subs	r2, r0, r2
 80050d4:	40d1      	lsrs	r1, r2
 80050d6:	4248      	negs	r0, r1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1f3      	bne.n	80050c4 <__aeabi_f2iz+0x18>
 80050dc:	0008      	movs	r0, r1
 80050de:	e7f1      	b.n	80050c4 <__aeabi_f2iz+0x18>
 80050e0:	3a96      	subs	r2, #150	; 0x96
 80050e2:	4091      	lsls	r1, r2
 80050e4:	e7f7      	b.n	80050d6 <__aeabi_f2iz+0x2a>
 80050e6:	46c0      	nop			; (mov r8, r8)
 80050e8:	7fffffff 	.word	0x7fffffff

080050ec <__aeabi_i2f>:
 80050ec:	b570      	push	{r4, r5, r6, lr}
 80050ee:	2800      	cmp	r0, #0
 80050f0:	d013      	beq.n	800511a <__aeabi_i2f+0x2e>
 80050f2:	17c3      	asrs	r3, r0, #31
 80050f4:	18c5      	adds	r5, r0, r3
 80050f6:	405d      	eors	r5, r3
 80050f8:	0fc4      	lsrs	r4, r0, #31
 80050fa:	0028      	movs	r0, r5
 80050fc:	f001 ff1c 	bl	8006f38 <__clzsi2>
 8005100:	239e      	movs	r3, #158	; 0x9e
 8005102:	0001      	movs	r1, r0
 8005104:	1a1b      	subs	r3, r3, r0
 8005106:	2b96      	cmp	r3, #150	; 0x96
 8005108:	dc0f      	bgt.n	800512a <__aeabi_i2f+0x3e>
 800510a:	2808      	cmp	r0, #8
 800510c:	dd01      	ble.n	8005112 <__aeabi_i2f+0x26>
 800510e:	3908      	subs	r1, #8
 8005110:	408d      	lsls	r5, r1
 8005112:	026d      	lsls	r5, r5, #9
 8005114:	0a6d      	lsrs	r5, r5, #9
 8005116:	b2d8      	uxtb	r0, r3
 8005118:	e002      	b.n	8005120 <__aeabi_i2f+0x34>
 800511a:	2400      	movs	r4, #0
 800511c:	2000      	movs	r0, #0
 800511e:	2500      	movs	r5, #0
 8005120:	05c0      	lsls	r0, r0, #23
 8005122:	4328      	orrs	r0, r5
 8005124:	07e4      	lsls	r4, r4, #31
 8005126:	4320      	orrs	r0, r4
 8005128:	bd70      	pop	{r4, r5, r6, pc}
 800512a:	2b99      	cmp	r3, #153	; 0x99
 800512c:	dd0b      	ble.n	8005146 <__aeabi_i2f+0x5a>
 800512e:	2205      	movs	r2, #5
 8005130:	002e      	movs	r6, r5
 8005132:	1a12      	subs	r2, r2, r0
 8005134:	40d6      	lsrs	r6, r2
 8005136:	0002      	movs	r2, r0
 8005138:	321b      	adds	r2, #27
 800513a:	4095      	lsls	r5, r2
 800513c:	0028      	movs	r0, r5
 800513e:	1e45      	subs	r5, r0, #1
 8005140:	41a8      	sbcs	r0, r5
 8005142:	0035      	movs	r5, r6
 8005144:	4305      	orrs	r5, r0
 8005146:	2905      	cmp	r1, #5
 8005148:	dd01      	ble.n	800514e <__aeabi_i2f+0x62>
 800514a:	1f4a      	subs	r2, r1, #5
 800514c:	4095      	lsls	r5, r2
 800514e:	002a      	movs	r2, r5
 8005150:	4e08      	ldr	r6, [pc, #32]	; (8005174 <__aeabi_i2f+0x88>)
 8005152:	4032      	ands	r2, r6
 8005154:	0768      	lsls	r0, r5, #29
 8005156:	d009      	beq.n	800516c <__aeabi_i2f+0x80>
 8005158:	200f      	movs	r0, #15
 800515a:	4028      	ands	r0, r5
 800515c:	2804      	cmp	r0, #4
 800515e:	d005      	beq.n	800516c <__aeabi_i2f+0x80>
 8005160:	3204      	adds	r2, #4
 8005162:	0150      	lsls	r0, r2, #5
 8005164:	d502      	bpl.n	800516c <__aeabi_i2f+0x80>
 8005166:	239f      	movs	r3, #159	; 0x9f
 8005168:	4032      	ands	r2, r6
 800516a:	1a5b      	subs	r3, r3, r1
 800516c:	0192      	lsls	r2, r2, #6
 800516e:	0a55      	lsrs	r5, r2, #9
 8005170:	b2d8      	uxtb	r0, r3
 8005172:	e7d5      	b.n	8005120 <__aeabi_i2f+0x34>
 8005174:	fbffffff 	.word	0xfbffffff

08005178 <__aeabi_ui2f>:
 8005178:	b570      	push	{r4, r5, r6, lr}
 800517a:	1e05      	subs	r5, r0, #0
 800517c:	d00e      	beq.n	800519c <__aeabi_ui2f+0x24>
 800517e:	f001 fedb 	bl	8006f38 <__clzsi2>
 8005182:	239e      	movs	r3, #158	; 0x9e
 8005184:	0004      	movs	r4, r0
 8005186:	1a1b      	subs	r3, r3, r0
 8005188:	2b96      	cmp	r3, #150	; 0x96
 800518a:	dc0c      	bgt.n	80051a6 <__aeabi_ui2f+0x2e>
 800518c:	2808      	cmp	r0, #8
 800518e:	dd01      	ble.n	8005194 <__aeabi_ui2f+0x1c>
 8005190:	3c08      	subs	r4, #8
 8005192:	40a5      	lsls	r5, r4
 8005194:	026d      	lsls	r5, r5, #9
 8005196:	0a6d      	lsrs	r5, r5, #9
 8005198:	b2d8      	uxtb	r0, r3
 800519a:	e001      	b.n	80051a0 <__aeabi_ui2f+0x28>
 800519c:	2000      	movs	r0, #0
 800519e:	2500      	movs	r5, #0
 80051a0:	05c0      	lsls	r0, r0, #23
 80051a2:	4328      	orrs	r0, r5
 80051a4:	bd70      	pop	{r4, r5, r6, pc}
 80051a6:	2b99      	cmp	r3, #153	; 0x99
 80051a8:	dd09      	ble.n	80051be <__aeabi_ui2f+0x46>
 80051aa:	0002      	movs	r2, r0
 80051ac:	0029      	movs	r1, r5
 80051ae:	321b      	adds	r2, #27
 80051b0:	4091      	lsls	r1, r2
 80051b2:	1e4a      	subs	r2, r1, #1
 80051b4:	4191      	sbcs	r1, r2
 80051b6:	2205      	movs	r2, #5
 80051b8:	1a12      	subs	r2, r2, r0
 80051ba:	40d5      	lsrs	r5, r2
 80051bc:	430d      	orrs	r5, r1
 80051be:	2c05      	cmp	r4, #5
 80051c0:	dd01      	ble.n	80051c6 <__aeabi_ui2f+0x4e>
 80051c2:	1f62      	subs	r2, r4, #5
 80051c4:	4095      	lsls	r5, r2
 80051c6:	0029      	movs	r1, r5
 80051c8:	4e08      	ldr	r6, [pc, #32]	; (80051ec <__aeabi_ui2f+0x74>)
 80051ca:	4031      	ands	r1, r6
 80051cc:	076a      	lsls	r2, r5, #29
 80051ce:	d009      	beq.n	80051e4 <__aeabi_ui2f+0x6c>
 80051d0:	200f      	movs	r0, #15
 80051d2:	4028      	ands	r0, r5
 80051d4:	2804      	cmp	r0, #4
 80051d6:	d005      	beq.n	80051e4 <__aeabi_ui2f+0x6c>
 80051d8:	3104      	adds	r1, #4
 80051da:	014a      	lsls	r2, r1, #5
 80051dc:	d502      	bpl.n	80051e4 <__aeabi_ui2f+0x6c>
 80051de:	239f      	movs	r3, #159	; 0x9f
 80051e0:	4031      	ands	r1, r6
 80051e2:	1b1b      	subs	r3, r3, r4
 80051e4:	0189      	lsls	r1, r1, #6
 80051e6:	0a4d      	lsrs	r5, r1, #9
 80051e8:	b2d8      	uxtb	r0, r3
 80051ea:	e7d9      	b.n	80051a0 <__aeabi_ui2f+0x28>
 80051ec:	fbffffff 	.word	0xfbffffff

080051f0 <__aeabi_dadd>:
 80051f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051f2:	464f      	mov	r7, r9
 80051f4:	46d6      	mov	lr, sl
 80051f6:	4646      	mov	r6, r8
 80051f8:	000d      	movs	r5, r1
 80051fa:	0001      	movs	r1, r0
 80051fc:	0018      	movs	r0, r3
 80051fe:	b5c0      	push	{r6, r7, lr}
 8005200:	0017      	movs	r7, r2
 8005202:	032b      	lsls	r3, r5, #12
 8005204:	0a5a      	lsrs	r2, r3, #9
 8005206:	0f4b      	lsrs	r3, r1, #29
 8005208:	4313      	orrs	r3, r2
 800520a:	00ca      	lsls	r2, r1, #3
 800520c:	4691      	mov	r9, r2
 800520e:	0302      	lsls	r2, r0, #12
 8005210:	006e      	lsls	r6, r5, #1
 8005212:	0041      	lsls	r1, r0, #1
 8005214:	0a52      	lsrs	r2, r2, #9
 8005216:	0fec      	lsrs	r4, r5, #31
 8005218:	0f7d      	lsrs	r5, r7, #29
 800521a:	4315      	orrs	r5, r2
 800521c:	0d76      	lsrs	r6, r6, #21
 800521e:	0d49      	lsrs	r1, r1, #21
 8005220:	0fc0      	lsrs	r0, r0, #31
 8005222:	4682      	mov	sl, r0
 8005224:	46ac      	mov	ip, r5
 8005226:	00ff      	lsls	r7, r7, #3
 8005228:	1a72      	subs	r2, r6, r1
 800522a:	4284      	cmp	r4, r0
 800522c:	d100      	bne.n	8005230 <__aeabi_dadd+0x40>
 800522e:	e098      	b.n	8005362 <__aeabi_dadd+0x172>
 8005230:	2a00      	cmp	r2, #0
 8005232:	dc00      	bgt.n	8005236 <__aeabi_dadd+0x46>
 8005234:	e081      	b.n	800533a <__aeabi_dadd+0x14a>
 8005236:	2900      	cmp	r1, #0
 8005238:	d100      	bne.n	800523c <__aeabi_dadd+0x4c>
 800523a:	e0b6      	b.n	80053aa <__aeabi_dadd+0x1ba>
 800523c:	49c9      	ldr	r1, [pc, #804]	; (8005564 <__aeabi_dadd+0x374>)
 800523e:	428e      	cmp	r6, r1
 8005240:	d100      	bne.n	8005244 <__aeabi_dadd+0x54>
 8005242:	e172      	b.n	800552a <__aeabi_dadd+0x33a>
 8005244:	2180      	movs	r1, #128	; 0x80
 8005246:	0028      	movs	r0, r5
 8005248:	0409      	lsls	r1, r1, #16
 800524a:	4308      	orrs	r0, r1
 800524c:	4684      	mov	ip, r0
 800524e:	2a38      	cmp	r2, #56	; 0x38
 8005250:	dd00      	ble.n	8005254 <__aeabi_dadd+0x64>
 8005252:	e15e      	b.n	8005512 <__aeabi_dadd+0x322>
 8005254:	2a1f      	cmp	r2, #31
 8005256:	dd00      	ble.n	800525a <__aeabi_dadd+0x6a>
 8005258:	e1ee      	b.n	8005638 <__aeabi_dadd+0x448>
 800525a:	2020      	movs	r0, #32
 800525c:	0039      	movs	r1, r7
 800525e:	4665      	mov	r5, ip
 8005260:	1a80      	subs	r0, r0, r2
 8005262:	4087      	lsls	r7, r0
 8005264:	40d1      	lsrs	r1, r2
 8005266:	4085      	lsls	r5, r0
 8005268:	430d      	orrs	r5, r1
 800526a:	0039      	movs	r1, r7
 800526c:	1e4f      	subs	r7, r1, #1
 800526e:	41b9      	sbcs	r1, r7
 8005270:	4667      	mov	r7, ip
 8005272:	40d7      	lsrs	r7, r2
 8005274:	4329      	orrs	r1, r5
 8005276:	1bdb      	subs	r3, r3, r7
 8005278:	464a      	mov	r2, r9
 800527a:	1a55      	subs	r5, r2, r1
 800527c:	45a9      	cmp	r9, r5
 800527e:	4189      	sbcs	r1, r1
 8005280:	4249      	negs	r1, r1
 8005282:	1a5b      	subs	r3, r3, r1
 8005284:	4698      	mov	r8, r3
 8005286:	4643      	mov	r3, r8
 8005288:	021b      	lsls	r3, r3, #8
 800528a:	d400      	bmi.n	800528e <__aeabi_dadd+0x9e>
 800528c:	e0cc      	b.n	8005428 <__aeabi_dadd+0x238>
 800528e:	4643      	mov	r3, r8
 8005290:	025b      	lsls	r3, r3, #9
 8005292:	0a5b      	lsrs	r3, r3, #9
 8005294:	4698      	mov	r8, r3
 8005296:	4643      	mov	r3, r8
 8005298:	2b00      	cmp	r3, #0
 800529a:	d100      	bne.n	800529e <__aeabi_dadd+0xae>
 800529c:	e12c      	b.n	80054f8 <__aeabi_dadd+0x308>
 800529e:	4640      	mov	r0, r8
 80052a0:	f001 fe4a 	bl	8006f38 <__clzsi2>
 80052a4:	0001      	movs	r1, r0
 80052a6:	3908      	subs	r1, #8
 80052a8:	2220      	movs	r2, #32
 80052aa:	0028      	movs	r0, r5
 80052ac:	4643      	mov	r3, r8
 80052ae:	1a52      	subs	r2, r2, r1
 80052b0:	408b      	lsls	r3, r1
 80052b2:	40d0      	lsrs	r0, r2
 80052b4:	408d      	lsls	r5, r1
 80052b6:	4303      	orrs	r3, r0
 80052b8:	428e      	cmp	r6, r1
 80052ba:	dd00      	ble.n	80052be <__aeabi_dadd+0xce>
 80052bc:	e117      	b.n	80054ee <__aeabi_dadd+0x2fe>
 80052be:	1b8e      	subs	r6, r1, r6
 80052c0:	1c72      	adds	r2, r6, #1
 80052c2:	2a1f      	cmp	r2, #31
 80052c4:	dd00      	ble.n	80052c8 <__aeabi_dadd+0xd8>
 80052c6:	e1a7      	b.n	8005618 <__aeabi_dadd+0x428>
 80052c8:	2120      	movs	r1, #32
 80052ca:	0018      	movs	r0, r3
 80052cc:	002e      	movs	r6, r5
 80052ce:	1a89      	subs	r1, r1, r2
 80052d0:	408d      	lsls	r5, r1
 80052d2:	4088      	lsls	r0, r1
 80052d4:	40d6      	lsrs	r6, r2
 80052d6:	40d3      	lsrs	r3, r2
 80052d8:	1e69      	subs	r1, r5, #1
 80052da:	418d      	sbcs	r5, r1
 80052dc:	4330      	orrs	r0, r6
 80052de:	4698      	mov	r8, r3
 80052e0:	2600      	movs	r6, #0
 80052e2:	4305      	orrs	r5, r0
 80052e4:	076b      	lsls	r3, r5, #29
 80052e6:	d009      	beq.n	80052fc <__aeabi_dadd+0x10c>
 80052e8:	230f      	movs	r3, #15
 80052ea:	402b      	ands	r3, r5
 80052ec:	2b04      	cmp	r3, #4
 80052ee:	d005      	beq.n	80052fc <__aeabi_dadd+0x10c>
 80052f0:	1d2b      	adds	r3, r5, #4
 80052f2:	42ab      	cmp	r3, r5
 80052f4:	41ad      	sbcs	r5, r5
 80052f6:	426d      	negs	r5, r5
 80052f8:	44a8      	add	r8, r5
 80052fa:	001d      	movs	r5, r3
 80052fc:	4643      	mov	r3, r8
 80052fe:	021b      	lsls	r3, r3, #8
 8005300:	d400      	bmi.n	8005304 <__aeabi_dadd+0x114>
 8005302:	e094      	b.n	800542e <__aeabi_dadd+0x23e>
 8005304:	4b97      	ldr	r3, [pc, #604]	; (8005564 <__aeabi_dadd+0x374>)
 8005306:	1c72      	adds	r2, r6, #1
 8005308:	429a      	cmp	r2, r3
 800530a:	d100      	bne.n	800530e <__aeabi_dadd+0x11e>
 800530c:	e09d      	b.n	800544a <__aeabi_dadd+0x25a>
 800530e:	4641      	mov	r1, r8
 8005310:	4b95      	ldr	r3, [pc, #596]	; (8005568 <__aeabi_dadd+0x378>)
 8005312:	08ed      	lsrs	r5, r5, #3
 8005314:	4019      	ands	r1, r3
 8005316:	000b      	movs	r3, r1
 8005318:	0552      	lsls	r2, r2, #21
 800531a:	0749      	lsls	r1, r1, #29
 800531c:	025b      	lsls	r3, r3, #9
 800531e:	4329      	orrs	r1, r5
 8005320:	0b1b      	lsrs	r3, r3, #12
 8005322:	0d52      	lsrs	r2, r2, #21
 8005324:	0512      	lsls	r2, r2, #20
 8005326:	4313      	orrs	r3, r2
 8005328:	07e4      	lsls	r4, r4, #31
 800532a:	4323      	orrs	r3, r4
 800532c:	0008      	movs	r0, r1
 800532e:	0019      	movs	r1, r3
 8005330:	bc1c      	pop	{r2, r3, r4}
 8005332:	4690      	mov	r8, r2
 8005334:	4699      	mov	r9, r3
 8005336:	46a2      	mov	sl, r4
 8005338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800533a:	2a00      	cmp	r2, #0
 800533c:	d043      	beq.n	80053c6 <__aeabi_dadd+0x1d6>
 800533e:	1b8a      	subs	r2, r1, r6
 8005340:	2e00      	cmp	r6, #0
 8005342:	d000      	beq.n	8005346 <__aeabi_dadd+0x156>
 8005344:	e12a      	b.n	800559c <__aeabi_dadd+0x3ac>
 8005346:	464c      	mov	r4, r9
 8005348:	431c      	orrs	r4, r3
 800534a:	d100      	bne.n	800534e <__aeabi_dadd+0x15e>
 800534c:	e1d1      	b.n	80056f2 <__aeabi_dadd+0x502>
 800534e:	1e54      	subs	r4, r2, #1
 8005350:	2a01      	cmp	r2, #1
 8005352:	d100      	bne.n	8005356 <__aeabi_dadd+0x166>
 8005354:	e21f      	b.n	8005796 <__aeabi_dadd+0x5a6>
 8005356:	4d83      	ldr	r5, [pc, #524]	; (8005564 <__aeabi_dadd+0x374>)
 8005358:	42aa      	cmp	r2, r5
 800535a:	d100      	bne.n	800535e <__aeabi_dadd+0x16e>
 800535c:	e272      	b.n	8005844 <__aeabi_dadd+0x654>
 800535e:	0022      	movs	r2, r4
 8005360:	e123      	b.n	80055aa <__aeabi_dadd+0x3ba>
 8005362:	2a00      	cmp	r2, #0
 8005364:	dc00      	bgt.n	8005368 <__aeabi_dadd+0x178>
 8005366:	e098      	b.n	800549a <__aeabi_dadd+0x2aa>
 8005368:	2900      	cmp	r1, #0
 800536a:	d042      	beq.n	80053f2 <__aeabi_dadd+0x202>
 800536c:	497d      	ldr	r1, [pc, #500]	; (8005564 <__aeabi_dadd+0x374>)
 800536e:	428e      	cmp	r6, r1
 8005370:	d100      	bne.n	8005374 <__aeabi_dadd+0x184>
 8005372:	e0da      	b.n	800552a <__aeabi_dadd+0x33a>
 8005374:	2180      	movs	r1, #128	; 0x80
 8005376:	0028      	movs	r0, r5
 8005378:	0409      	lsls	r1, r1, #16
 800537a:	4308      	orrs	r0, r1
 800537c:	4684      	mov	ip, r0
 800537e:	2a38      	cmp	r2, #56	; 0x38
 8005380:	dd00      	ble.n	8005384 <__aeabi_dadd+0x194>
 8005382:	e129      	b.n	80055d8 <__aeabi_dadd+0x3e8>
 8005384:	2a1f      	cmp	r2, #31
 8005386:	dc00      	bgt.n	800538a <__aeabi_dadd+0x19a>
 8005388:	e187      	b.n	800569a <__aeabi_dadd+0x4aa>
 800538a:	0011      	movs	r1, r2
 800538c:	4665      	mov	r5, ip
 800538e:	3920      	subs	r1, #32
 8005390:	40cd      	lsrs	r5, r1
 8005392:	2a20      	cmp	r2, #32
 8005394:	d004      	beq.n	80053a0 <__aeabi_dadd+0x1b0>
 8005396:	2040      	movs	r0, #64	; 0x40
 8005398:	4661      	mov	r1, ip
 800539a:	1a82      	subs	r2, r0, r2
 800539c:	4091      	lsls	r1, r2
 800539e:	430f      	orrs	r7, r1
 80053a0:	0039      	movs	r1, r7
 80053a2:	1e4f      	subs	r7, r1, #1
 80053a4:	41b9      	sbcs	r1, r7
 80053a6:	430d      	orrs	r5, r1
 80053a8:	e11b      	b.n	80055e2 <__aeabi_dadd+0x3f2>
 80053aa:	0029      	movs	r1, r5
 80053ac:	4339      	orrs	r1, r7
 80053ae:	d100      	bne.n	80053b2 <__aeabi_dadd+0x1c2>
 80053b0:	e0b5      	b.n	800551e <__aeabi_dadd+0x32e>
 80053b2:	1e51      	subs	r1, r2, #1
 80053b4:	2a01      	cmp	r2, #1
 80053b6:	d100      	bne.n	80053ba <__aeabi_dadd+0x1ca>
 80053b8:	e1ab      	b.n	8005712 <__aeabi_dadd+0x522>
 80053ba:	486a      	ldr	r0, [pc, #424]	; (8005564 <__aeabi_dadd+0x374>)
 80053bc:	4282      	cmp	r2, r0
 80053be:	d100      	bne.n	80053c2 <__aeabi_dadd+0x1d2>
 80053c0:	e1b2      	b.n	8005728 <__aeabi_dadd+0x538>
 80053c2:	000a      	movs	r2, r1
 80053c4:	e743      	b.n	800524e <__aeabi_dadd+0x5e>
 80053c6:	4969      	ldr	r1, [pc, #420]	; (800556c <__aeabi_dadd+0x37c>)
 80053c8:	1c75      	adds	r5, r6, #1
 80053ca:	420d      	tst	r5, r1
 80053cc:	d000      	beq.n	80053d0 <__aeabi_dadd+0x1e0>
 80053ce:	e0cf      	b.n	8005570 <__aeabi_dadd+0x380>
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	d000      	beq.n	80053d6 <__aeabi_dadd+0x1e6>
 80053d4:	e193      	b.n	80056fe <__aeabi_dadd+0x50e>
 80053d6:	4649      	mov	r1, r9
 80053d8:	4319      	orrs	r1, r3
 80053da:	d100      	bne.n	80053de <__aeabi_dadd+0x1ee>
 80053dc:	e1d1      	b.n	8005782 <__aeabi_dadd+0x592>
 80053de:	4661      	mov	r1, ip
 80053e0:	4339      	orrs	r1, r7
 80053e2:	d000      	beq.n	80053e6 <__aeabi_dadd+0x1f6>
 80053e4:	e1e3      	b.n	80057ae <__aeabi_dadd+0x5be>
 80053e6:	4649      	mov	r1, r9
 80053e8:	0758      	lsls	r0, r3, #29
 80053ea:	08c9      	lsrs	r1, r1, #3
 80053ec:	4301      	orrs	r1, r0
 80053ee:	08db      	lsrs	r3, r3, #3
 80053f0:	e026      	b.n	8005440 <__aeabi_dadd+0x250>
 80053f2:	0029      	movs	r1, r5
 80053f4:	4339      	orrs	r1, r7
 80053f6:	d100      	bne.n	80053fa <__aeabi_dadd+0x20a>
 80053f8:	e091      	b.n	800551e <__aeabi_dadd+0x32e>
 80053fa:	1e51      	subs	r1, r2, #1
 80053fc:	2a01      	cmp	r2, #1
 80053fe:	d005      	beq.n	800540c <__aeabi_dadd+0x21c>
 8005400:	4858      	ldr	r0, [pc, #352]	; (8005564 <__aeabi_dadd+0x374>)
 8005402:	4282      	cmp	r2, r0
 8005404:	d100      	bne.n	8005408 <__aeabi_dadd+0x218>
 8005406:	e18f      	b.n	8005728 <__aeabi_dadd+0x538>
 8005408:	000a      	movs	r2, r1
 800540a:	e7b8      	b.n	800537e <__aeabi_dadd+0x18e>
 800540c:	003d      	movs	r5, r7
 800540e:	444d      	add	r5, r9
 8005410:	454d      	cmp	r5, r9
 8005412:	4189      	sbcs	r1, r1
 8005414:	4463      	add	r3, ip
 8005416:	4698      	mov	r8, r3
 8005418:	4249      	negs	r1, r1
 800541a:	4488      	add	r8, r1
 800541c:	4643      	mov	r3, r8
 800541e:	2602      	movs	r6, #2
 8005420:	021b      	lsls	r3, r3, #8
 8005422:	d500      	bpl.n	8005426 <__aeabi_dadd+0x236>
 8005424:	e0eb      	b.n	80055fe <__aeabi_dadd+0x40e>
 8005426:	3e01      	subs	r6, #1
 8005428:	076b      	lsls	r3, r5, #29
 800542a:	d000      	beq.n	800542e <__aeabi_dadd+0x23e>
 800542c:	e75c      	b.n	80052e8 <__aeabi_dadd+0xf8>
 800542e:	4643      	mov	r3, r8
 8005430:	08e9      	lsrs	r1, r5, #3
 8005432:	075a      	lsls	r2, r3, #29
 8005434:	4311      	orrs	r1, r2
 8005436:	0032      	movs	r2, r6
 8005438:	08db      	lsrs	r3, r3, #3
 800543a:	484a      	ldr	r0, [pc, #296]	; (8005564 <__aeabi_dadd+0x374>)
 800543c:	4282      	cmp	r2, r0
 800543e:	d021      	beq.n	8005484 <__aeabi_dadd+0x294>
 8005440:	031b      	lsls	r3, r3, #12
 8005442:	0552      	lsls	r2, r2, #21
 8005444:	0b1b      	lsrs	r3, r3, #12
 8005446:	0d52      	lsrs	r2, r2, #21
 8005448:	e76c      	b.n	8005324 <__aeabi_dadd+0x134>
 800544a:	2300      	movs	r3, #0
 800544c:	2100      	movs	r1, #0
 800544e:	e769      	b.n	8005324 <__aeabi_dadd+0x134>
 8005450:	002a      	movs	r2, r5
 8005452:	433a      	orrs	r2, r7
 8005454:	d069      	beq.n	800552a <__aeabi_dadd+0x33a>
 8005456:	464a      	mov	r2, r9
 8005458:	0758      	lsls	r0, r3, #29
 800545a:	08d1      	lsrs	r1, r2, #3
 800545c:	08da      	lsrs	r2, r3, #3
 800545e:	2380      	movs	r3, #128	; 0x80
 8005460:	031b      	lsls	r3, r3, #12
 8005462:	4308      	orrs	r0, r1
 8005464:	421a      	tst	r2, r3
 8005466:	d007      	beq.n	8005478 <__aeabi_dadd+0x288>
 8005468:	0029      	movs	r1, r5
 800546a:	08ed      	lsrs	r5, r5, #3
 800546c:	421d      	tst	r5, r3
 800546e:	d103      	bne.n	8005478 <__aeabi_dadd+0x288>
 8005470:	002a      	movs	r2, r5
 8005472:	08ff      	lsrs	r7, r7, #3
 8005474:	0748      	lsls	r0, r1, #29
 8005476:	4338      	orrs	r0, r7
 8005478:	0f43      	lsrs	r3, r0, #29
 800547a:	00c1      	lsls	r1, r0, #3
 800547c:	075b      	lsls	r3, r3, #29
 800547e:	08c9      	lsrs	r1, r1, #3
 8005480:	4319      	orrs	r1, r3
 8005482:	0013      	movs	r3, r2
 8005484:	000a      	movs	r2, r1
 8005486:	431a      	orrs	r2, r3
 8005488:	d100      	bne.n	800548c <__aeabi_dadd+0x29c>
 800548a:	e213      	b.n	80058b4 <__aeabi_dadd+0x6c4>
 800548c:	2280      	movs	r2, #128	; 0x80
 800548e:	0312      	lsls	r2, r2, #12
 8005490:	4313      	orrs	r3, r2
 8005492:	031b      	lsls	r3, r3, #12
 8005494:	4a33      	ldr	r2, [pc, #204]	; (8005564 <__aeabi_dadd+0x374>)
 8005496:	0b1b      	lsrs	r3, r3, #12
 8005498:	e744      	b.n	8005324 <__aeabi_dadd+0x134>
 800549a:	2a00      	cmp	r2, #0
 800549c:	d04b      	beq.n	8005536 <__aeabi_dadd+0x346>
 800549e:	1b8a      	subs	r2, r1, r6
 80054a0:	2e00      	cmp	r6, #0
 80054a2:	d100      	bne.n	80054a6 <__aeabi_dadd+0x2b6>
 80054a4:	e0e7      	b.n	8005676 <__aeabi_dadd+0x486>
 80054a6:	482f      	ldr	r0, [pc, #188]	; (8005564 <__aeabi_dadd+0x374>)
 80054a8:	4281      	cmp	r1, r0
 80054aa:	d100      	bne.n	80054ae <__aeabi_dadd+0x2be>
 80054ac:	e195      	b.n	80057da <__aeabi_dadd+0x5ea>
 80054ae:	2080      	movs	r0, #128	; 0x80
 80054b0:	0400      	lsls	r0, r0, #16
 80054b2:	4303      	orrs	r3, r0
 80054b4:	2a38      	cmp	r2, #56	; 0x38
 80054b6:	dd00      	ble.n	80054ba <__aeabi_dadd+0x2ca>
 80054b8:	e143      	b.n	8005742 <__aeabi_dadd+0x552>
 80054ba:	2a1f      	cmp	r2, #31
 80054bc:	dd00      	ble.n	80054c0 <__aeabi_dadd+0x2d0>
 80054be:	e1db      	b.n	8005878 <__aeabi_dadd+0x688>
 80054c0:	2020      	movs	r0, #32
 80054c2:	001d      	movs	r5, r3
 80054c4:	464e      	mov	r6, r9
 80054c6:	1a80      	subs	r0, r0, r2
 80054c8:	4085      	lsls	r5, r0
 80054ca:	40d6      	lsrs	r6, r2
 80054cc:	4335      	orrs	r5, r6
 80054ce:	464e      	mov	r6, r9
 80054d0:	4086      	lsls	r6, r0
 80054d2:	0030      	movs	r0, r6
 80054d4:	40d3      	lsrs	r3, r2
 80054d6:	1e46      	subs	r6, r0, #1
 80054d8:	41b0      	sbcs	r0, r6
 80054da:	449c      	add	ip, r3
 80054dc:	4305      	orrs	r5, r0
 80054de:	19ed      	adds	r5, r5, r7
 80054e0:	42bd      	cmp	r5, r7
 80054e2:	419b      	sbcs	r3, r3
 80054e4:	425b      	negs	r3, r3
 80054e6:	4463      	add	r3, ip
 80054e8:	4698      	mov	r8, r3
 80054ea:	000e      	movs	r6, r1
 80054ec:	e07f      	b.n	80055ee <__aeabi_dadd+0x3fe>
 80054ee:	4a1e      	ldr	r2, [pc, #120]	; (8005568 <__aeabi_dadd+0x378>)
 80054f0:	1a76      	subs	r6, r6, r1
 80054f2:	4013      	ands	r3, r2
 80054f4:	4698      	mov	r8, r3
 80054f6:	e6f5      	b.n	80052e4 <__aeabi_dadd+0xf4>
 80054f8:	0028      	movs	r0, r5
 80054fa:	f001 fd1d 	bl	8006f38 <__clzsi2>
 80054fe:	0001      	movs	r1, r0
 8005500:	3118      	adds	r1, #24
 8005502:	291f      	cmp	r1, #31
 8005504:	dc00      	bgt.n	8005508 <__aeabi_dadd+0x318>
 8005506:	e6cf      	b.n	80052a8 <__aeabi_dadd+0xb8>
 8005508:	002b      	movs	r3, r5
 800550a:	3808      	subs	r0, #8
 800550c:	4083      	lsls	r3, r0
 800550e:	2500      	movs	r5, #0
 8005510:	e6d2      	b.n	80052b8 <__aeabi_dadd+0xc8>
 8005512:	4662      	mov	r2, ip
 8005514:	433a      	orrs	r2, r7
 8005516:	0011      	movs	r1, r2
 8005518:	1e4f      	subs	r7, r1, #1
 800551a:	41b9      	sbcs	r1, r7
 800551c:	e6ac      	b.n	8005278 <__aeabi_dadd+0x88>
 800551e:	4649      	mov	r1, r9
 8005520:	0758      	lsls	r0, r3, #29
 8005522:	08c9      	lsrs	r1, r1, #3
 8005524:	4301      	orrs	r1, r0
 8005526:	08db      	lsrs	r3, r3, #3
 8005528:	e787      	b.n	800543a <__aeabi_dadd+0x24a>
 800552a:	4649      	mov	r1, r9
 800552c:	075a      	lsls	r2, r3, #29
 800552e:	08c9      	lsrs	r1, r1, #3
 8005530:	4311      	orrs	r1, r2
 8005532:	08db      	lsrs	r3, r3, #3
 8005534:	e7a6      	b.n	8005484 <__aeabi_dadd+0x294>
 8005536:	490d      	ldr	r1, [pc, #52]	; (800556c <__aeabi_dadd+0x37c>)
 8005538:	1c70      	adds	r0, r6, #1
 800553a:	4208      	tst	r0, r1
 800553c:	d000      	beq.n	8005540 <__aeabi_dadd+0x350>
 800553e:	e0bb      	b.n	80056b8 <__aeabi_dadd+0x4c8>
 8005540:	2e00      	cmp	r6, #0
 8005542:	d000      	beq.n	8005546 <__aeabi_dadd+0x356>
 8005544:	e114      	b.n	8005770 <__aeabi_dadd+0x580>
 8005546:	4649      	mov	r1, r9
 8005548:	4319      	orrs	r1, r3
 800554a:	d100      	bne.n	800554e <__aeabi_dadd+0x35e>
 800554c:	e175      	b.n	800583a <__aeabi_dadd+0x64a>
 800554e:	0029      	movs	r1, r5
 8005550:	4339      	orrs	r1, r7
 8005552:	d000      	beq.n	8005556 <__aeabi_dadd+0x366>
 8005554:	e17e      	b.n	8005854 <__aeabi_dadd+0x664>
 8005556:	4649      	mov	r1, r9
 8005558:	0758      	lsls	r0, r3, #29
 800555a:	08c9      	lsrs	r1, r1, #3
 800555c:	4301      	orrs	r1, r0
 800555e:	08db      	lsrs	r3, r3, #3
 8005560:	e76e      	b.n	8005440 <__aeabi_dadd+0x250>
 8005562:	46c0      	nop			; (mov r8, r8)
 8005564:	000007ff 	.word	0x000007ff
 8005568:	ff7fffff 	.word	0xff7fffff
 800556c:	000007fe 	.word	0x000007fe
 8005570:	4649      	mov	r1, r9
 8005572:	1bcd      	subs	r5, r1, r7
 8005574:	4661      	mov	r1, ip
 8005576:	1a58      	subs	r0, r3, r1
 8005578:	45a9      	cmp	r9, r5
 800557a:	4189      	sbcs	r1, r1
 800557c:	4249      	negs	r1, r1
 800557e:	4688      	mov	r8, r1
 8005580:	0001      	movs	r1, r0
 8005582:	4640      	mov	r0, r8
 8005584:	1a09      	subs	r1, r1, r0
 8005586:	4688      	mov	r8, r1
 8005588:	0209      	lsls	r1, r1, #8
 800558a:	d500      	bpl.n	800558e <__aeabi_dadd+0x39e>
 800558c:	e0a6      	b.n	80056dc <__aeabi_dadd+0x4ec>
 800558e:	4641      	mov	r1, r8
 8005590:	4329      	orrs	r1, r5
 8005592:	d000      	beq.n	8005596 <__aeabi_dadd+0x3a6>
 8005594:	e67f      	b.n	8005296 <__aeabi_dadd+0xa6>
 8005596:	2300      	movs	r3, #0
 8005598:	2400      	movs	r4, #0
 800559a:	e751      	b.n	8005440 <__aeabi_dadd+0x250>
 800559c:	4cc7      	ldr	r4, [pc, #796]	; (80058bc <__aeabi_dadd+0x6cc>)
 800559e:	42a1      	cmp	r1, r4
 80055a0:	d100      	bne.n	80055a4 <__aeabi_dadd+0x3b4>
 80055a2:	e0c7      	b.n	8005734 <__aeabi_dadd+0x544>
 80055a4:	2480      	movs	r4, #128	; 0x80
 80055a6:	0424      	lsls	r4, r4, #16
 80055a8:	4323      	orrs	r3, r4
 80055aa:	2a38      	cmp	r2, #56	; 0x38
 80055ac:	dc54      	bgt.n	8005658 <__aeabi_dadd+0x468>
 80055ae:	2a1f      	cmp	r2, #31
 80055b0:	dd00      	ble.n	80055b4 <__aeabi_dadd+0x3c4>
 80055b2:	e0cc      	b.n	800574e <__aeabi_dadd+0x55e>
 80055b4:	2420      	movs	r4, #32
 80055b6:	4648      	mov	r0, r9
 80055b8:	1aa4      	subs	r4, r4, r2
 80055ba:	001d      	movs	r5, r3
 80055bc:	464e      	mov	r6, r9
 80055be:	40a0      	lsls	r0, r4
 80055c0:	40d6      	lsrs	r6, r2
 80055c2:	40a5      	lsls	r5, r4
 80055c4:	0004      	movs	r4, r0
 80055c6:	40d3      	lsrs	r3, r2
 80055c8:	4662      	mov	r2, ip
 80055ca:	4335      	orrs	r5, r6
 80055cc:	1e66      	subs	r6, r4, #1
 80055ce:	41b4      	sbcs	r4, r6
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	469c      	mov	ip, r3
 80055d4:	4325      	orrs	r5, r4
 80055d6:	e044      	b.n	8005662 <__aeabi_dadd+0x472>
 80055d8:	4662      	mov	r2, ip
 80055da:	433a      	orrs	r2, r7
 80055dc:	0015      	movs	r5, r2
 80055de:	1e6f      	subs	r7, r5, #1
 80055e0:	41bd      	sbcs	r5, r7
 80055e2:	444d      	add	r5, r9
 80055e4:	454d      	cmp	r5, r9
 80055e6:	4189      	sbcs	r1, r1
 80055e8:	4249      	negs	r1, r1
 80055ea:	4688      	mov	r8, r1
 80055ec:	4498      	add	r8, r3
 80055ee:	4643      	mov	r3, r8
 80055f0:	021b      	lsls	r3, r3, #8
 80055f2:	d400      	bmi.n	80055f6 <__aeabi_dadd+0x406>
 80055f4:	e718      	b.n	8005428 <__aeabi_dadd+0x238>
 80055f6:	4bb1      	ldr	r3, [pc, #708]	; (80058bc <__aeabi_dadd+0x6cc>)
 80055f8:	3601      	adds	r6, #1
 80055fa:	429e      	cmp	r6, r3
 80055fc:	d049      	beq.n	8005692 <__aeabi_dadd+0x4a2>
 80055fe:	4642      	mov	r2, r8
 8005600:	4baf      	ldr	r3, [pc, #700]	; (80058c0 <__aeabi_dadd+0x6d0>)
 8005602:	2101      	movs	r1, #1
 8005604:	401a      	ands	r2, r3
 8005606:	0013      	movs	r3, r2
 8005608:	086a      	lsrs	r2, r5, #1
 800560a:	400d      	ands	r5, r1
 800560c:	4315      	orrs	r5, r2
 800560e:	07d9      	lsls	r1, r3, #31
 8005610:	085b      	lsrs	r3, r3, #1
 8005612:	4698      	mov	r8, r3
 8005614:	430d      	orrs	r5, r1
 8005616:	e665      	b.n	80052e4 <__aeabi_dadd+0xf4>
 8005618:	0018      	movs	r0, r3
 800561a:	3e1f      	subs	r6, #31
 800561c:	40f0      	lsrs	r0, r6
 800561e:	2a20      	cmp	r2, #32
 8005620:	d003      	beq.n	800562a <__aeabi_dadd+0x43a>
 8005622:	2140      	movs	r1, #64	; 0x40
 8005624:	1a8a      	subs	r2, r1, r2
 8005626:	4093      	lsls	r3, r2
 8005628:	431d      	orrs	r5, r3
 800562a:	1e69      	subs	r1, r5, #1
 800562c:	418d      	sbcs	r5, r1
 800562e:	2300      	movs	r3, #0
 8005630:	2600      	movs	r6, #0
 8005632:	4698      	mov	r8, r3
 8005634:	4305      	orrs	r5, r0
 8005636:	e6f7      	b.n	8005428 <__aeabi_dadd+0x238>
 8005638:	0011      	movs	r1, r2
 800563a:	4665      	mov	r5, ip
 800563c:	3920      	subs	r1, #32
 800563e:	40cd      	lsrs	r5, r1
 8005640:	2a20      	cmp	r2, #32
 8005642:	d004      	beq.n	800564e <__aeabi_dadd+0x45e>
 8005644:	2040      	movs	r0, #64	; 0x40
 8005646:	4661      	mov	r1, ip
 8005648:	1a82      	subs	r2, r0, r2
 800564a:	4091      	lsls	r1, r2
 800564c:	430f      	orrs	r7, r1
 800564e:	0039      	movs	r1, r7
 8005650:	1e4f      	subs	r7, r1, #1
 8005652:	41b9      	sbcs	r1, r7
 8005654:	4329      	orrs	r1, r5
 8005656:	e60f      	b.n	8005278 <__aeabi_dadd+0x88>
 8005658:	464a      	mov	r2, r9
 800565a:	4313      	orrs	r3, r2
 800565c:	001d      	movs	r5, r3
 800565e:	1e6b      	subs	r3, r5, #1
 8005660:	419d      	sbcs	r5, r3
 8005662:	1b7d      	subs	r5, r7, r5
 8005664:	42af      	cmp	r7, r5
 8005666:	419b      	sbcs	r3, r3
 8005668:	4662      	mov	r2, ip
 800566a:	425b      	negs	r3, r3
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	4698      	mov	r8, r3
 8005670:	4654      	mov	r4, sl
 8005672:	000e      	movs	r6, r1
 8005674:	e607      	b.n	8005286 <__aeabi_dadd+0x96>
 8005676:	4648      	mov	r0, r9
 8005678:	4318      	orrs	r0, r3
 800567a:	d100      	bne.n	800567e <__aeabi_dadd+0x48e>
 800567c:	e0b3      	b.n	80057e6 <__aeabi_dadd+0x5f6>
 800567e:	1e50      	subs	r0, r2, #1
 8005680:	2a01      	cmp	r2, #1
 8005682:	d100      	bne.n	8005686 <__aeabi_dadd+0x496>
 8005684:	e10d      	b.n	80058a2 <__aeabi_dadd+0x6b2>
 8005686:	4d8d      	ldr	r5, [pc, #564]	; (80058bc <__aeabi_dadd+0x6cc>)
 8005688:	42aa      	cmp	r2, r5
 800568a:	d100      	bne.n	800568e <__aeabi_dadd+0x49e>
 800568c:	e0a5      	b.n	80057da <__aeabi_dadd+0x5ea>
 800568e:	0002      	movs	r2, r0
 8005690:	e710      	b.n	80054b4 <__aeabi_dadd+0x2c4>
 8005692:	0032      	movs	r2, r6
 8005694:	2300      	movs	r3, #0
 8005696:	2100      	movs	r1, #0
 8005698:	e644      	b.n	8005324 <__aeabi_dadd+0x134>
 800569a:	2120      	movs	r1, #32
 800569c:	0038      	movs	r0, r7
 800569e:	1a89      	subs	r1, r1, r2
 80056a0:	4665      	mov	r5, ip
 80056a2:	408f      	lsls	r7, r1
 80056a4:	408d      	lsls	r5, r1
 80056a6:	40d0      	lsrs	r0, r2
 80056a8:	1e79      	subs	r1, r7, #1
 80056aa:	418f      	sbcs	r7, r1
 80056ac:	4305      	orrs	r5, r0
 80056ae:	433d      	orrs	r5, r7
 80056b0:	4667      	mov	r7, ip
 80056b2:	40d7      	lsrs	r7, r2
 80056b4:	19db      	adds	r3, r3, r7
 80056b6:	e794      	b.n	80055e2 <__aeabi_dadd+0x3f2>
 80056b8:	4a80      	ldr	r2, [pc, #512]	; (80058bc <__aeabi_dadd+0x6cc>)
 80056ba:	4290      	cmp	r0, r2
 80056bc:	d100      	bne.n	80056c0 <__aeabi_dadd+0x4d0>
 80056be:	e0ec      	b.n	800589a <__aeabi_dadd+0x6aa>
 80056c0:	0039      	movs	r1, r7
 80056c2:	4449      	add	r1, r9
 80056c4:	4549      	cmp	r1, r9
 80056c6:	4192      	sbcs	r2, r2
 80056c8:	4463      	add	r3, ip
 80056ca:	4252      	negs	r2, r2
 80056cc:	189b      	adds	r3, r3, r2
 80056ce:	07dd      	lsls	r5, r3, #31
 80056d0:	0849      	lsrs	r1, r1, #1
 80056d2:	085b      	lsrs	r3, r3, #1
 80056d4:	4698      	mov	r8, r3
 80056d6:	0006      	movs	r6, r0
 80056d8:	430d      	orrs	r5, r1
 80056da:	e6a5      	b.n	8005428 <__aeabi_dadd+0x238>
 80056dc:	464a      	mov	r2, r9
 80056de:	1abd      	subs	r5, r7, r2
 80056e0:	42af      	cmp	r7, r5
 80056e2:	4189      	sbcs	r1, r1
 80056e4:	4662      	mov	r2, ip
 80056e6:	4249      	negs	r1, r1
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	1a5b      	subs	r3, r3, r1
 80056ec:	4698      	mov	r8, r3
 80056ee:	4654      	mov	r4, sl
 80056f0:	e5d1      	b.n	8005296 <__aeabi_dadd+0xa6>
 80056f2:	076c      	lsls	r4, r5, #29
 80056f4:	08f9      	lsrs	r1, r7, #3
 80056f6:	4321      	orrs	r1, r4
 80056f8:	08eb      	lsrs	r3, r5, #3
 80056fa:	0004      	movs	r4, r0
 80056fc:	e69d      	b.n	800543a <__aeabi_dadd+0x24a>
 80056fe:	464a      	mov	r2, r9
 8005700:	431a      	orrs	r2, r3
 8005702:	d175      	bne.n	80057f0 <__aeabi_dadd+0x600>
 8005704:	4661      	mov	r1, ip
 8005706:	4339      	orrs	r1, r7
 8005708:	d114      	bne.n	8005734 <__aeabi_dadd+0x544>
 800570a:	2380      	movs	r3, #128	; 0x80
 800570c:	2400      	movs	r4, #0
 800570e:	031b      	lsls	r3, r3, #12
 8005710:	e6bc      	b.n	800548c <__aeabi_dadd+0x29c>
 8005712:	464a      	mov	r2, r9
 8005714:	1bd5      	subs	r5, r2, r7
 8005716:	45a9      	cmp	r9, r5
 8005718:	4189      	sbcs	r1, r1
 800571a:	4662      	mov	r2, ip
 800571c:	4249      	negs	r1, r1
 800571e:	1a9b      	subs	r3, r3, r2
 8005720:	1a5b      	subs	r3, r3, r1
 8005722:	4698      	mov	r8, r3
 8005724:	2601      	movs	r6, #1
 8005726:	e5ae      	b.n	8005286 <__aeabi_dadd+0x96>
 8005728:	464a      	mov	r2, r9
 800572a:	08d1      	lsrs	r1, r2, #3
 800572c:	075a      	lsls	r2, r3, #29
 800572e:	4311      	orrs	r1, r2
 8005730:	08db      	lsrs	r3, r3, #3
 8005732:	e6a7      	b.n	8005484 <__aeabi_dadd+0x294>
 8005734:	4663      	mov	r3, ip
 8005736:	08f9      	lsrs	r1, r7, #3
 8005738:	075a      	lsls	r2, r3, #29
 800573a:	4654      	mov	r4, sl
 800573c:	4311      	orrs	r1, r2
 800573e:	08db      	lsrs	r3, r3, #3
 8005740:	e6a0      	b.n	8005484 <__aeabi_dadd+0x294>
 8005742:	464a      	mov	r2, r9
 8005744:	4313      	orrs	r3, r2
 8005746:	001d      	movs	r5, r3
 8005748:	1e6b      	subs	r3, r5, #1
 800574a:	419d      	sbcs	r5, r3
 800574c:	e6c7      	b.n	80054de <__aeabi_dadd+0x2ee>
 800574e:	0014      	movs	r4, r2
 8005750:	001e      	movs	r6, r3
 8005752:	3c20      	subs	r4, #32
 8005754:	40e6      	lsrs	r6, r4
 8005756:	2a20      	cmp	r2, #32
 8005758:	d005      	beq.n	8005766 <__aeabi_dadd+0x576>
 800575a:	2440      	movs	r4, #64	; 0x40
 800575c:	1aa2      	subs	r2, r4, r2
 800575e:	4093      	lsls	r3, r2
 8005760:	464a      	mov	r2, r9
 8005762:	431a      	orrs	r2, r3
 8005764:	4691      	mov	r9, r2
 8005766:	464d      	mov	r5, r9
 8005768:	1e6b      	subs	r3, r5, #1
 800576a:	419d      	sbcs	r5, r3
 800576c:	4335      	orrs	r5, r6
 800576e:	e778      	b.n	8005662 <__aeabi_dadd+0x472>
 8005770:	464a      	mov	r2, r9
 8005772:	431a      	orrs	r2, r3
 8005774:	d000      	beq.n	8005778 <__aeabi_dadd+0x588>
 8005776:	e66b      	b.n	8005450 <__aeabi_dadd+0x260>
 8005778:	076b      	lsls	r3, r5, #29
 800577a:	08f9      	lsrs	r1, r7, #3
 800577c:	4319      	orrs	r1, r3
 800577e:	08eb      	lsrs	r3, r5, #3
 8005780:	e680      	b.n	8005484 <__aeabi_dadd+0x294>
 8005782:	4661      	mov	r1, ip
 8005784:	4339      	orrs	r1, r7
 8005786:	d054      	beq.n	8005832 <__aeabi_dadd+0x642>
 8005788:	4663      	mov	r3, ip
 800578a:	08f9      	lsrs	r1, r7, #3
 800578c:	075c      	lsls	r4, r3, #29
 800578e:	4321      	orrs	r1, r4
 8005790:	08db      	lsrs	r3, r3, #3
 8005792:	0004      	movs	r4, r0
 8005794:	e654      	b.n	8005440 <__aeabi_dadd+0x250>
 8005796:	464a      	mov	r2, r9
 8005798:	1abd      	subs	r5, r7, r2
 800579a:	42af      	cmp	r7, r5
 800579c:	4189      	sbcs	r1, r1
 800579e:	4662      	mov	r2, ip
 80057a0:	4249      	negs	r1, r1
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	1a5b      	subs	r3, r3, r1
 80057a6:	4698      	mov	r8, r3
 80057a8:	0004      	movs	r4, r0
 80057aa:	2601      	movs	r6, #1
 80057ac:	e56b      	b.n	8005286 <__aeabi_dadd+0x96>
 80057ae:	464a      	mov	r2, r9
 80057b0:	1bd5      	subs	r5, r2, r7
 80057b2:	45a9      	cmp	r9, r5
 80057b4:	4189      	sbcs	r1, r1
 80057b6:	4662      	mov	r2, ip
 80057b8:	4249      	negs	r1, r1
 80057ba:	1a9a      	subs	r2, r3, r2
 80057bc:	1a52      	subs	r2, r2, r1
 80057be:	4690      	mov	r8, r2
 80057c0:	0212      	lsls	r2, r2, #8
 80057c2:	d532      	bpl.n	800582a <__aeabi_dadd+0x63a>
 80057c4:	464a      	mov	r2, r9
 80057c6:	1abd      	subs	r5, r7, r2
 80057c8:	42af      	cmp	r7, r5
 80057ca:	4189      	sbcs	r1, r1
 80057cc:	4662      	mov	r2, ip
 80057ce:	4249      	negs	r1, r1
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	1a5b      	subs	r3, r3, r1
 80057d4:	4698      	mov	r8, r3
 80057d6:	0004      	movs	r4, r0
 80057d8:	e584      	b.n	80052e4 <__aeabi_dadd+0xf4>
 80057da:	4663      	mov	r3, ip
 80057dc:	08f9      	lsrs	r1, r7, #3
 80057de:	075a      	lsls	r2, r3, #29
 80057e0:	4311      	orrs	r1, r2
 80057e2:	08db      	lsrs	r3, r3, #3
 80057e4:	e64e      	b.n	8005484 <__aeabi_dadd+0x294>
 80057e6:	08f9      	lsrs	r1, r7, #3
 80057e8:	0768      	lsls	r0, r5, #29
 80057ea:	4301      	orrs	r1, r0
 80057ec:	08eb      	lsrs	r3, r5, #3
 80057ee:	e624      	b.n	800543a <__aeabi_dadd+0x24a>
 80057f0:	4662      	mov	r2, ip
 80057f2:	433a      	orrs	r2, r7
 80057f4:	d100      	bne.n	80057f8 <__aeabi_dadd+0x608>
 80057f6:	e698      	b.n	800552a <__aeabi_dadd+0x33a>
 80057f8:	464a      	mov	r2, r9
 80057fa:	08d1      	lsrs	r1, r2, #3
 80057fc:	075a      	lsls	r2, r3, #29
 80057fe:	4311      	orrs	r1, r2
 8005800:	08da      	lsrs	r2, r3, #3
 8005802:	2380      	movs	r3, #128	; 0x80
 8005804:	031b      	lsls	r3, r3, #12
 8005806:	421a      	tst	r2, r3
 8005808:	d008      	beq.n	800581c <__aeabi_dadd+0x62c>
 800580a:	4660      	mov	r0, ip
 800580c:	08c5      	lsrs	r5, r0, #3
 800580e:	421d      	tst	r5, r3
 8005810:	d104      	bne.n	800581c <__aeabi_dadd+0x62c>
 8005812:	4654      	mov	r4, sl
 8005814:	002a      	movs	r2, r5
 8005816:	08f9      	lsrs	r1, r7, #3
 8005818:	0743      	lsls	r3, r0, #29
 800581a:	4319      	orrs	r1, r3
 800581c:	0f4b      	lsrs	r3, r1, #29
 800581e:	00c9      	lsls	r1, r1, #3
 8005820:	075b      	lsls	r3, r3, #29
 8005822:	08c9      	lsrs	r1, r1, #3
 8005824:	4319      	orrs	r1, r3
 8005826:	0013      	movs	r3, r2
 8005828:	e62c      	b.n	8005484 <__aeabi_dadd+0x294>
 800582a:	4641      	mov	r1, r8
 800582c:	4329      	orrs	r1, r5
 800582e:	d000      	beq.n	8005832 <__aeabi_dadd+0x642>
 8005830:	e5fa      	b.n	8005428 <__aeabi_dadd+0x238>
 8005832:	2300      	movs	r3, #0
 8005834:	000a      	movs	r2, r1
 8005836:	2400      	movs	r4, #0
 8005838:	e602      	b.n	8005440 <__aeabi_dadd+0x250>
 800583a:	076b      	lsls	r3, r5, #29
 800583c:	08f9      	lsrs	r1, r7, #3
 800583e:	4319      	orrs	r1, r3
 8005840:	08eb      	lsrs	r3, r5, #3
 8005842:	e5fd      	b.n	8005440 <__aeabi_dadd+0x250>
 8005844:	4663      	mov	r3, ip
 8005846:	08f9      	lsrs	r1, r7, #3
 8005848:	075b      	lsls	r3, r3, #29
 800584a:	4319      	orrs	r1, r3
 800584c:	4663      	mov	r3, ip
 800584e:	0004      	movs	r4, r0
 8005850:	08db      	lsrs	r3, r3, #3
 8005852:	e617      	b.n	8005484 <__aeabi_dadd+0x294>
 8005854:	003d      	movs	r5, r7
 8005856:	444d      	add	r5, r9
 8005858:	4463      	add	r3, ip
 800585a:	454d      	cmp	r5, r9
 800585c:	4189      	sbcs	r1, r1
 800585e:	4698      	mov	r8, r3
 8005860:	4249      	negs	r1, r1
 8005862:	4488      	add	r8, r1
 8005864:	4643      	mov	r3, r8
 8005866:	021b      	lsls	r3, r3, #8
 8005868:	d400      	bmi.n	800586c <__aeabi_dadd+0x67c>
 800586a:	e5dd      	b.n	8005428 <__aeabi_dadd+0x238>
 800586c:	4642      	mov	r2, r8
 800586e:	4b14      	ldr	r3, [pc, #80]	; (80058c0 <__aeabi_dadd+0x6d0>)
 8005870:	2601      	movs	r6, #1
 8005872:	401a      	ands	r2, r3
 8005874:	4690      	mov	r8, r2
 8005876:	e5d7      	b.n	8005428 <__aeabi_dadd+0x238>
 8005878:	0010      	movs	r0, r2
 800587a:	001e      	movs	r6, r3
 800587c:	3820      	subs	r0, #32
 800587e:	40c6      	lsrs	r6, r0
 8005880:	2a20      	cmp	r2, #32
 8005882:	d005      	beq.n	8005890 <__aeabi_dadd+0x6a0>
 8005884:	2040      	movs	r0, #64	; 0x40
 8005886:	1a82      	subs	r2, r0, r2
 8005888:	4093      	lsls	r3, r2
 800588a:	464a      	mov	r2, r9
 800588c:	431a      	orrs	r2, r3
 800588e:	4691      	mov	r9, r2
 8005890:	464d      	mov	r5, r9
 8005892:	1e6b      	subs	r3, r5, #1
 8005894:	419d      	sbcs	r5, r3
 8005896:	4335      	orrs	r5, r6
 8005898:	e621      	b.n	80054de <__aeabi_dadd+0x2ee>
 800589a:	0002      	movs	r2, r0
 800589c:	2300      	movs	r3, #0
 800589e:	2100      	movs	r1, #0
 80058a0:	e540      	b.n	8005324 <__aeabi_dadd+0x134>
 80058a2:	464a      	mov	r2, r9
 80058a4:	19d5      	adds	r5, r2, r7
 80058a6:	42bd      	cmp	r5, r7
 80058a8:	4189      	sbcs	r1, r1
 80058aa:	4463      	add	r3, ip
 80058ac:	4698      	mov	r8, r3
 80058ae:	4249      	negs	r1, r1
 80058b0:	4488      	add	r8, r1
 80058b2:	e5b3      	b.n	800541c <__aeabi_dadd+0x22c>
 80058b4:	2100      	movs	r1, #0
 80058b6:	4a01      	ldr	r2, [pc, #4]	; (80058bc <__aeabi_dadd+0x6cc>)
 80058b8:	000b      	movs	r3, r1
 80058ba:	e533      	b.n	8005324 <__aeabi_dadd+0x134>
 80058bc:	000007ff 	.word	0x000007ff
 80058c0:	ff7fffff 	.word	0xff7fffff

080058c4 <__aeabi_ddiv>:
 80058c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058c6:	4657      	mov	r7, sl
 80058c8:	464e      	mov	r6, r9
 80058ca:	4645      	mov	r5, r8
 80058cc:	46de      	mov	lr, fp
 80058ce:	b5e0      	push	{r5, r6, r7, lr}
 80058d0:	4681      	mov	r9, r0
 80058d2:	0005      	movs	r5, r0
 80058d4:	030c      	lsls	r4, r1, #12
 80058d6:	0048      	lsls	r0, r1, #1
 80058d8:	4692      	mov	sl, r2
 80058da:	001f      	movs	r7, r3
 80058dc:	b085      	sub	sp, #20
 80058de:	0b24      	lsrs	r4, r4, #12
 80058e0:	0d40      	lsrs	r0, r0, #21
 80058e2:	0fce      	lsrs	r6, r1, #31
 80058e4:	2800      	cmp	r0, #0
 80058e6:	d059      	beq.n	800599c <__aeabi_ddiv+0xd8>
 80058e8:	4b87      	ldr	r3, [pc, #540]	; (8005b08 <__aeabi_ddiv+0x244>)
 80058ea:	4298      	cmp	r0, r3
 80058ec:	d100      	bne.n	80058f0 <__aeabi_ddiv+0x2c>
 80058ee:	e098      	b.n	8005a22 <__aeabi_ddiv+0x15e>
 80058f0:	0f6b      	lsrs	r3, r5, #29
 80058f2:	00e4      	lsls	r4, r4, #3
 80058f4:	431c      	orrs	r4, r3
 80058f6:	2380      	movs	r3, #128	; 0x80
 80058f8:	041b      	lsls	r3, r3, #16
 80058fa:	4323      	orrs	r3, r4
 80058fc:	4698      	mov	r8, r3
 80058fe:	4b83      	ldr	r3, [pc, #524]	; (8005b0c <__aeabi_ddiv+0x248>)
 8005900:	00ed      	lsls	r5, r5, #3
 8005902:	469b      	mov	fp, r3
 8005904:	2300      	movs	r3, #0
 8005906:	4699      	mov	r9, r3
 8005908:	4483      	add	fp, r0
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	033c      	lsls	r4, r7, #12
 800590e:	007b      	lsls	r3, r7, #1
 8005910:	4650      	mov	r0, sl
 8005912:	0b24      	lsrs	r4, r4, #12
 8005914:	0d5b      	lsrs	r3, r3, #21
 8005916:	0fff      	lsrs	r7, r7, #31
 8005918:	2b00      	cmp	r3, #0
 800591a:	d067      	beq.n	80059ec <__aeabi_ddiv+0x128>
 800591c:	4a7a      	ldr	r2, [pc, #488]	; (8005b08 <__aeabi_ddiv+0x244>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d018      	beq.n	8005954 <__aeabi_ddiv+0x90>
 8005922:	497a      	ldr	r1, [pc, #488]	; (8005b0c <__aeabi_ddiv+0x248>)
 8005924:	0f42      	lsrs	r2, r0, #29
 8005926:	468c      	mov	ip, r1
 8005928:	00e4      	lsls	r4, r4, #3
 800592a:	4659      	mov	r1, fp
 800592c:	4314      	orrs	r4, r2
 800592e:	2280      	movs	r2, #128	; 0x80
 8005930:	4463      	add	r3, ip
 8005932:	0412      	lsls	r2, r2, #16
 8005934:	1acb      	subs	r3, r1, r3
 8005936:	4314      	orrs	r4, r2
 8005938:	469b      	mov	fp, r3
 800593a:	00c2      	lsls	r2, r0, #3
 800593c:	2000      	movs	r0, #0
 800593e:	0033      	movs	r3, r6
 8005940:	407b      	eors	r3, r7
 8005942:	469a      	mov	sl, r3
 8005944:	464b      	mov	r3, r9
 8005946:	2b0f      	cmp	r3, #15
 8005948:	d900      	bls.n	800594c <__aeabi_ddiv+0x88>
 800594a:	e0ef      	b.n	8005b2c <__aeabi_ddiv+0x268>
 800594c:	4970      	ldr	r1, [pc, #448]	; (8005b10 <__aeabi_ddiv+0x24c>)
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	58cb      	ldr	r3, [r1, r3]
 8005952:	469f      	mov	pc, r3
 8005954:	4b6f      	ldr	r3, [pc, #444]	; (8005b14 <__aeabi_ddiv+0x250>)
 8005956:	4652      	mov	r2, sl
 8005958:	469c      	mov	ip, r3
 800595a:	4322      	orrs	r2, r4
 800595c:	44e3      	add	fp, ip
 800595e:	2a00      	cmp	r2, #0
 8005960:	d000      	beq.n	8005964 <__aeabi_ddiv+0xa0>
 8005962:	e095      	b.n	8005a90 <__aeabi_ddiv+0x1cc>
 8005964:	4649      	mov	r1, r9
 8005966:	2302      	movs	r3, #2
 8005968:	4319      	orrs	r1, r3
 800596a:	4689      	mov	r9, r1
 800596c:	2400      	movs	r4, #0
 800596e:	2002      	movs	r0, #2
 8005970:	e7e5      	b.n	800593e <__aeabi_ddiv+0x7a>
 8005972:	2300      	movs	r3, #0
 8005974:	2400      	movs	r4, #0
 8005976:	2500      	movs	r5, #0
 8005978:	4652      	mov	r2, sl
 800597a:	051b      	lsls	r3, r3, #20
 800597c:	4323      	orrs	r3, r4
 800597e:	07d2      	lsls	r2, r2, #31
 8005980:	4313      	orrs	r3, r2
 8005982:	0028      	movs	r0, r5
 8005984:	0019      	movs	r1, r3
 8005986:	b005      	add	sp, #20
 8005988:	bc3c      	pop	{r2, r3, r4, r5}
 800598a:	4690      	mov	r8, r2
 800598c:	4699      	mov	r9, r3
 800598e:	46a2      	mov	sl, r4
 8005990:	46ab      	mov	fp, r5
 8005992:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005994:	2400      	movs	r4, #0
 8005996:	2500      	movs	r5, #0
 8005998:	4b5b      	ldr	r3, [pc, #364]	; (8005b08 <__aeabi_ddiv+0x244>)
 800599a:	e7ed      	b.n	8005978 <__aeabi_ddiv+0xb4>
 800599c:	464b      	mov	r3, r9
 800599e:	4323      	orrs	r3, r4
 80059a0:	4698      	mov	r8, r3
 80059a2:	d100      	bne.n	80059a6 <__aeabi_ddiv+0xe2>
 80059a4:	e089      	b.n	8005aba <__aeabi_ddiv+0x1f6>
 80059a6:	2c00      	cmp	r4, #0
 80059a8:	d100      	bne.n	80059ac <__aeabi_ddiv+0xe8>
 80059aa:	e1e0      	b.n	8005d6e <__aeabi_ddiv+0x4aa>
 80059ac:	0020      	movs	r0, r4
 80059ae:	f001 fac3 	bl	8006f38 <__clzsi2>
 80059b2:	0001      	movs	r1, r0
 80059b4:	0002      	movs	r2, r0
 80059b6:	390b      	subs	r1, #11
 80059b8:	231d      	movs	r3, #29
 80059ba:	1a5b      	subs	r3, r3, r1
 80059bc:	4649      	mov	r1, r9
 80059be:	0010      	movs	r0, r2
 80059c0:	40d9      	lsrs	r1, r3
 80059c2:	3808      	subs	r0, #8
 80059c4:	4084      	lsls	r4, r0
 80059c6:	000b      	movs	r3, r1
 80059c8:	464d      	mov	r5, r9
 80059ca:	4323      	orrs	r3, r4
 80059cc:	4698      	mov	r8, r3
 80059ce:	4085      	lsls	r5, r0
 80059d0:	4851      	ldr	r0, [pc, #324]	; (8005b18 <__aeabi_ddiv+0x254>)
 80059d2:	033c      	lsls	r4, r7, #12
 80059d4:	1a83      	subs	r3, r0, r2
 80059d6:	469b      	mov	fp, r3
 80059d8:	2300      	movs	r3, #0
 80059da:	4699      	mov	r9, r3
 80059dc:	9300      	str	r3, [sp, #0]
 80059de:	007b      	lsls	r3, r7, #1
 80059e0:	4650      	mov	r0, sl
 80059e2:	0b24      	lsrs	r4, r4, #12
 80059e4:	0d5b      	lsrs	r3, r3, #21
 80059e6:	0fff      	lsrs	r7, r7, #31
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d197      	bne.n	800591c <__aeabi_ddiv+0x58>
 80059ec:	4652      	mov	r2, sl
 80059ee:	4322      	orrs	r2, r4
 80059f0:	d055      	beq.n	8005a9e <__aeabi_ddiv+0x1da>
 80059f2:	2c00      	cmp	r4, #0
 80059f4:	d100      	bne.n	80059f8 <__aeabi_ddiv+0x134>
 80059f6:	e1ca      	b.n	8005d8e <__aeabi_ddiv+0x4ca>
 80059f8:	0020      	movs	r0, r4
 80059fa:	f001 fa9d 	bl	8006f38 <__clzsi2>
 80059fe:	0002      	movs	r2, r0
 8005a00:	3a0b      	subs	r2, #11
 8005a02:	231d      	movs	r3, #29
 8005a04:	0001      	movs	r1, r0
 8005a06:	1a9b      	subs	r3, r3, r2
 8005a08:	4652      	mov	r2, sl
 8005a0a:	3908      	subs	r1, #8
 8005a0c:	40da      	lsrs	r2, r3
 8005a0e:	408c      	lsls	r4, r1
 8005a10:	4314      	orrs	r4, r2
 8005a12:	4652      	mov	r2, sl
 8005a14:	408a      	lsls	r2, r1
 8005a16:	4b41      	ldr	r3, [pc, #260]	; (8005b1c <__aeabi_ddiv+0x258>)
 8005a18:	4458      	add	r0, fp
 8005a1a:	469b      	mov	fp, r3
 8005a1c:	4483      	add	fp, r0
 8005a1e:	2000      	movs	r0, #0
 8005a20:	e78d      	b.n	800593e <__aeabi_ddiv+0x7a>
 8005a22:	464b      	mov	r3, r9
 8005a24:	4323      	orrs	r3, r4
 8005a26:	4698      	mov	r8, r3
 8005a28:	d140      	bne.n	8005aac <__aeabi_ddiv+0x1e8>
 8005a2a:	2308      	movs	r3, #8
 8005a2c:	4699      	mov	r9, r3
 8005a2e:	3b06      	subs	r3, #6
 8005a30:	2500      	movs	r5, #0
 8005a32:	4683      	mov	fp, r0
 8005a34:	9300      	str	r3, [sp, #0]
 8005a36:	e769      	b.n	800590c <__aeabi_ddiv+0x48>
 8005a38:	46b2      	mov	sl, r6
 8005a3a:	9b00      	ldr	r3, [sp, #0]
 8005a3c:	2b02      	cmp	r3, #2
 8005a3e:	d0a9      	beq.n	8005994 <__aeabi_ddiv+0xd0>
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	d100      	bne.n	8005a46 <__aeabi_ddiv+0x182>
 8005a44:	e211      	b.n	8005e6a <__aeabi_ddiv+0x5a6>
 8005a46:	2b01      	cmp	r3, #1
 8005a48:	d093      	beq.n	8005972 <__aeabi_ddiv+0xae>
 8005a4a:	4a35      	ldr	r2, [pc, #212]	; (8005b20 <__aeabi_ddiv+0x25c>)
 8005a4c:	445a      	add	r2, fp
 8005a4e:	2a00      	cmp	r2, #0
 8005a50:	dc00      	bgt.n	8005a54 <__aeabi_ddiv+0x190>
 8005a52:	e13c      	b.n	8005cce <__aeabi_ddiv+0x40a>
 8005a54:	076b      	lsls	r3, r5, #29
 8005a56:	d000      	beq.n	8005a5a <__aeabi_ddiv+0x196>
 8005a58:	e1a7      	b.n	8005daa <__aeabi_ddiv+0x4e6>
 8005a5a:	08ed      	lsrs	r5, r5, #3
 8005a5c:	4643      	mov	r3, r8
 8005a5e:	01db      	lsls	r3, r3, #7
 8005a60:	d506      	bpl.n	8005a70 <__aeabi_ddiv+0x1ac>
 8005a62:	4642      	mov	r2, r8
 8005a64:	4b2f      	ldr	r3, [pc, #188]	; (8005b24 <__aeabi_ddiv+0x260>)
 8005a66:	401a      	ands	r2, r3
 8005a68:	4690      	mov	r8, r2
 8005a6a:	2280      	movs	r2, #128	; 0x80
 8005a6c:	00d2      	lsls	r2, r2, #3
 8005a6e:	445a      	add	r2, fp
 8005a70:	4b2d      	ldr	r3, [pc, #180]	; (8005b28 <__aeabi_ddiv+0x264>)
 8005a72:	429a      	cmp	r2, r3
 8005a74:	dc8e      	bgt.n	8005994 <__aeabi_ddiv+0xd0>
 8005a76:	4643      	mov	r3, r8
 8005a78:	0552      	lsls	r2, r2, #21
 8005a7a:	0758      	lsls	r0, r3, #29
 8005a7c:	025c      	lsls	r4, r3, #9
 8005a7e:	4305      	orrs	r5, r0
 8005a80:	0b24      	lsrs	r4, r4, #12
 8005a82:	0d53      	lsrs	r3, r2, #21
 8005a84:	e778      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005a86:	46ba      	mov	sl, r7
 8005a88:	46a0      	mov	r8, r4
 8005a8a:	0015      	movs	r5, r2
 8005a8c:	9000      	str	r0, [sp, #0]
 8005a8e:	e7d4      	b.n	8005a3a <__aeabi_ddiv+0x176>
 8005a90:	464a      	mov	r2, r9
 8005a92:	2303      	movs	r3, #3
 8005a94:	431a      	orrs	r2, r3
 8005a96:	4691      	mov	r9, r2
 8005a98:	2003      	movs	r0, #3
 8005a9a:	4652      	mov	r2, sl
 8005a9c:	e74f      	b.n	800593e <__aeabi_ddiv+0x7a>
 8005a9e:	4649      	mov	r1, r9
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	4319      	orrs	r1, r3
 8005aa4:	4689      	mov	r9, r1
 8005aa6:	2400      	movs	r4, #0
 8005aa8:	2001      	movs	r0, #1
 8005aaa:	e748      	b.n	800593e <__aeabi_ddiv+0x7a>
 8005aac:	230c      	movs	r3, #12
 8005aae:	4699      	mov	r9, r3
 8005ab0:	3b09      	subs	r3, #9
 8005ab2:	46a0      	mov	r8, r4
 8005ab4:	4683      	mov	fp, r0
 8005ab6:	9300      	str	r3, [sp, #0]
 8005ab8:	e728      	b.n	800590c <__aeabi_ddiv+0x48>
 8005aba:	2304      	movs	r3, #4
 8005abc:	4699      	mov	r9, r3
 8005abe:	2300      	movs	r3, #0
 8005ac0:	469b      	mov	fp, r3
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	2500      	movs	r5, #0
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	e720      	b.n	800590c <__aeabi_ddiv+0x48>
 8005aca:	2300      	movs	r3, #0
 8005acc:	2480      	movs	r4, #128	; 0x80
 8005ace:	469a      	mov	sl, r3
 8005ad0:	2500      	movs	r5, #0
 8005ad2:	4b0d      	ldr	r3, [pc, #52]	; (8005b08 <__aeabi_ddiv+0x244>)
 8005ad4:	0324      	lsls	r4, r4, #12
 8005ad6:	e74f      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005ad8:	2380      	movs	r3, #128	; 0x80
 8005ada:	4641      	mov	r1, r8
 8005adc:	031b      	lsls	r3, r3, #12
 8005ade:	4219      	tst	r1, r3
 8005ae0:	d008      	beq.n	8005af4 <__aeabi_ddiv+0x230>
 8005ae2:	421c      	tst	r4, r3
 8005ae4:	d106      	bne.n	8005af4 <__aeabi_ddiv+0x230>
 8005ae6:	431c      	orrs	r4, r3
 8005ae8:	0324      	lsls	r4, r4, #12
 8005aea:	46ba      	mov	sl, r7
 8005aec:	0015      	movs	r5, r2
 8005aee:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <__aeabi_ddiv+0x244>)
 8005af0:	0b24      	lsrs	r4, r4, #12
 8005af2:	e741      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005af4:	2480      	movs	r4, #128	; 0x80
 8005af6:	4643      	mov	r3, r8
 8005af8:	0324      	lsls	r4, r4, #12
 8005afa:	431c      	orrs	r4, r3
 8005afc:	0324      	lsls	r4, r4, #12
 8005afe:	46b2      	mov	sl, r6
 8005b00:	4b01      	ldr	r3, [pc, #4]	; (8005b08 <__aeabi_ddiv+0x244>)
 8005b02:	0b24      	lsrs	r4, r4, #12
 8005b04:	e738      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005b06:	46c0      	nop			; (mov r8, r8)
 8005b08:	000007ff 	.word	0x000007ff
 8005b0c:	fffffc01 	.word	0xfffffc01
 8005b10:	08012900 	.word	0x08012900
 8005b14:	fffff801 	.word	0xfffff801
 8005b18:	fffffc0d 	.word	0xfffffc0d
 8005b1c:	000003f3 	.word	0x000003f3
 8005b20:	000003ff 	.word	0x000003ff
 8005b24:	feffffff 	.word	0xfeffffff
 8005b28:	000007fe 	.word	0x000007fe
 8005b2c:	4544      	cmp	r4, r8
 8005b2e:	d200      	bcs.n	8005b32 <__aeabi_ddiv+0x26e>
 8005b30:	e116      	b.n	8005d60 <__aeabi_ddiv+0x49c>
 8005b32:	d100      	bne.n	8005b36 <__aeabi_ddiv+0x272>
 8005b34:	e111      	b.n	8005d5a <__aeabi_ddiv+0x496>
 8005b36:	2301      	movs	r3, #1
 8005b38:	425b      	negs	r3, r3
 8005b3a:	469c      	mov	ip, r3
 8005b3c:	002e      	movs	r6, r5
 8005b3e:	4640      	mov	r0, r8
 8005b40:	2500      	movs	r5, #0
 8005b42:	44e3      	add	fp, ip
 8005b44:	0223      	lsls	r3, r4, #8
 8005b46:	0e14      	lsrs	r4, r2, #24
 8005b48:	431c      	orrs	r4, r3
 8005b4a:	0c1b      	lsrs	r3, r3, #16
 8005b4c:	4699      	mov	r9, r3
 8005b4e:	0423      	lsls	r3, r4, #16
 8005b50:	0c1f      	lsrs	r7, r3, #16
 8005b52:	0212      	lsls	r2, r2, #8
 8005b54:	4649      	mov	r1, r9
 8005b56:	9200      	str	r2, [sp, #0]
 8005b58:	9701      	str	r7, [sp, #4]
 8005b5a:	f7fe f9bf 	bl	8003edc <__aeabi_uidivmod>
 8005b5e:	0002      	movs	r2, r0
 8005b60:	437a      	muls	r2, r7
 8005b62:	040b      	lsls	r3, r1, #16
 8005b64:	0c31      	lsrs	r1, r6, #16
 8005b66:	4680      	mov	r8, r0
 8005b68:	4319      	orrs	r1, r3
 8005b6a:	428a      	cmp	r2, r1
 8005b6c:	d90b      	bls.n	8005b86 <__aeabi_ddiv+0x2c2>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	425b      	negs	r3, r3
 8005b72:	469c      	mov	ip, r3
 8005b74:	1909      	adds	r1, r1, r4
 8005b76:	44e0      	add	r8, ip
 8005b78:	428c      	cmp	r4, r1
 8005b7a:	d804      	bhi.n	8005b86 <__aeabi_ddiv+0x2c2>
 8005b7c:	428a      	cmp	r2, r1
 8005b7e:	d902      	bls.n	8005b86 <__aeabi_ddiv+0x2c2>
 8005b80:	1e83      	subs	r3, r0, #2
 8005b82:	4698      	mov	r8, r3
 8005b84:	1909      	adds	r1, r1, r4
 8005b86:	1a88      	subs	r0, r1, r2
 8005b88:	4649      	mov	r1, r9
 8005b8a:	f7fe f9a7 	bl	8003edc <__aeabi_uidivmod>
 8005b8e:	0409      	lsls	r1, r1, #16
 8005b90:	468c      	mov	ip, r1
 8005b92:	0431      	lsls	r1, r6, #16
 8005b94:	4666      	mov	r6, ip
 8005b96:	9a01      	ldr	r2, [sp, #4]
 8005b98:	0c09      	lsrs	r1, r1, #16
 8005b9a:	4342      	muls	r2, r0
 8005b9c:	0003      	movs	r3, r0
 8005b9e:	4331      	orrs	r1, r6
 8005ba0:	428a      	cmp	r2, r1
 8005ba2:	d904      	bls.n	8005bae <__aeabi_ddiv+0x2ea>
 8005ba4:	1909      	adds	r1, r1, r4
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	428c      	cmp	r4, r1
 8005baa:	d800      	bhi.n	8005bae <__aeabi_ddiv+0x2ea>
 8005bac:	e111      	b.n	8005dd2 <__aeabi_ddiv+0x50e>
 8005bae:	1a89      	subs	r1, r1, r2
 8005bb0:	4642      	mov	r2, r8
 8005bb2:	9e00      	ldr	r6, [sp, #0]
 8005bb4:	0412      	lsls	r2, r2, #16
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	0c33      	lsrs	r3, r6, #16
 8005bba:	001f      	movs	r7, r3
 8005bbc:	0c10      	lsrs	r0, r2, #16
 8005bbe:	4690      	mov	r8, r2
 8005bc0:	9302      	str	r3, [sp, #8]
 8005bc2:	0413      	lsls	r3, r2, #16
 8005bc4:	0432      	lsls	r2, r6, #16
 8005bc6:	0c16      	lsrs	r6, r2, #16
 8005bc8:	0032      	movs	r2, r6
 8005bca:	0c1b      	lsrs	r3, r3, #16
 8005bcc:	435a      	muls	r2, r3
 8005bce:	9603      	str	r6, [sp, #12]
 8005bd0:	437b      	muls	r3, r7
 8005bd2:	4346      	muls	r6, r0
 8005bd4:	4378      	muls	r0, r7
 8005bd6:	0c17      	lsrs	r7, r2, #16
 8005bd8:	46bc      	mov	ip, r7
 8005bda:	199b      	adds	r3, r3, r6
 8005bdc:	4463      	add	r3, ip
 8005bde:	429e      	cmp	r6, r3
 8005be0:	d903      	bls.n	8005bea <__aeabi_ddiv+0x326>
 8005be2:	2680      	movs	r6, #128	; 0x80
 8005be4:	0276      	lsls	r6, r6, #9
 8005be6:	46b4      	mov	ip, r6
 8005be8:	4460      	add	r0, ip
 8005bea:	0c1e      	lsrs	r6, r3, #16
 8005bec:	1830      	adds	r0, r6, r0
 8005bee:	0416      	lsls	r6, r2, #16
 8005bf0:	041b      	lsls	r3, r3, #16
 8005bf2:	0c36      	lsrs	r6, r6, #16
 8005bf4:	199e      	adds	r6, r3, r6
 8005bf6:	4281      	cmp	r1, r0
 8005bf8:	d200      	bcs.n	8005bfc <__aeabi_ddiv+0x338>
 8005bfa:	e09c      	b.n	8005d36 <__aeabi_ddiv+0x472>
 8005bfc:	d100      	bne.n	8005c00 <__aeabi_ddiv+0x33c>
 8005bfe:	e097      	b.n	8005d30 <__aeabi_ddiv+0x46c>
 8005c00:	1bae      	subs	r6, r5, r6
 8005c02:	1a09      	subs	r1, r1, r0
 8005c04:	42b5      	cmp	r5, r6
 8005c06:	4180      	sbcs	r0, r0
 8005c08:	4240      	negs	r0, r0
 8005c0a:	1a08      	subs	r0, r1, r0
 8005c0c:	4284      	cmp	r4, r0
 8005c0e:	d100      	bne.n	8005c12 <__aeabi_ddiv+0x34e>
 8005c10:	e111      	b.n	8005e36 <__aeabi_ddiv+0x572>
 8005c12:	4649      	mov	r1, r9
 8005c14:	f7fe f962 	bl	8003edc <__aeabi_uidivmod>
 8005c18:	9a01      	ldr	r2, [sp, #4]
 8005c1a:	040b      	lsls	r3, r1, #16
 8005c1c:	4342      	muls	r2, r0
 8005c1e:	0c31      	lsrs	r1, r6, #16
 8005c20:	0005      	movs	r5, r0
 8005c22:	4319      	orrs	r1, r3
 8005c24:	428a      	cmp	r2, r1
 8005c26:	d907      	bls.n	8005c38 <__aeabi_ddiv+0x374>
 8005c28:	1909      	adds	r1, r1, r4
 8005c2a:	3d01      	subs	r5, #1
 8005c2c:	428c      	cmp	r4, r1
 8005c2e:	d803      	bhi.n	8005c38 <__aeabi_ddiv+0x374>
 8005c30:	428a      	cmp	r2, r1
 8005c32:	d901      	bls.n	8005c38 <__aeabi_ddiv+0x374>
 8005c34:	1e85      	subs	r5, r0, #2
 8005c36:	1909      	adds	r1, r1, r4
 8005c38:	1a88      	subs	r0, r1, r2
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	f7fe f94e 	bl	8003edc <__aeabi_uidivmod>
 8005c40:	0409      	lsls	r1, r1, #16
 8005c42:	468c      	mov	ip, r1
 8005c44:	0431      	lsls	r1, r6, #16
 8005c46:	4666      	mov	r6, ip
 8005c48:	9a01      	ldr	r2, [sp, #4]
 8005c4a:	0c09      	lsrs	r1, r1, #16
 8005c4c:	4342      	muls	r2, r0
 8005c4e:	0003      	movs	r3, r0
 8005c50:	4331      	orrs	r1, r6
 8005c52:	428a      	cmp	r2, r1
 8005c54:	d907      	bls.n	8005c66 <__aeabi_ddiv+0x3a2>
 8005c56:	1909      	adds	r1, r1, r4
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	428c      	cmp	r4, r1
 8005c5c:	d803      	bhi.n	8005c66 <__aeabi_ddiv+0x3a2>
 8005c5e:	428a      	cmp	r2, r1
 8005c60:	d901      	bls.n	8005c66 <__aeabi_ddiv+0x3a2>
 8005c62:	1e83      	subs	r3, r0, #2
 8005c64:	1909      	adds	r1, r1, r4
 8005c66:	9e03      	ldr	r6, [sp, #12]
 8005c68:	1a89      	subs	r1, r1, r2
 8005c6a:	0032      	movs	r2, r6
 8005c6c:	042d      	lsls	r5, r5, #16
 8005c6e:	431d      	orrs	r5, r3
 8005c70:	9f02      	ldr	r7, [sp, #8]
 8005c72:	042b      	lsls	r3, r5, #16
 8005c74:	0c1b      	lsrs	r3, r3, #16
 8005c76:	435a      	muls	r2, r3
 8005c78:	437b      	muls	r3, r7
 8005c7a:	469c      	mov	ip, r3
 8005c7c:	0c28      	lsrs	r0, r5, #16
 8005c7e:	4346      	muls	r6, r0
 8005c80:	0c13      	lsrs	r3, r2, #16
 8005c82:	44b4      	add	ip, r6
 8005c84:	4463      	add	r3, ip
 8005c86:	4378      	muls	r0, r7
 8005c88:	429e      	cmp	r6, r3
 8005c8a:	d903      	bls.n	8005c94 <__aeabi_ddiv+0x3d0>
 8005c8c:	2680      	movs	r6, #128	; 0x80
 8005c8e:	0276      	lsls	r6, r6, #9
 8005c90:	46b4      	mov	ip, r6
 8005c92:	4460      	add	r0, ip
 8005c94:	0c1e      	lsrs	r6, r3, #16
 8005c96:	0412      	lsls	r2, r2, #16
 8005c98:	041b      	lsls	r3, r3, #16
 8005c9a:	0c12      	lsrs	r2, r2, #16
 8005c9c:	1830      	adds	r0, r6, r0
 8005c9e:	189b      	adds	r3, r3, r2
 8005ca0:	4281      	cmp	r1, r0
 8005ca2:	d306      	bcc.n	8005cb2 <__aeabi_ddiv+0x3ee>
 8005ca4:	d002      	beq.n	8005cac <__aeabi_ddiv+0x3e8>
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	431d      	orrs	r5, r3
 8005caa:	e6ce      	b.n	8005a4a <__aeabi_ddiv+0x186>
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d100      	bne.n	8005cb2 <__aeabi_ddiv+0x3ee>
 8005cb0:	e6cb      	b.n	8005a4a <__aeabi_ddiv+0x186>
 8005cb2:	1861      	adds	r1, r4, r1
 8005cb4:	1e6e      	subs	r6, r5, #1
 8005cb6:	42a1      	cmp	r1, r4
 8005cb8:	d200      	bcs.n	8005cbc <__aeabi_ddiv+0x3f8>
 8005cba:	e0a4      	b.n	8005e06 <__aeabi_ddiv+0x542>
 8005cbc:	4281      	cmp	r1, r0
 8005cbe:	d200      	bcs.n	8005cc2 <__aeabi_ddiv+0x3fe>
 8005cc0:	e0c9      	b.n	8005e56 <__aeabi_ddiv+0x592>
 8005cc2:	d100      	bne.n	8005cc6 <__aeabi_ddiv+0x402>
 8005cc4:	e0d9      	b.n	8005e7a <__aeabi_ddiv+0x5b6>
 8005cc6:	0035      	movs	r5, r6
 8005cc8:	e7ed      	b.n	8005ca6 <__aeabi_ddiv+0x3e2>
 8005cca:	2501      	movs	r5, #1
 8005ccc:	426d      	negs	r5, r5
 8005cce:	2101      	movs	r1, #1
 8005cd0:	1a89      	subs	r1, r1, r2
 8005cd2:	2938      	cmp	r1, #56	; 0x38
 8005cd4:	dd00      	ble.n	8005cd8 <__aeabi_ddiv+0x414>
 8005cd6:	e64c      	b.n	8005972 <__aeabi_ddiv+0xae>
 8005cd8:	291f      	cmp	r1, #31
 8005cda:	dc00      	bgt.n	8005cde <__aeabi_ddiv+0x41a>
 8005cdc:	e07f      	b.n	8005dde <__aeabi_ddiv+0x51a>
 8005cde:	231f      	movs	r3, #31
 8005ce0:	425b      	negs	r3, r3
 8005ce2:	1a9a      	subs	r2, r3, r2
 8005ce4:	4643      	mov	r3, r8
 8005ce6:	40d3      	lsrs	r3, r2
 8005ce8:	2920      	cmp	r1, #32
 8005cea:	d004      	beq.n	8005cf6 <__aeabi_ddiv+0x432>
 8005cec:	4644      	mov	r4, r8
 8005cee:	4a65      	ldr	r2, [pc, #404]	; (8005e84 <__aeabi_ddiv+0x5c0>)
 8005cf0:	445a      	add	r2, fp
 8005cf2:	4094      	lsls	r4, r2
 8005cf4:	4325      	orrs	r5, r4
 8005cf6:	1e6a      	subs	r2, r5, #1
 8005cf8:	4195      	sbcs	r5, r2
 8005cfa:	2207      	movs	r2, #7
 8005cfc:	432b      	orrs	r3, r5
 8005cfe:	0015      	movs	r5, r2
 8005d00:	2400      	movs	r4, #0
 8005d02:	401d      	ands	r5, r3
 8005d04:	421a      	tst	r2, r3
 8005d06:	d100      	bne.n	8005d0a <__aeabi_ddiv+0x446>
 8005d08:	e0a1      	b.n	8005e4e <__aeabi_ddiv+0x58a>
 8005d0a:	220f      	movs	r2, #15
 8005d0c:	2400      	movs	r4, #0
 8005d0e:	401a      	ands	r2, r3
 8005d10:	2a04      	cmp	r2, #4
 8005d12:	d100      	bne.n	8005d16 <__aeabi_ddiv+0x452>
 8005d14:	e098      	b.n	8005e48 <__aeabi_ddiv+0x584>
 8005d16:	1d1a      	adds	r2, r3, #4
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	419b      	sbcs	r3, r3
 8005d1c:	425b      	negs	r3, r3
 8005d1e:	18e4      	adds	r4, r4, r3
 8005d20:	0013      	movs	r3, r2
 8005d22:	0222      	lsls	r2, r4, #8
 8005d24:	d400      	bmi.n	8005d28 <__aeabi_ddiv+0x464>
 8005d26:	e08f      	b.n	8005e48 <__aeabi_ddiv+0x584>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	2400      	movs	r4, #0
 8005d2c:	2500      	movs	r5, #0
 8005d2e:	e623      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005d30:	42b5      	cmp	r5, r6
 8005d32:	d300      	bcc.n	8005d36 <__aeabi_ddiv+0x472>
 8005d34:	e764      	b.n	8005c00 <__aeabi_ddiv+0x33c>
 8005d36:	4643      	mov	r3, r8
 8005d38:	1e5a      	subs	r2, r3, #1
 8005d3a:	9b00      	ldr	r3, [sp, #0]
 8005d3c:	469c      	mov	ip, r3
 8005d3e:	4465      	add	r5, ip
 8005d40:	001f      	movs	r7, r3
 8005d42:	429d      	cmp	r5, r3
 8005d44:	419b      	sbcs	r3, r3
 8005d46:	425b      	negs	r3, r3
 8005d48:	191b      	adds	r3, r3, r4
 8005d4a:	18c9      	adds	r1, r1, r3
 8005d4c:	428c      	cmp	r4, r1
 8005d4e:	d23a      	bcs.n	8005dc6 <__aeabi_ddiv+0x502>
 8005d50:	4288      	cmp	r0, r1
 8005d52:	d863      	bhi.n	8005e1c <__aeabi_ddiv+0x558>
 8005d54:	d060      	beq.n	8005e18 <__aeabi_ddiv+0x554>
 8005d56:	4690      	mov	r8, r2
 8005d58:	e752      	b.n	8005c00 <__aeabi_ddiv+0x33c>
 8005d5a:	42aa      	cmp	r2, r5
 8005d5c:	d900      	bls.n	8005d60 <__aeabi_ddiv+0x49c>
 8005d5e:	e6ea      	b.n	8005b36 <__aeabi_ddiv+0x272>
 8005d60:	4643      	mov	r3, r8
 8005d62:	07de      	lsls	r6, r3, #31
 8005d64:	0858      	lsrs	r0, r3, #1
 8005d66:	086b      	lsrs	r3, r5, #1
 8005d68:	431e      	orrs	r6, r3
 8005d6a:	07ed      	lsls	r5, r5, #31
 8005d6c:	e6ea      	b.n	8005b44 <__aeabi_ddiv+0x280>
 8005d6e:	4648      	mov	r0, r9
 8005d70:	f001 f8e2 	bl	8006f38 <__clzsi2>
 8005d74:	0001      	movs	r1, r0
 8005d76:	0002      	movs	r2, r0
 8005d78:	3115      	adds	r1, #21
 8005d7a:	3220      	adds	r2, #32
 8005d7c:	291c      	cmp	r1, #28
 8005d7e:	dc00      	bgt.n	8005d82 <__aeabi_ddiv+0x4be>
 8005d80:	e61a      	b.n	80059b8 <__aeabi_ddiv+0xf4>
 8005d82:	464b      	mov	r3, r9
 8005d84:	3808      	subs	r0, #8
 8005d86:	4083      	lsls	r3, r0
 8005d88:	2500      	movs	r5, #0
 8005d8a:	4698      	mov	r8, r3
 8005d8c:	e620      	b.n	80059d0 <__aeabi_ddiv+0x10c>
 8005d8e:	f001 f8d3 	bl	8006f38 <__clzsi2>
 8005d92:	0003      	movs	r3, r0
 8005d94:	001a      	movs	r2, r3
 8005d96:	3215      	adds	r2, #21
 8005d98:	3020      	adds	r0, #32
 8005d9a:	2a1c      	cmp	r2, #28
 8005d9c:	dc00      	bgt.n	8005da0 <__aeabi_ddiv+0x4dc>
 8005d9e:	e630      	b.n	8005a02 <__aeabi_ddiv+0x13e>
 8005da0:	4654      	mov	r4, sl
 8005da2:	3b08      	subs	r3, #8
 8005da4:	2200      	movs	r2, #0
 8005da6:	409c      	lsls	r4, r3
 8005da8:	e635      	b.n	8005a16 <__aeabi_ddiv+0x152>
 8005daa:	230f      	movs	r3, #15
 8005dac:	402b      	ands	r3, r5
 8005dae:	2b04      	cmp	r3, #4
 8005db0:	d100      	bne.n	8005db4 <__aeabi_ddiv+0x4f0>
 8005db2:	e652      	b.n	8005a5a <__aeabi_ddiv+0x196>
 8005db4:	2305      	movs	r3, #5
 8005db6:	425b      	negs	r3, r3
 8005db8:	42ab      	cmp	r3, r5
 8005dba:	419b      	sbcs	r3, r3
 8005dbc:	3504      	adds	r5, #4
 8005dbe:	425b      	negs	r3, r3
 8005dc0:	08ed      	lsrs	r5, r5, #3
 8005dc2:	4498      	add	r8, r3
 8005dc4:	e64a      	b.n	8005a5c <__aeabi_ddiv+0x198>
 8005dc6:	428c      	cmp	r4, r1
 8005dc8:	d1c5      	bne.n	8005d56 <__aeabi_ddiv+0x492>
 8005dca:	42af      	cmp	r7, r5
 8005dcc:	d9c0      	bls.n	8005d50 <__aeabi_ddiv+0x48c>
 8005dce:	4690      	mov	r8, r2
 8005dd0:	e716      	b.n	8005c00 <__aeabi_ddiv+0x33c>
 8005dd2:	428a      	cmp	r2, r1
 8005dd4:	d800      	bhi.n	8005dd8 <__aeabi_ddiv+0x514>
 8005dd6:	e6ea      	b.n	8005bae <__aeabi_ddiv+0x2ea>
 8005dd8:	1e83      	subs	r3, r0, #2
 8005dda:	1909      	adds	r1, r1, r4
 8005ddc:	e6e7      	b.n	8005bae <__aeabi_ddiv+0x2ea>
 8005dde:	4a2a      	ldr	r2, [pc, #168]	; (8005e88 <__aeabi_ddiv+0x5c4>)
 8005de0:	0028      	movs	r0, r5
 8005de2:	445a      	add	r2, fp
 8005de4:	4643      	mov	r3, r8
 8005de6:	4095      	lsls	r5, r2
 8005de8:	4093      	lsls	r3, r2
 8005dea:	40c8      	lsrs	r0, r1
 8005dec:	1e6a      	subs	r2, r5, #1
 8005dee:	4195      	sbcs	r5, r2
 8005df0:	4644      	mov	r4, r8
 8005df2:	4303      	orrs	r3, r0
 8005df4:	432b      	orrs	r3, r5
 8005df6:	40cc      	lsrs	r4, r1
 8005df8:	075a      	lsls	r2, r3, #29
 8005dfa:	d092      	beq.n	8005d22 <__aeabi_ddiv+0x45e>
 8005dfc:	220f      	movs	r2, #15
 8005dfe:	401a      	ands	r2, r3
 8005e00:	2a04      	cmp	r2, #4
 8005e02:	d188      	bne.n	8005d16 <__aeabi_ddiv+0x452>
 8005e04:	e78d      	b.n	8005d22 <__aeabi_ddiv+0x45e>
 8005e06:	0035      	movs	r5, r6
 8005e08:	4281      	cmp	r1, r0
 8005e0a:	d000      	beq.n	8005e0e <__aeabi_ddiv+0x54a>
 8005e0c:	e74b      	b.n	8005ca6 <__aeabi_ddiv+0x3e2>
 8005e0e:	9a00      	ldr	r2, [sp, #0]
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d000      	beq.n	8005e16 <__aeabi_ddiv+0x552>
 8005e14:	e747      	b.n	8005ca6 <__aeabi_ddiv+0x3e2>
 8005e16:	e618      	b.n	8005a4a <__aeabi_ddiv+0x186>
 8005e18:	42ae      	cmp	r6, r5
 8005e1a:	d99c      	bls.n	8005d56 <__aeabi_ddiv+0x492>
 8005e1c:	2302      	movs	r3, #2
 8005e1e:	425b      	negs	r3, r3
 8005e20:	469c      	mov	ip, r3
 8005e22:	9b00      	ldr	r3, [sp, #0]
 8005e24:	44e0      	add	r8, ip
 8005e26:	469c      	mov	ip, r3
 8005e28:	4465      	add	r5, ip
 8005e2a:	429d      	cmp	r5, r3
 8005e2c:	419b      	sbcs	r3, r3
 8005e2e:	425b      	negs	r3, r3
 8005e30:	191b      	adds	r3, r3, r4
 8005e32:	18c9      	adds	r1, r1, r3
 8005e34:	e6e4      	b.n	8005c00 <__aeabi_ddiv+0x33c>
 8005e36:	4a15      	ldr	r2, [pc, #84]	; (8005e8c <__aeabi_ddiv+0x5c8>)
 8005e38:	445a      	add	r2, fp
 8005e3a:	2a00      	cmp	r2, #0
 8005e3c:	dc00      	bgt.n	8005e40 <__aeabi_ddiv+0x57c>
 8005e3e:	e744      	b.n	8005cca <__aeabi_ddiv+0x406>
 8005e40:	2301      	movs	r3, #1
 8005e42:	2500      	movs	r5, #0
 8005e44:	4498      	add	r8, r3
 8005e46:	e609      	b.n	8005a5c <__aeabi_ddiv+0x198>
 8005e48:	0765      	lsls	r5, r4, #29
 8005e4a:	0264      	lsls	r4, r4, #9
 8005e4c:	0b24      	lsrs	r4, r4, #12
 8005e4e:	08db      	lsrs	r3, r3, #3
 8005e50:	431d      	orrs	r5, r3
 8005e52:	2300      	movs	r3, #0
 8005e54:	e590      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005e56:	9e00      	ldr	r6, [sp, #0]
 8005e58:	3d02      	subs	r5, #2
 8005e5a:	0072      	lsls	r2, r6, #1
 8005e5c:	42b2      	cmp	r2, r6
 8005e5e:	41bf      	sbcs	r7, r7
 8005e60:	427f      	negs	r7, r7
 8005e62:	193c      	adds	r4, r7, r4
 8005e64:	1909      	adds	r1, r1, r4
 8005e66:	9200      	str	r2, [sp, #0]
 8005e68:	e7ce      	b.n	8005e08 <__aeabi_ddiv+0x544>
 8005e6a:	2480      	movs	r4, #128	; 0x80
 8005e6c:	4643      	mov	r3, r8
 8005e6e:	0324      	lsls	r4, r4, #12
 8005e70:	431c      	orrs	r4, r3
 8005e72:	0324      	lsls	r4, r4, #12
 8005e74:	4b06      	ldr	r3, [pc, #24]	; (8005e90 <__aeabi_ddiv+0x5cc>)
 8005e76:	0b24      	lsrs	r4, r4, #12
 8005e78:	e57e      	b.n	8005978 <__aeabi_ddiv+0xb4>
 8005e7a:	9a00      	ldr	r2, [sp, #0]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d3ea      	bcc.n	8005e56 <__aeabi_ddiv+0x592>
 8005e80:	0035      	movs	r5, r6
 8005e82:	e7c4      	b.n	8005e0e <__aeabi_ddiv+0x54a>
 8005e84:	0000043e 	.word	0x0000043e
 8005e88:	0000041e 	.word	0x0000041e
 8005e8c:	000003ff 	.word	0x000003ff
 8005e90:	000007ff 	.word	0x000007ff

08005e94 <__eqdf2>:
 8005e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e96:	464f      	mov	r7, r9
 8005e98:	4646      	mov	r6, r8
 8005e9a:	46d6      	mov	lr, sl
 8005e9c:	4694      	mov	ip, r2
 8005e9e:	4691      	mov	r9, r2
 8005ea0:	031a      	lsls	r2, r3, #12
 8005ea2:	0b12      	lsrs	r2, r2, #12
 8005ea4:	4d18      	ldr	r5, [pc, #96]	; (8005f08 <__eqdf2+0x74>)
 8005ea6:	b5c0      	push	{r6, r7, lr}
 8005ea8:	004c      	lsls	r4, r1, #1
 8005eaa:	030f      	lsls	r7, r1, #12
 8005eac:	4692      	mov	sl, r2
 8005eae:	005a      	lsls	r2, r3, #1
 8005eb0:	0006      	movs	r6, r0
 8005eb2:	4680      	mov	r8, r0
 8005eb4:	0b3f      	lsrs	r7, r7, #12
 8005eb6:	2001      	movs	r0, #1
 8005eb8:	0d64      	lsrs	r4, r4, #21
 8005eba:	0fc9      	lsrs	r1, r1, #31
 8005ebc:	0d52      	lsrs	r2, r2, #21
 8005ebe:	0fdb      	lsrs	r3, r3, #31
 8005ec0:	42ac      	cmp	r4, r5
 8005ec2:	d00a      	beq.n	8005eda <__eqdf2+0x46>
 8005ec4:	42aa      	cmp	r2, r5
 8005ec6:	d003      	beq.n	8005ed0 <__eqdf2+0x3c>
 8005ec8:	4294      	cmp	r4, r2
 8005eca:	d101      	bne.n	8005ed0 <__eqdf2+0x3c>
 8005ecc:	4557      	cmp	r7, sl
 8005ece:	d00d      	beq.n	8005eec <__eqdf2+0x58>
 8005ed0:	bc1c      	pop	{r2, r3, r4}
 8005ed2:	4690      	mov	r8, r2
 8005ed4:	4699      	mov	r9, r3
 8005ed6:	46a2      	mov	sl, r4
 8005ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eda:	003d      	movs	r5, r7
 8005edc:	4335      	orrs	r5, r6
 8005ede:	d1f7      	bne.n	8005ed0 <__eqdf2+0x3c>
 8005ee0:	42a2      	cmp	r2, r4
 8005ee2:	d1f5      	bne.n	8005ed0 <__eqdf2+0x3c>
 8005ee4:	4652      	mov	r2, sl
 8005ee6:	4665      	mov	r5, ip
 8005ee8:	432a      	orrs	r2, r5
 8005eea:	d1f1      	bne.n	8005ed0 <__eqdf2+0x3c>
 8005eec:	2001      	movs	r0, #1
 8005eee:	45c8      	cmp	r8, r9
 8005ef0:	d1ee      	bne.n	8005ed0 <__eqdf2+0x3c>
 8005ef2:	4299      	cmp	r1, r3
 8005ef4:	d006      	beq.n	8005f04 <__eqdf2+0x70>
 8005ef6:	2c00      	cmp	r4, #0
 8005ef8:	d1ea      	bne.n	8005ed0 <__eqdf2+0x3c>
 8005efa:	433e      	orrs	r6, r7
 8005efc:	0030      	movs	r0, r6
 8005efe:	1e46      	subs	r6, r0, #1
 8005f00:	41b0      	sbcs	r0, r6
 8005f02:	e7e5      	b.n	8005ed0 <__eqdf2+0x3c>
 8005f04:	2000      	movs	r0, #0
 8005f06:	e7e3      	b.n	8005ed0 <__eqdf2+0x3c>
 8005f08:	000007ff 	.word	0x000007ff

08005f0c <__gedf2>:
 8005f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f0e:	464e      	mov	r6, r9
 8005f10:	4645      	mov	r5, r8
 8005f12:	4657      	mov	r7, sl
 8005f14:	46de      	mov	lr, fp
 8005f16:	0004      	movs	r4, r0
 8005f18:	0018      	movs	r0, r3
 8005f1a:	b5e0      	push	{r5, r6, r7, lr}
 8005f1c:	0016      	movs	r6, r2
 8005f1e:	031b      	lsls	r3, r3, #12
 8005f20:	0b1b      	lsrs	r3, r3, #12
 8005f22:	4d32      	ldr	r5, [pc, #200]	; (8005fec <__gedf2+0xe0>)
 8005f24:	030f      	lsls	r7, r1, #12
 8005f26:	004a      	lsls	r2, r1, #1
 8005f28:	4699      	mov	r9, r3
 8005f2a:	0043      	lsls	r3, r0, #1
 8005f2c:	46a4      	mov	ip, r4
 8005f2e:	46b0      	mov	r8, r6
 8005f30:	0b3f      	lsrs	r7, r7, #12
 8005f32:	0d52      	lsrs	r2, r2, #21
 8005f34:	0fc9      	lsrs	r1, r1, #31
 8005f36:	0d5b      	lsrs	r3, r3, #21
 8005f38:	0fc0      	lsrs	r0, r0, #31
 8005f3a:	42aa      	cmp	r2, r5
 8005f3c:	d029      	beq.n	8005f92 <__gedf2+0x86>
 8005f3e:	42ab      	cmp	r3, r5
 8005f40:	d018      	beq.n	8005f74 <__gedf2+0x68>
 8005f42:	2a00      	cmp	r2, #0
 8005f44:	d12a      	bne.n	8005f9c <__gedf2+0x90>
 8005f46:	433c      	orrs	r4, r7
 8005f48:	46a3      	mov	fp, r4
 8005f4a:	4265      	negs	r5, r4
 8005f4c:	4165      	adcs	r5, r4
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d102      	bne.n	8005f58 <__gedf2+0x4c>
 8005f52:	464c      	mov	r4, r9
 8005f54:	4326      	orrs	r6, r4
 8005f56:	d027      	beq.n	8005fa8 <__gedf2+0x9c>
 8005f58:	2d00      	cmp	r5, #0
 8005f5a:	d115      	bne.n	8005f88 <__gedf2+0x7c>
 8005f5c:	4281      	cmp	r1, r0
 8005f5e:	d028      	beq.n	8005fb2 <__gedf2+0xa6>
 8005f60:	2002      	movs	r0, #2
 8005f62:	3901      	subs	r1, #1
 8005f64:	4008      	ands	r0, r1
 8005f66:	3801      	subs	r0, #1
 8005f68:	bc3c      	pop	{r2, r3, r4, r5}
 8005f6a:	4690      	mov	r8, r2
 8005f6c:	4699      	mov	r9, r3
 8005f6e:	46a2      	mov	sl, r4
 8005f70:	46ab      	mov	fp, r5
 8005f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f74:	464d      	mov	r5, r9
 8005f76:	432e      	orrs	r6, r5
 8005f78:	d12f      	bne.n	8005fda <__gedf2+0xce>
 8005f7a:	2a00      	cmp	r2, #0
 8005f7c:	d1ee      	bne.n	8005f5c <__gedf2+0x50>
 8005f7e:	433c      	orrs	r4, r7
 8005f80:	4265      	negs	r5, r4
 8005f82:	4165      	adcs	r5, r4
 8005f84:	2d00      	cmp	r5, #0
 8005f86:	d0e9      	beq.n	8005f5c <__gedf2+0x50>
 8005f88:	2800      	cmp	r0, #0
 8005f8a:	d1ed      	bne.n	8005f68 <__gedf2+0x5c>
 8005f8c:	2001      	movs	r0, #1
 8005f8e:	4240      	negs	r0, r0
 8005f90:	e7ea      	b.n	8005f68 <__gedf2+0x5c>
 8005f92:	003d      	movs	r5, r7
 8005f94:	4325      	orrs	r5, r4
 8005f96:	d120      	bne.n	8005fda <__gedf2+0xce>
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d0eb      	beq.n	8005f74 <__gedf2+0x68>
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d1dd      	bne.n	8005f5c <__gedf2+0x50>
 8005fa0:	464c      	mov	r4, r9
 8005fa2:	4326      	orrs	r6, r4
 8005fa4:	d1da      	bne.n	8005f5c <__gedf2+0x50>
 8005fa6:	e7db      	b.n	8005f60 <__gedf2+0x54>
 8005fa8:	465b      	mov	r3, fp
 8005faa:	2000      	movs	r0, #0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d0db      	beq.n	8005f68 <__gedf2+0x5c>
 8005fb0:	e7d6      	b.n	8005f60 <__gedf2+0x54>
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	dc0a      	bgt.n	8005fcc <__gedf2+0xc0>
 8005fb6:	dbe7      	blt.n	8005f88 <__gedf2+0x7c>
 8005fb8:	454f      	cmp	r7, r9
 8005fba:	d8d1      	bhi.n	8005f60 <__gedf2+0x54>
 8005fbc:	d010      	beq.n	8005fe0 <__gedf2+0xd4>
 8005fbe:	2000      	movs	r0, #0
 8005fc0:	454f      	cmp	r7, r9
 8005fc2:	d2d1      	bcs.n	8005f68 <__gedf2+0x5c>
 8005fc4:	2900      	cmp	r1, #0
 8005fc6:	d0e1      	beq.n	8005f8c <__gedf2+0x80>
 8005fc8:	0008      	movs	r0, r1
 8005fca:	e7cd      	b.n	8005f68 <__gedf2+0x5c>
 8005fcc:	4243      	negs	r3, r0
 8005fce:	4158      	adcs	r0, r3
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	4240      	negs	r0, r0
 8005fd4:	4018      	ands	r0, r3
 8005fd6:	3801      	subs	r0, #1
 8005fd8:	e7c6      	b.n	8005f68 <__gedf2+0x5c>
 8005fda:	2002      	movs	r0, #2
 8005fdc:	4240      	negs	r0, r0
 8005fde:	e7c3      	b.n	8005f68 <__gedf2+0x5c>
 8005fe0:	45c4      	cmp	ip, r8
 8005fe2:	d8bd      	bhi.n	8005f60 <__gedf2+0x54>
 8005fe4:	2000      	movs	r0, #0
 8005fe6:	45c4      	cmp	ip, r8
 8005fe8:	d2be      	bcs.n	8005f68 <__gedf2+0x5c>
 8005fea:	e7eb      	b.n	8005fc4 <__gedf2+0xb8>
 8005fec:	000007ff 	.word	0x000007ff

08005ff0 <__ledf2>:
 8005ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ff2:	464e      	mov	r6, r9
 8005ff4:	4645      	mov	r5, r8
 8005ff6:	4657      	mov	r7, sl
 8005ff8:	46de      	mov	lr, fp
 8005ffa:	0004      	movs	r4, r0
 8005ffc:	0018      	movs	r0, r3
 8005ffe:	b5e0      	push	{r5, r6, r7, lr}
 8006000:	0016      	movs	r6, r2
 8006002:	031b      	lsls	r3, r3, #12
 8006004:	0b1b      	lsrs	r3, r3, #12
 8006006:	4d31      	ldr	r5, [pc, #196]	; (80060cc <__ledf2+0xdc>)
 8006008:	030f      	lsls	r7, r1, #12
 800600a:	004a      	lsls	r2, r1, #1
 800600c:	4699      	mov	r9, r3
 800600e:	0043      	lsls	r3, r0, #1
 8006010:	46a4      	mov	ip, r4
 8006012:	46b0      	mov	r8, r6
 8006014:	0b3f      	lsrs	r7, r7, #12
 8006016:	0d52      	lsrs	r2, r2, #21
 8006018:	0fc9      	lsrs	r1, r1, #31
 800601a:	0d5b      	lsrs	r3, r3, #21
 800601c:	0fc0      	lsrs	r0, r0, #31
 800601e:	42aa      	cmp	r2, r5
 8006020:	d011      	beq.n	8006046 <__ledf2+0x56>
 8006022:	42ab      	cmp	r3, r5
 8006024:	d014      	beq.n	8006050 <__ledf2+0x60>
 8006026:	2a00      	cmp	r2, #0
 8006028:	d12f      	bne.n	800608a <__ledf2+0x9a>
 800602a:	433c      	orrs	r4, r7
 800602c:	46a3      	mov	fp, r4
 800602e:	4265      	negs	r5, r4
 8006030:	4165      	adcs	r5, r4
 8006032:	2b00      	cmp	r3, #0
 8006034:	d114      	bne.n	8006060 <__ledf2+0x70>
 8006036:	464c      	mov	r4, r9
 8006038:	4326      	orrs	r6, r4
 800603a:	d111      	bne.n	8006060 <__ledf2+0x70>
 800603c:	465b      	mov	r3, fp
 800603e:	2000      	movs	r0, #0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d017      	beq.n	8006074 <__ledf2+0x84>
 8006044:	e010      	b.n	8006068 <__ledf2+0x78>
 8006046:	003d      	movs	r5, r7
 8006048:	4325      	orrs	r5, r4
 800604a:	d112      	bne.n	8006072 <__ledf2+0x82>
 800604c:	4293      	cmp	r3, r2
 800604e:	d11c      	bne.n	800608a <__ledf2+0x9a>
 8006050:	464d      	mov	r5, r9
 8006052:	432e      	orrs	r6, r5
 8006054:	d10d      	bne.n	8006072 <__ledf2+0x82>
 8006056:	2a00      	cmp	r2, #0
 8006058:	d104      	bne.n	8006064 <__ledf2+0x74>
 800605a:	433c      	orrs	r4, r7
 800605c:	4265      	negs	r5, r4
 800605e:	4165      	adcs	r5, r4
 8006060:	2d00      	cmp	r5, #0
 8006062:	d10d      	bne.n	8006080 <__ledf2+0x90>
 8006064:	4281      	cmp	r1, r0
 8006066:	d016      	beq.n	8006096 <__ledf2+0xa6>
 8006068:	2002      	movs	r0, #2
 800606a:	3901      	subs	r1, #1
 800606c:	4008      	ands	r0, r1
 800606e:	3801      	subs	r0, #1
 8006070:	e000      	b.n	8006074 <__ledf2+0x84>
 8006072:	2002      	movs	r0, #2
 8006074:	bc3c      	pop	{r2, r3, r4, r5}
 8006076:	4690      	mov	r8, r2
 8006078:	4699      	mov	r9, r3
 800607a:	46a2      	mov	sl, r4
 800607c:	46ab      	mov	fp, r5
 800607e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006080:	2800      	cmp	r0, #0
 8006082:	d1f7      	bne.n	8006074 <__ledf2+0x84>
 8006084:	2001      	movs	r0, #1
 8006086:	4240      	negs	r0, r0
 8006088:	e7f4      	b.n	8006074 <__ledf2+0x84>
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1ea      	bne.n	8006064 <__ledf2+0x74>
 800608e:	464c      	mov	r4, r9
 8006090:	4326      	orrs	r6, r4
 8006092:	d1e7      	bne.n	8006064 <__ledf2+0x74>
 8006094:	e7e8      	b.n	8006068 <__ledf2+0x78>
 8006096:	429a      	cmp	r2, r3
 8006098:	dd06      	ble.n	80060a8 <__ledf2+0xb8>
 800609a:	4243      	negs	r3, r0
 800609c:	4158      	adcs	r0, r3
 800609e:	2302      	movs	r3, #2
 80060a0:	4240      	negs	r0, r0
 80060a2:	4018      	ands	r0, r3
 80060a4:	3801      	subs	r0, #1
 80060a6:	e7e5      	b.n	8006074 <__ledf2+0x84>
 80060a8:	429a      	cmp	r2, r3
 80060aa:	dbe9      	blt.n	8006080 <__ledf2+0x90>
 80060ac:	454f      	cmp	r7, r9
 80060ae:	d8db      	bhi.n	8006068 <__ledf2+0x78>
 80060b0:	d006      	beq.n	80060c0 <__ledf2+0xd0>
 80060b2:	2000      	movs	r0, #0
 80060b4:	454f      	cmp	r7, r9
 80060b6:	d2dd      	bcs.n	8006074 <__ledf2+0x84>
 80060b8:	2900      	cmp	r1, #0
 80060ba:	d0e3      	beq.n	8006084 <__ledf2+0x94>
 80060bc:	0008      	movs	r0, r1
 80060be:	e7d9      	b.n	8006074 <__ledf2+0x84>
 80060c0:	45c4      	cmp	ip, r8
 80060c2:	d8d1      	bhi.n	8006068 <__ledf2+0x78>
 80060c4:	2000      	movs	r0, #0
 80060c6:	45c4      	cmp	ip, r8
 80060c8:	d2d4      	bcs.n	8006074 <__ledf2+0x84>
 80060ca:	e7f5      	b.n	80060b8 <__ledf2+0xc8>
 80060cc:	000007ff 	.word	0x000007ff

080060d0 <__aeabi_dmul>:
 80060d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060d2:	4657      	mov	r7, sl
 80060d4:	464e      	mov	r6, r9
 80060d6:	4645      	mov	r5, r8
 80060d8:	46de      	mov	lr, fp
 80060da:	b5e0      	push	{r5, r6, r7, lr}
 80060dc:	4698      	mov	r8, r3
 80060de:	030c      	lsls	r4, r1, #12
 80060e0:	004b      	lsls	r3, r1, #1
 80060e2:	0006      	movs	r6, r0
 80060e4:	4692      	mov	sl, r2
 80060e6:	b087      	sub	sp, #28
 80060e8:	0b24      	lsrs	r4, r4, #12
 80060ea:	0d5b      	lsrs	r3, r3, #21
 80060ec:	0fcf      	lsrs	r7, r1, #31
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d06c      	beq.n	80061cc <__aeabi_dmul+0xfc>
 80060f2:	4add      	ldr	r2, [pc, #884]	; (8006468 <__aeabi_dmul+0x398>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d100      	bne.n	80060fa <__aeabi_dmul+0x2a>
 80060f8:	e086      	b.n	8006208 <__aeabi_dmul+0x138>
 80060fa:	0f42      	lsrs	r2, r0, #29
 80060fc:	00e4      	lsls	r4, r4, #3
 80060fe:	4314      	orrs	r4, r2
 8006100:	2280      	movs	r2, #128	; 0x80
 8006102:	0412      	lsls	r2, r2, #16
 8006104:	4314      	orrs	r4, r2
 8006106:	4ad9      	ldr	r2, [pc, #868]	; (800646c <__aeabi_dmul+0x39c>)
 8006108:	00c5      	lsls	r5, r0, #3
 800610a:	4694      	mov	ip, r2
 800610c:	4463      	add	r3, ip
 800610e:	9300      	str	r3, [sp, #0]
 8006110:	2300      	movs	r3, #0
 8006112:	4699      	mov	r9, r3
 8006114:	469b      	mov	fp, r3
 8006116:	4643      	mov	r3, r8
 8006118:	4642      	mov	r2, r8
 800611a:	031e      	lsls	r6, r3, #12
 800611c:	0fd2      	lsrs	r2, r2, #31
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	4650      	mov	r0, sl
 8006122:	4690      	mov	r8, r2
 8006124:	0b36      	lsrs	r6, r6, #12
 8006126:	0d5b      	lsrs	r3, r3, #21
 8006128:	d100      	bne.n	800612c <__aeabi_dmul+0x5c>
 800612a:	e078      	b.n	800621e <__aeabi_dmul+0x14e>
 800612c:	4ace      	ldr	r2, [pc, #824]	; (8006468 <__aeabi_dmul+0x398>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d01d      	beq.n	800616e <__aeabi_dmul+0x9e>
 8006132:	49ce      	ldr	r1, [pc, #824]	; (800646c <__aeabi_dmul+0x39c>)
 8006134:	0f42      	lsrs	r2, r0, #29
 8006136:	468c      	mov	ip, r1
 8006138:	9900      	ldr	r1, [sp, #0]
 800613a:	4463      	add	r3, ip
 800613c:	00f6      	lsls	r6, r6, #3
 800613e:	468c      	mov	ip, r1
 8006140:	4316      	orrs	r6, r2
 8006142:	2280      	movs	r2, #128	; 0x80
 8006144:	449c      	add	ip, r3
 8006146:	0412      	lsls	r2, r2, #16
 8006148:	4663      	mov	r3, ip
 800614a:	4316      	orrs	r6, r2
 800614c:	00c2      	lsls	r2, r0, #3
 800614e:	2000      	movs	r0, #0
 8006150:	9300      	str	r3, [sp, #0]
 8006152:	9900      	ldr	r1, [sp, #0]
 8006154:	4643      	mov	r3, r8
 8006156:	3101      	adds	r1, #1
 8006158:	468c      	mov	ip, r1
 800615a:	4649      	mov	r1, r9
 800615c:	407b      	eors	r3, r7
 800615e:	9301      	str	r3, [sp, #4]
 8006160:	290f      	cmp	r1, #15
 8006162:	d900      	bls.n	8006166 <__aeabi_dmul+0x96>
 8006164:	e07e      	b.n	8006264 <__aeabi_dmul+0x194>
 8006166:	4bc2      	ldr	r3, [pc, #776]	; (8006470 <__aeabi_dmul+0x3a0>)
 8006168:	0089      	lsls	r1, r1, #2
 800616a:	5859      	ldr	r1, [r3, r1]
 800616c:	468f      	mov	pc, r1
 800616e:	4652      	mov	r2, sl
 8006170:	9b00      	ldr	r3, [sp, #0]
 8006172:	4332      	orrs	r2, r6
 8006174:	d000      	beq.n	8006178 <__aeabi_dmul+0xa8>
 8006176:	e156      	b.n	8006426 <__aeabi_dmul+0x356>
 8006178:	49bb      	ldr	r1, [pc, #748]	; (8006468 <__aeabi_dmul+0x398>)
 800617a:	2600      	movs	r6, #0
 800617c:	468c      	mov	ip, r1
 800617e:	4463      	add	r3, ip
 8006180:	4649      	mov	r1, r9
 8006182:	9300      	str	r3, [sp, #0]
 8006184:	2302      	movs	r3, #2
 8006186:	4319      	orrs	r1, r3
 8006188:	4689      	mov	r9, r1
 800618a:	2002      	movs	r0, #2
 800618c:	e7e1      	b.n	8006152 <__aeabi_dmul+0x82>
 800618e:	4643      	mov	r3, r8
 8006190:	9301      	str	r3, [sp, #4]
 8006192:	0034      	movs	r4, r6
 8006194:	0015      	movs	r5, r2
 8006196:	4683      	mov	fp, r0
 8006198:	465b      	mov	r3, fp
 800619a:	2b02      	cmp	r3, #2
 800619c:	d05e      	beq.n	800625c <__aeabi_dmul+0x18c>
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d100      	bne.n	80061a4 <__aeabi_dmul+0xd4>
 80061a2:	e1f3      	b.n	800658c <__aeabi_dmul+0x4bc>
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d000      	beq.n	80061aa <__aeabi_dmul+0xda>
 80061a8:	e118      	b.n	80063dc <__aeabi_dmul+0x30c>
 80061aa:	2200      	movs	r2, #0
 80061ac:	2400      	movs	r4, #0
 80061ae:	2500      	movs	r5, #0
 80061b0:	9b01      	ldr	r3, [sp, #4]
 80061b2:	0512      	lsls	r2, r2, #20
 80061b4:	4322      	orrs	r2, r4
 80061b6:	07db      	lsls	r3, r3, #31
 80061b8:	431a      	orrs	r2, r3
 80061ba:	0028      	movs	r0, r5
 80061bc:	0011      	movs	r1, r2
 80061be:	b007      	add	sp, #28
 80061c0:	bc3c      	pop	{r2, r3, r4, r5}
 80061c2:	4690      	mov	r8, r2
 80061c4:	4699      	mov	r9, r3
 80061c6:	46a2      	mov	sl, r4
 80061c8:	46ab      	mov	fp, r5
 80061ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061cc:	0025      	movs	r5, r4
 80061ce:	4305      	orrs	r5, r0
 80061d0:	d100      	bne.n	80061d4 <__aeabi_dmul+0x104>
 80061d2:	e141      	b.n	8006458 <__aeabi_dmul+0x388>
 80061d4:	2c00      	cmp	r4, #0
 80061d6:	d100      	bne.n	80061da <__aeabi_dmul+0x10a>
 80061d8:	e1ad      	b.n	8006536 <__aeabi_dmul+0x466>
 80061da:	0020      	movs	r0, r4
 80061dc:	f000 feac 	bl	8006f38 <__clzsi2>
 80061e0:	0001      	movs	r1, r0
 80061e2:	0002      	movs	r2, r0
 80061e4:	390b      	subs	r1, #11
 80061e6:	231d      	movs	r3, #29
 80061e8:	0010      	movs	r0, r2
 80061ea:	1a5b      	subs	r3, r3, r1
 80061ec:	0031      	movs	r1, r6
 80061ee:	0035      	movs	r5, r6
 80061f0:	3808      	subs	r0, #8
 80061f2:	4084      	lsls	r4, r0
 80061f4:	40d9      	lsrs	r1, r3
 80061f6:	4085      	lsls	r5, r0
 80061f8:	430c      	orrs	r4, r1
 80061fa:	489e      	ldr	r0, [pc, #632]	; (8006474 <__aeabi_dmul+0x3a4>)
 80061fc:	1a83      	subs	r3, r0, r2
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	2300      	movs	r3, #0
 8006202:	4699      	mov	r9, r3
 8006204:	469b      	mov	fp, r3
 8006206:	e786      	b.n	8006116 <__aeabi_dmul+0x46>
 8006208:	0005      	movs	r5, r0
 800620a:	4325      	orrs	r5, r4
 800620c:	d000      	beq.n	8006210 <__aeabi_dmul+0x140>
 800620e:	e11c      	b.n	800644a <__aeabi_dmul+0x37a>
 8006210:	2208      	movs	r2, #8
 8006212:	9300      	str	r3, [sp, #0]
 8006214:	2302      	movs	r3, #2
 8006216:	2400      	movs	r4, #0
 8006218:	4691      	mov	r9, r2
 800621a:	469b      	mov	fp, r3
 800621c:	e77b      	b.n	8006116 <__aeabi_dmul+0x46>
 800621e:	4652      	mov	r2, sl
 8006220:	4332      	orrs	r2, r6
 8006222:	d100      	bne.n	8006226 <__aeabi_dmul+0x156>
 8006224:	e10a      	b.n	800643c <__aeabi_dmul+0x36c>
 8006226:	2e00      	cmp	r6, #0
 8006228:	d100      	bne.n	800622c <__aeabi_dmul+0x15c>
 800622a:	e176      	b.n	800651a <__aeabi_dmul+0x44a>
 800622c:	0030      	movs	r0, r6
 800622e:	f000 fe83 	bl	8006f38 <__clzsi2>
 8006232:	0002      	movs	r2, r0
 8006234:	3a0b      	subs	r2, #11
 8006236:	231d      	movs	r3, #29
 8006238:	0001      	movs	r1, r0
 800623a:	1a9b      	subs	r3, r3, r2
 800623c:	4652      	mov	r2, sl
 800623e:	3908      	subs	r1, #8
 8006240:	40da      	lsrs	r2, r3
 8006242:	408e      	lsls	r6, r1
 8006244:	4316      	orrs	r6, r2
 8006246:	4652      	mov	r2, sl
 8006248:	408a      	lsls	r2, r1
 800624a:	9b00      	ldr	r3, [sp, #0]
 800624c:	4989      	ldr	r1, [pc, #548]	; (8006474 <__aeabi_dmul+0x3a4>)
 800624e:	1a18      	subs	r0, r3, r0
 8006250:	0003      	movs	r3, r0
 8006252:	468c      	mov	ip, r1
 8006254:	4463      	add	r3, ip
 8006256:	2000      	movs	r0, #0
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	e77a      	b.n	8006152 <__aeabi_dmul+0x82>
 800625c:	2400      	movs	r4, #0
 800625e:	2500      	movs	r5, #0
 8006260:	4a81      	ldr	r2, [pc, #516]	; (8006468 <__aeabi_dmul+0x398>)
 8006262:	e7a5      	b.n	80061b0 <__aeabi_dmul+0xe0>
 8006264:	0c2f      	lsrs	r7, r5, #16
 8006266:	042d      	lsls	r5, r5, #16
 8006268:	0c2d      	lsrs	r5, r5, #16
 800626a:	002b      	movs	r3, r5
 800626c:	0c11      	lsrs	r1, r2, #16
 800626e:	0412      	lsls	r2, r2, #16
 8006270:	0c12      	lsrs	r2, r2, #16
 8006272:	4353      	muls	r3, r2
 8006274:	4698      	mov	r8, r3
 8006276:	0013      	movs	r3, r2
 8006278:	0028      	movs	r0, r5
 800627a:	437b      	muls	r3, r7
 800627c:	4699      	mov	r9, r3
 800627e:	4348      	muls	r0, r1
 8006280:	4448      	add	r0, r9
 8006282:	4683      	mov	fp, r0
 8006284:	4640      	mov	r0, r8
 8006286:	000b      	movs	r3, r1
 8006288:	0c00      	lsrs	r0, r0, #16
 800628a:	4682      	mov	sl, r0
 800628c:	4658      	mov	r0, fp
 800628e:	437b      	muls	r3, r7
 8006290:	4450      	add	r0, sl
 8006292:	9302      	str	r3, [sp, #8]
 8006294:	4581      	cmp	r9, r0
 8006296:	d906      	bls.n	80062a6 <__aeabi_dmul+0x1d6>
 8006298:	469a      	mov	sl, r3
 800629a:	2380      	movs	r3, #128	; 0x80
 800629c:	025b      	lsls	r3, r3, #9
 800629e:	4699      	mov	r9, r3
 80062a0:	44ca      	add	sl, r9
 80062a2:	4653      	mov	r3, sl
 80062a4:	9302      	str	r3, [sp, #8]
 80062a6:	0c03      	lsrs	r3, r0, #16
 80062a8:	469b      	mov	fp, r3
 80062aa:	4643      	mov	r3, r8
 80062ac:	041b      	lsls	r3, r3, #16
 80062ae:	0400      	lsls	r0, r0, #16
 80062b0:	0c1b      	lsrs	r3, r3, #16
 80062b2:	4698      	mov	r8, r3
 80062b4:	0003      	movs	r3, r0
 80062b6:	4443      	add	r3, r8
 80062b8:	9304      	str	r3, [sp, #16]
 80062ba:	0c33      	lsrs	r3, r6, #16
 80062bc:	4699      	mov	r9, r3
 80062be:	002b      	movs	r3, r5
 80062c0:	0436      	lsls	r6, r6, #16
 80062c2:	0c36      	lsrs	r6, r6, #16
 80062c4:	4373      	muls	r3, r6
 80062c6:	4698      	mov	r8, r3
 80062c8:	0033      	movs	r3, r6
 80062ca:	437b      	muls	r3, r7
 80062cc:	469a      	mov	sl, r3
 80062ce:	464b      	mov	r3, r9
 80062d0:	435d      	muls	r5, r3
 80062d2:	435f      	muls	r7, r3
 80062d4:	4643      	mov	r3, r8
 80062d6:	4455      	add	r5, sl
 80062d8:	0c18      	lsrs	r0, r3, #16
 80062da:	1940      	adds	r0, r0, r5
 80062dc:	4582      	cmp	sl, r0
 80062de:	d903      	bls.n	80062e8 <__aeabi_dmul+0x218>
 80062e0:	2380      	movs	r3, #128	; 0x80
 80062e2:	025b      	lsls	r3, r3, #9
 80062e4:	469a      	mov	sl, r3
 80062e6:	4457      	add	r7, sl
 80062e8:	0c05      	lsrs	r5, r0, #16
 80062ea:	19eb      	adds	r3, r5, r7
 80062ec:	9305      	str	r3, [sp, #20]
 80062ee:	4643      	mov	r3, r8
 80062f0:	041d      	lsls	r5, r3, #16
 80062f2:	0c2d      	lsrs	r5, r5, #16
 80062f4:	0400      	lsls	r0, r0, #16
 80062f6:	1940      	adds	r0, r0, r5
 80062f8:	0c25      	lsrs	r5, r4, #16
 80062fa:	0424      	lsls	r4, r4, #16
 80062fc:	0c24      	lsrs	r4, r4, #16
 80062fe:	0027      	movs	r7, r4
 8006300:	4357      	muls	r7, r2
 8006302:	436a      	muls	r2, r5
 8006304:	4690      	mov	r8, r2
 8006306:	002a      	movs	r2, r5
 8006308:	0c3b      	lsrs	r3, r7, #16
 800630a:	469a      	mov	sl, r3
 800630c:	434a      	muls	r2, r1
 800630e:	4361      	muls	r1, r4
 8006310:	4441      	add	r1, r8
 8006312:	4451      	add	r1, sl
 8006314:	4483      	add	fp, r0
 8006316:	4588      	cmp	r8, r1
 8006318:	d903      	bls.n	8006322 <__aeabi_dmul+0x252>
 800631a:	2380      	movs	r3, #128	; 0x80
 800631c:	025b      	lsls	r3, r3, #9
 800631e:	4698      	mov	r8, r3
 8006320:	4442      	add	r2, r8
 8006322:	043f      	lsls	r7, r7, #16
 8006324:	0c0b      	lsrs	r3, r1, #16
 8006326:	0c3f      	lsrs	r7, r7, #16
 8006328:	0409      	lsls	r1, r1, #16
 800632a:	19c9      	adds	r1, r1, r7
 800632c:	0027      	movs	r7, r4
 800632e:	4698      	mov	r8, r3
 8006330:	464b      	mov	r3, r9
 8006332:	4377      	muls	r7, r6
 8006334:	435c      	muls	r4, r3
 8006336:	436e      	muls	r6, r5
 8006338:	435d      	muls	r5, r3
 800633a:	0c3b      	lsrs	r3, r7, #16
 800633c:	4699      	mov	r9, r3
 800633e:	19a4      	adds	r4, r4, r6
 8006340:	444c      	add	r4, r9
 8006342:	4442      	add	r2, r8
 8006344:	9503      	str	r5, [sp, #12]
 8006346:	42a6      	cmp	r6, r4
 8006348:	d904      	bls.n	8006354 <__aeabi_dmul+0x284>
 800634a:	2380      	movs	r3, #128	; 0x80
 800634c:	025b      	lsls	r3, r3, #9
 800634e:	4698      	mov	r8, r3
 8006350:	4445      	add	r5, r8
 8006352:	9503      	str	r5, [sp, #12]
 8006354:	9b02      	ldr	r3, [sp, #8]
 8006356:	043f      	lsls	r7, r7, #16
 8006358:	445b      	add	r3, fp
 800635a:	001e      	movs	r6, r3
 800635c:	4283      	cmp	r3, r0
 800635e:	4180      	sbcs	r0, r0
 8006360:	0423      	lsls	r3, r4, #16
 8006362:	4698      	mov	r8, r3
 8006364:	9b05      	ldr	r3, [sp, #20]
 8006366:	0c3f      	lsrs	r7, r7, #16
 8006368:	4447      	add	r7, r8
 800636a:	4698      	mov	r8, r3
 800636c:	1876      	adds	r6, r6, r1
 800636e:	428e      	cmp	r6, r1
 8006370:	4189      	sbcs	r1, r1
 8006372:	4447      	add	r7, r8
 8006374:	4240      	negs	r0, r0
 8006376:	183d      	adds	r5, r7, r0
 8006378:	46a8      	mov	r8, r5
 800637a:	4693      	mov	fp, r2
 800637c:	4249      	negs	r1, r1
 800637e:	468a      	mov	sl, r1
 8006380:	44c3      	add	fp, r8
 8006382:	429f      	cmp	r7, r3
 8006384:	41bf      	sbcs	r7, r7
 8006386:	4580      	cmp	r8, r0
 8006388:	4180      	sbcs	r0, r0
 800638a:	9b03      	ldr	r3, [sp, #12]
 800638c:	44da      	add	sl, fp
 800638e:	4698      	mov	r8, r3
 8006390:	4653      	mov	r3, sl
 8006392:	4240      	negs	r0, r0
 8006394:	427f      	negs	r7, r7
 8006396:	4307      	orrs	r7, r0
 8006398:	0c24      	lsrs	r4, r4, #16
 800639a:	4593      	cmp	fp, r2
 800639c:	4192      	sbcs	r2, r2
 800639e:	458a      	cmp	sl, r1
 80063a0:	4189      	sbcs	r1, r1
 80063a2:	193f      	adds	r7, r7, r4
 80063a4:	0ddc      	lsrs	r4, r3, #23
 80063a6:	9b04      	ldr	r3, [sp, #16]
 80063a8:	0275      	lsls	r5, r6, #9
 80063aa:	431d      	orrs	r5, r3
 80063ac:	1e68      	subs	r0, r5, #1
 80063ae:	4185      	sbcs	r5, r0
 80063b0:	4653      	mov	r3, sl
 80063b2:	4252      	negs	r2, r2
 80063b4:	4249      	negs	r1, r1
 80063b6:	430a      	orrs	r2, r1
 80063b8:	18bf      	adds	r7, r7, r2
 80063ba:	4447      	add	r7, r8
 80063bc:	0df6      	lsrs	r6, r6, #23
 80063be:	027f      	lsls	r7, r7, #9
 80063c0:	4335      	orrs	r5, r6
 80063c2:	025a      	lsls	r2, r3, #9
 80063c4:	433c      	orrs	r4, r7
 80063c6:	4315      	orrs	r5, r2
 80063c8:	01fb      	lsls	r3, r7, #7
 80063ca:	d400      	bmi.n	80063ce <__aeabi_dmul+0x2fe>
 80063cc:	e0c1      	b.n	8006552 <__aeabi_dmul+0x482>
 80063ce:	2101      	movs	r1, #1
 80063d0:	086a      	lsrs	r2, r5, #1
 80063d2:	400d      	ands	r5, r1
 80063d4:	4315      	orrs	r5, r2
 80063d6:	07e2      	lsls	r2, r4, #31
 80063d8:	4315      	orrs	r5, r2
 80063da:	0864      	lsrs	r4, r4, #1
 80063dc:	4926      	ldr	r1, [pc, #152]	; (8006478 <__aeabi_dmul+0x3a8>)
 80063de:	4461      	add	r1, ip
 80063e0:	2900      	cmp	r1, #0
 80063e2:	dd56      	ble.n	8006492 <__aeabi_dmul+0x3c2>
 80063e4:	076b      	lsls	r3, r5, #29
 80063e6:	d009      	beq.n	80063fc <__aeabi_dmul+0x32c>
 80063e8:	220f      	movs	r2, #15
 80063ea:	402a      	ands	r2, r5
 80063ec:	2a04      	cmp	r2, #4
 80063ee:	d005      	beq.n	80063fc <__aeabi_dmul+0x32c>
 80063f0:	1d2a      	adds	r2, r5, #4
 80063f2:	42aa      	cmp	r2, r5
 80063f4:	41ad      	sbcs	r5, r5
 80063f6:	426d      	negs	r5, r5
 80063f8:	1964      	adds	r4, r4, r5
 80063fa:	0015      	movs	r5, r2
 80063fc:	01e3      	lsls	r3, r4, #7
 80063fe:	d504      	bpl.n	800640a <__aeabi_dmul+0x33a>
 8006400:	2180      	movs	r1, #128	; 0x80
 8006402:	4a1e      	ldr	r2, [pc, #120]	; (800647c <__aeabi_dmul+0x3ac>)
 8006404:	00c9      	lsls	r1, r1, #3
 8006406:	4014      	ands	r4, r2
 8006408:	4461      	add	r1, ip
 800640a:	4a1d      	ldr	r2, [pc, #116]	; (8006480 <__aeabi_dmul+0x3b0>)
 800640c:	4291      	cmp	r1, r2
 800640e:	dd00      	ble.n	8006412 <__aeabi_dmul+0x342>
 8006410:	e724      	b.n	800625c <__aeabi_dmul+0x18c>
 8006412:	0762      	lsls	r2, r4, #29
 8006414:	08ed      	lsrs	r5, r5, #3
 8006416:	0264      	lsls	r4, r4, #9
 8006418:	0549      	lsls	r1, r1, #21
 800641a:	4315      	orrs	r5, r2
 800641c:	0b24      	lsrs	r4, r4, #12
 800641e:	0d4a      	lsrs	r2, r1, #21
 8006420:	e6c6      	b.n	80061b0 <__aeabi_dmul+0xe0>
 8006422:	9701      	str	r7, [sp, #4]
 8006424:	e6b8      	b.n	8006198 <__aeabi_dmul+0xc8>
 8006426:	4a10      	ldr	r2, [pc, #64]	; (8006468 <__aeabi_dmul+0x398>)
 8006428:	2003      	movs	r0, #3
 800642a:	4694      	mov	ip, r2
 800642c:	4463      	add	r3, ip
 800642e:	464a      	mov	r2, r9
 8006430:	9300      	str	r3, [sp, #0]
 8006432:	2303      	movs	r3, #3
 8006434:	431a      	orrs	r2, r3
 8006436:	4691      	mov	r9, r2
 8006438:	4652      	mov	r2, sl
 800643a:	e68a      	b.n	8006152 <__aeabi_dmul+0x82>
 800643c:	4649      	mov	r1, r9
 800643e:	2301      	movs	r3, #1
 8006440:	4319      	orrs	r1, r3
 8006442:	4689      	mov	r9, r1
 8006444:	2600      	movs	r6, #0
 8006446:	2001      	movs	r0, #1
 8006448:	e683      	b.n	8006152 <__aeabi_dmul+0x82>
 800644a:	220c      	movs	r2, #12
 800644c:	9300      	str	r3, [sp, #0]
 800644e:	2303      	movs	r3, #3
 8006450:	0005      	movs	r5, r0
 8006452:	4691      	mov	r9, r2
 8006454:	469b      	mov	fp, r3
 8006456:	e65e      	b.n	8006116 <__aeabi_dmul+0x46>
 8006458:	2304      	movs	r3, #4
 800645a:	4699      	mov	r9, r3
 800645c:	2300      	movs	r3, #0
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	3301      	adds	r3, #1
 8006462:	2400      	movs	r4, #0
 8006464:	469b      	mov	fp, r3
 8006466:	e656      	b.n	8006116 <__aeabi_dmul+0x46>
 8006468:	000007ff 	.word	0x000007ff
 800646c:	fffffc01 	.word	0xfffffc01
 8006470:	08012940 	.word	0x08012940
 8006474:	fffffc0d 	.word	0xfffffc0d
 8006478:	000003ff 	.word	0x000003ff
 800647c:	feffffff 	.word	0xfeffffff
 8006480:	000007fe 	.word	0x000007fe
 8006484:	2300      	movs	r3, #0
 8006486:	2480      	movs	r4, #128	; 0x80
 8006488:	2500      	movs	r5, #0
 800648a:	4a44      	ldr	r2, [pc, #272]	; (800659c <__aeabi_dmul+0x4cc>)
 800648c:	9301      	str	r3, [sp, #4]
 800648e:	0324      	lsls	r4, r4, #12
 8006490:	e68e      	b.n	80061b0 <__aeabi_dmul+0xe0>
 8006492:	2001      	movs	r0, #1
 8006494:	1a40      	subs	r0, r0, r1
 8006496:	2838      	cmp	r0, #56	; 0x38
 8006498:	dd00      	ble.n	800649c <__aeabi_dmul+0x3cc>
 800649a:	e686      	b.n	80061aa <__aeabi_dmul+0xda>
 800649c:	281f      	cmp	r0, #31
 800649e:	dd5b      	ble.n	8006558 <__aeabi_dmul+0x488>
 80064a0:	221f      	movs	r2, #31
 80064a2:	0023      	movs	r3, r4
 80064a4:	4252      	negs	r2, r2
 80064a6:	1a51      	subs	r1, r2, r1
 80064a8:	40cb      	lsrs	r3, r1
 80064aa:	0019      	movs	r1, r3
 80064ac:	2820      	cmp	r0, #32
 80064ae:	d003      	beq.n	80064b8 <__aeabi_dmul+0x3e8>
 80064b0:	4a3b      	ldr	r2, [pc, #236]	; (80065a0 <__aeabi_dmul+0x4d0>)
 80064b2:	4462      	add	r2, ip
 80064b4:	4094      	lsls	r4, r2
 80064b6:	4325      	orrs	r5, r4
 80064b8:	1e6a      	subs	r2, r5, #1
 80064ba:	4195      	sbcs	r5, r2
 80064bc:	002a      	movs	r2, r5
 80064be:	430a      	orrs	r2, r1
 80064c0:	2107      	movs	r1, #7
 80064c2:	000d      	movs	r5, r1
 80064c4:	2400      	movs	r4, #0
 80064c6:	4015      	ands	r5, r2
 80064c8:	4211      	tst	r1, r2
 80064ca:	d05b      	beq.n	8006584 <__aeabi_dmul+0x4b4>
 80064cc:	210f      	movs	r1, #15
 80064ce:	2400      	movs	r4, #0
 80064d0:	4011      	ands	r1, r2
 80064d2:	2904      	cmp	r1, #4
 80064d4:	d053      	beq.n	800657e <__aeabi_dmul+0x4ae>
 80064d6:	1d11      	adds	r1, r2, #4
 80064d8:	4291      	cmp	r1, r2
 80064da:	4192      	sbcs	r2, r2
 80064dc:	4252      	negs	r2, r2
 80064de:	18a4      	adds	r4, r4, r2
 80064e0:	000a      	movs	r2, r1
 80064e2:	0223      	lsls	r3, r4, #8
 80064e4:	d54b      	bpl.n	800657e <__aeabi_dmul+0x4ae>
 80064e6:	2201      	movs	r2, #1
 80064e8:	2400      	movs	r4, #0
 80064ea:	2500      	movs	r5, #0
 80064ec:	e660      	b.n	80061b0 <__aeabi_dmul+0xe0>
 80064ee:	2380      	movs	r3, #128	; 0x80
 80064f0:	031b      	lsls	r3, r3, #12
 80064f2:	421c      	tst	r4, r3
 80064f4:	d009      	beq.n	800650a <__aeabi_dmul+0x43a>
 80064f6:	421e      	tst	r6, r3
 80064f8:	d107      	bne.n	800650a <__aeabi_dmul+0x43a>
 80064fa:	4333      	orrs	r3, r6
 80064fc:	031c      	lsls	r4, r3, #12
 80064fe:	4643      	mov	r3, r8
 8006500:	0015      	movs	r5, r2
 8006502:	0b24      	lsrs	r4, r4, #12
 8006504:	4a25      	ldr	r2, [pc, #148]	; (800659c <__aeabi_dmul+0x4cc>)
 8006506:	9301      	str	r3, [sp, #4]
 8006508:	e652      	b.n	80061b0 <__aeabi_dmul+0xe0>
 800650a:	2280      	movs	r2, #128	; 0x80
 800650c:	0312      	lsls	r2, r2, #12
 800650e:	4314      	orrs	r4, r2
 8006510:	0324      	lsls	r4, r4, #12
 8006512:	4a22      	ldr	r2, [pc, #136]	; (800659c <__aeabi_dmul+0x4cc>)
 8006514:	0b24      	lsrs	r4, r4, #12
 8006516:	9701      	str	r7, [sp, #4]
 8006518:	e64a      	b.n	80061b0 <__aeabi_dmul+0xe0>
 800651a:	f000 fd0d 	bl	8006f38 <__clzsi2>
 800651e:	0003      	movs	r3, r0
 8006520:	001a      	movs	r2, r3
 8006522:	3215      	adds	r2, #21
 8006524:	3020      	adds	r0, #32
 8006526:	2a1c      	cmp	r2, #28
 8006528:	dc00      	bgt.n	800652c <__aeabi_dmul+0x45c>
 800652a:	e684      	b.n	8006236 <__aeabi_dmul+0x166>
 800652c:	4656      	mov	r6, sl
 800652e:	3b08      	subs	r3, #8
 8006530:	2200      	movs	r2, #0
 8006532:	409e      	lsls	r6, r3
 8006534:	e689      	b.n	800624a <__aeabi_dmul+0x17a>
 8006536:	f000 fcff 	bl	8006f38 <__clzsi2>
 800653a:	0001      	movs	r1, r0
 800653c:	0002      	movs	r2, r0
 800653e:	3115      	adds	r1, #21
 8006540:	3220      	adds	r2, #32
 8006542:	291c      	cmp	r1, #28
 8006544:	dc00      	bgt.n	8006548 <__aeabi_dmul+0x478>
 8006546:	e64e      	b.n	80061e6 <__aeabi_dmul+0x116>
 8006548:	0034      	movs	r4, r6
 800654a:	3808      	subs	r0, #8
 800654c:	2500      	movs	r5, #0
 800654e:	4084      	lsls	r4, r0
 8006550:	e653      	b.n	80061fa <__aeabi_dmul+0x12a>
 8006552:	9b00      	ldr	r3, [sp, #0]
 8006554:	469c      	mov	ip, r3
 8006556:	e741      	b.n	80063dc <__aeabi_dmul+0x30c>
 8006558:	4912      	ldr	r1, [pc, #72]	; (80065a4 <__aeabi_dmul+0x4d4>)
 800655a:	0022      	movs	r2, r4
 800655c:	4461      	add	r1, ip
 800655e:	002e      	movs	r6, r5
 8006560:	408d      	lsls	r5, r1
 8006562:	408a      	lsls	r2, r1
 8006564:	40c6      	lsrs	r6, r0
 8006566:	1e69      	subs	r1, r5, #1
 8006568:	418d      	sbcs	r5, r1
 800656a:	4332      	orrs	r2, r6
 800656c:	432a      	orrs	r2, r5
 800656e:	40c4      	lsrs	r4, r0
 8006570:	0753      	lsls	r3, r2, #29
 8006572:	d0b6      	beq.n	80064e2 <__aeabi_dmul+0x412>
 8006574:	210f      	movs	r1, #15
 8006576:	4011      	ands	r1, r2
 8006578:	2904      	cmp	r1, #4
 800657a:	d1ac      	bne.n	80064d6 <__aeabi_dmul+0x406>
 800657c:	e7b1      	b.n	80064e2 <__aeabi_dmul+0x412>
 800657e:	0765      	lsls	r5, r4, #29
 8006580:	0264      	lsls	r4, r4, #9
 8006582:	0b24      	lsrs	r4, r4, #12
 8006584:	08d2      	lsrs	r2, r2, #3
 8006586:	4315      	orrs	r5, r2
 8006588:	2200      	movs	r2, #0
 800658a:	e611      	b.n	80061b0 <__aeabi_dmul+0xe0>
 800658c:	2280      	movs	r2, #128	; 0x80
 800658e:	0312      	lsls	r2, r2, #12
 8006590:	4314      	orrs	r4, r2
 8006592:	0324      	lsls	r4, r4, #12
 8006594:	4a01      	ldr	r2, [pc, #4]	; (800659c <__aeabi_dmul+0x4cc>)
 8006596:	0b24      	lsrs	r4, r4, #12
 8006598:	e60a      	b.n	80061b0 <__aeabi_dmul+0xe0>
 800659a:	46c0      	nop			; (mov r8, r8)
 800659c:	000007ff 	.word	0x000007ff
 80065a0:	0000043e 	.word	0x0000043e
 80065a4:	0000041e 	.word	0x0000041e

080065a8 <__aeabi_dsub>:
 80065a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065aa:	4657      	mov	r7, sl
 80065ac:	464e      	mov	r6, r9
 80065ae:	4645      	mov	r5, r8
 80065b0:	46de      	mov	lr, fp
 80065b2:	0004      	movs	r4, r0
 80065b4:	b5e0      	push	{r5, r6, r7, lr}
 80065b6:	001f      	movs	r7, r3
 80065b8:	0010      	movs	r0, r2
 80065ba:	030b      	lsls	r3, r1, #12
 80065bc:	0f62      	lsrs	r2, r4, #29
 80065be:	004e      	lsls	r6, r1, #1
 80065c0:	0fcd      	lsrs	r5, r1, #31
 80065c2:	0a5b      	lsrs	r3, r3, #9
 80065c4:	0339      	lsls	r1, r7, #12
 80065c6:	4313      	orrs	r3, r2
 80065c8:	0a49      	lsrs	r1, r1, #9
 80065ca:	00e2      	lsls	r2, r4, #3
 80065cc:	0f44      	lsrs	r4, r0, #29
 80065ce:	4321      	orrs	r1, r4
 80065d0:	4cc2      	ldr	r4, [pc, #776]	; (80068dc <__aeabi_dsub+0x334>)
 80065d2:	4691      	mov	r9, r2
 80065d4:	4692      	mov	sl, r2
 80065d6:	00c0      	lsls	r0, r0, #3
 80065d8:	007a      	lsls	r2, r7, #1
 80065da:	4680      	mov	r8, r0
 80065dc:	0d76      	lsrs	r6, r6, #21
 80065de:	0d52      	lsrs	r2, r2, #21
 80065e0:	0fff      	lsrs	r7, r7, #31
 80065e2:	42a2      	cmp	r2, r4
 80065e4:	d100      	bne.n	80065e8 <__aeabi_dsub+0x40>
 80065e6:	e0b4      	b.n	8006752 <__aeabi_dsub+0x1aa>
 80065e8:	2401      	movs	r4, #1
 80065ea:	4067      	eors	r7, r4
 80065ec:	46bb      	mov	fp, r7
 80065ee:	42bd      	cmp	r5, r7
 80065f0:	d100      	bne.n	80065f4 <__aeabi_dsub+0x4c>
 80065f2:	e088      	b.n	8006706 <__aeabi_dsub+0x15e>
 80065f4:	1ab4      	subs	r4, r6, r2
 80065f6:	46a4      	mov	ip, r4
 80065f8:	2c00      	cmp	r4, #0
 80065fa:	dc00      	bgt.n	80065fe <__aeabi_dsub+0x56>
 80065fc:	e0b2      	b.n	8006764 <__aeabi_dsub+0x1bc>
 80065fe:	2a00      	cmp	r2, #0
 8006600:	d100      	bne.n	8006604 <__aeabi_dsub+0x5c>
 8006602:	e0c5      	b.n	8006790 <__aeabi_dsub+0x1e8>
 8006604:	4ab5      	ldr	r2, [pc, #724]	; (80068dc <__aeabi_dsub+0x334>)
 8006606:	4296      	cmp	r6, r2
 8006608:	d100      	bne.n	800660c <__aeabi_dsub+0x64>
 800660a:	e28b      	b.n	8006b24 <__aeabi_dsub+0x57c>
 800660c:	2280      	movs	r2, #128	; 0x80
 800660e:	0412      	lsls	r2, r2, #16
 8006610:	4311      	orrs	r1, r2
 8006612:	4662      	mov	r2, ip
 8006614:	2a38      	cmp	r2, #56	; 0x38
 8006616:	dd00      	ble.n	800661a <__aeabi_dsub+0x72>
 8006618:	e1a1      	b.n	800695e <__aeabi_dsub+0x3b6>
 800661a:	2a1f      	cmp	r2, #31
 800661c:	dd00      	ble.n	8006620 <__aeabi_dsub+0x78>
 800661e:	e216      	b.n	8006a4e <__aeabi_dsub+0x4a6>
 8006620:	2720      	movs	r7, #32
 8006622:	000c      	movs	r4, r1
 8006624:	1abf      	subs	r7, r7, r2
 8006626:	40bc      	lsls	r4, r7
 8006628:	0002      	movs	r2, r0
 800662a:	46a0      	mov	r8, r4
 800662c:	4664      	mov	r4, ip
 800662e:	40b8      	lsls	r0, r7
 8006630:	40e2      	lsrs	r2, r4
 8006632:	4644      	mov	r4, r8
 8006634:	4314      	orrs	r4, r2
 8006636:	0002      	movs	r2, r0
 8006638:	1e50      	subs	r0, r2, #1
 800663a:	4182      	sbcs	r2, r0
 800663c:	4660      	mov	r0, ip
 800663e:	40c1      	lsrs	r1, r0
 8006640:	4322      	orrs	r2, r4
 8006642:	1a5b      	subs	r3, r3, r1
 8006644:	4649      	mov	r1, r9
 8006646:	1a8c      	subs	r4, r1, r2
 8006648:	45a1      	cmp	r9, r4
 800664a:	4192      	sbcs	r2, r2
 800664c:	4252      	negs	r2, r2
 800664e:	1a9b      	subs	r3, r3, r2
 8006650:	4698      	mov	r8, r3
 8006652:	4643      	mov	r3, r8
 8006654:	021b      	lsls	r3, r3, #8
 8006656:	d400      	bmi.n	800665a <__aeabi_dsub+0xb2>
 8006658:	e117      	b.n	800688a <__aeabi_dsub+0x2e2>
 800665a:	4643      	mov	r3, r8
 800665c:	025b      	lsls	r3, r3, #9
 800665e:	0a5b      	lsrs	r3, r3, #9
 8006660:	4698      	mov	r8, r3
 8006662:	4643      	mov	r3, r8
 8006664:	2b00      	cmp	r3, #0
 8006666:	d100      	bne.n	800666a <__aeabi_dsub+0xc2>
 8006668:	e16c      	b.n	8006944 <__aeabi_dsub+0x39c>
 800666a:	4640      	mov	r0, r8
 800666c:	f000 fc64 	bl	8006f38 <__clzsi2>
 8006670:	0002      	movs	r2, r0
 8006672:	3a08      	subs	r2, #8
 8006674:	2120      	movs	r1, #32
 8006676:	0020      	movs	r0, r4
 8006678:	4643      	mov	r3, r8
 800667a:	1a89      	subs	r1, r1, r2
 800667c:	4093      	lsls	r3, r2
 800667e:	40c8      	lsrs	r0, r1
 8006680:	4094      	lsls	r4, r2
 8006682:	4303      	orrs	r3, r0
 8006684:	4296      	cmp	r6, r2
 8006686:	dd00      	ble.n	800668a <__aeabi_dsub+0xe2>
 8006688:	e157      	b.n	800693a <__aeabi_dsub+0x392>
 800668a:	1b96      	subs	r6, r2, r6
 800668c:	1c71      	adds	r1, r6, #1
 800668e:	291f      	cmp	r1, #31
 8006690:	dd00      	ble.n	8006694 <__aeabi_dsub+0xec>
 8006692:	e1cb      	b.n	8006a2c <__aeabi_dsub+0x484>
 8006694:	2220      	movs	r2, #32
 8006696:	0018      	movs	r0, r3
 8006698:	0026      	movs	r6, r4
 800669a:	1a52      	subs	r2, r2, r1
 800669c:	4094      	lsls	r4, r2
 800669e:	4090      	lsls	r0, r2
 80066a0:	40ce      	lsrs	r6, r1
 80066a2:	40cb      	lsrs	r3, r1
 80066a4:	1e62      	subs	r2, r4, #1
 80066a6:	4194      	sbcs	r4, r2
 80066a8:	4330      	orrs	r0, r6
 80066aa:	4698      	mov	r8, r3
 80066ac:	2600      	movs	r6, #0
 80066ae:	4304      	orrs	r4, r0
 80066b0:	0763      	lsls	r3, r4, #29
 80066b2:	d009      	beq.n	80066c8 <__aeabi_dsub+0x120>
 80066b4:	230f      	movs	r3, #15
 80066b6:	4023      	ands	r3, r4
 80066b8:	2b04      	cmp	r3, #4
 80066ba:	d005      	beq.n	80066c8 <__aeabi_dsub+0x120>
 80066bc:	1d23      	adds	r3, r4, #4
 80066be:	42a3      	cmp	r3, r4
 80066c0:	41a4      	sbcs	r4, r4
 80066c2:	4264      	negs	r4, r4
 80066c4:	44a0      	add	r8, r4
 80066c6:	001c      	movs	r4, r3
 80066c8:	4643      	mov	r3, r8
 80066ca:	021b      	lsls	r3, r3, #8
 80066cc:	d400      	bmi.n	80066d0 <__aeabi_dsub+0x128>
 80066ce:	e0df      	b.n	8006890 <__aeabi_dsub+0x2e8>
 80066d0:	4b82      	ldr	r3, [pc, #520]	; (80068dc <__aeabi_dsub+0x334>)
 80066d2:	3601      	adds	r6, #1
 80066d4:	429e      	cmp	r6, r3
 80066d6:	d100      	bne.n	80066da <__aeabi_dsub+0x132>
 80066d8:	e0fb      	b.n	80068d2 <__aeabi_dsub+0x32a>
 80066da:	4642      	mov	r2, r8
 80066dc:	4b80      	ldr	r3, [pc, #512]	; (80068e0 <__aeabi_dsub+0x338>)
 80066de:	08e4      	lsrs	r4, r4, #3
 80066e0:	401a      	ands	r2, r3
 80066e2:	0013      	movs	r3, r2
 80066e4:	0571      	lsls	r1, r6, #21
 80066e6:	0752      	lsls	r2, r2, #29
 80066e8:	025b      	lsls	r3, r3, #9
 80066ea:	4322      	orrs	r2, r4
 80066ec:	0b1b      	lsrs	r3, r3, #12
 80066ee:	0d49      	lsrs	r1, r1, #21
 80066f0:	0509      	lsls	r1, r1, #20
 80066f2:	07ed      	lsls	r5, r5, #31
 80066f4:	4319      	orrs	r1, r3
 80066f6:	4329      	orrs	r1, r5
 80066f8:	0010      	movs	r0, r2
 80066fa:	bc3c      	pop	{r2, r3, r4, r5}
 80066fc:	4690      	mov	r8, r2
 80066fe:	4699      	mov	r9, r3
 8006700:	46a2      	mov	sl, r4
 8006702:	46ab      	mov	fp, r5
 8006704:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006706:	1ab4      	subs	r4, r6, r2
 8006708:	46a4      	mov	ip, r4
 800670a:	2c00      	cmp	r4, #0
 800670c:	dd58      	ble.n	80067c0 <__aeabi_dsub+0x218>
 800670e:	2a00      	cmp	r2, #0
 8006710:	d100      	bne.n	8006714 <__aeabi_dsub+0x16c>
 8006712:	e09e      	b.n	8006852 <__aeabi_dsub+0x2aa>
 8006714:	4a71      	ldr	r2, [pc, #452]	; (80068dc <__aeabi_dsub+0x334>)
 8006716:	4296      	cmp	r6, r2
 8006718:	d100      	bne.n	800671c <__aeabi_dsub+0x174>
 800671a:	e13b      	b.n	8006994 <__aeabi_dsub+0x3ec>
 800671c:	2280      	movs	r2, #128	; 0x80
 800671e:	0412      	lsls	r2, r2, #16
 8006720:	4311      	orrs	r1, r2
 8006722:	4662      	mov	r2, ip
 8006724:	2a38      	cmp	r2, #56	; 0x38
 8006726:	dd00      	ble.n	800672a <__aeabi_dsub+0x182>
 8006728:	e0c1      	b.n	80068ae <__aeabi_dsub+0x306>
 800672a:	2a1f      	cmp	r2, #31
 800672c:	dc00      	bgt.n	8006730 <__aeabi_dsub+0x188>
 800672e:	e1bb      	b.n	8006aa8 <__aeabi_dsub+0x500>
 8006730:	000c      	movs	r4, r1
 8006732:	3a20      	subs	r2, #32
 8006734:	40d4      	lsrs	r4, r2
 8006736:	0022      	movs	r2, r4
 8006738:	4664      	mov	r4, ip
 800673a:	2c20      	cmp	r4, #32
 800673c:	d004      	beq.n	8006748 <__aeabi_dsub+0x1a0>
 800673e:	2740      	movs	r7, #64	; 0x40
 8006740:	1b3f      	subs	r7, r7, r4
 8006742:	40b9      	lsls	r1, r7
 8006744:	4308      	orrs	r0, r1
 8006746:	4680      	mov	r8, r0
 8006748:	4644      	mov	r4, r8
 800674a:	1e61      	subs	r1, r4, #1
 800674c:	418c      	sbcs	r4, r1
 800674e:	4314      	orrs	r4, r2
 8006750:	e0b1      	b.n	80068b6 <__aeabi_dsub+0x30e>
 8006752:	000c      	movs	r4, r1
 8006754:	4304      	orrs	r4, r0
 8006756:	d02a      	beq.n	80067ae <__aeabi_dsub+0x206>
 8006758:	46bb      	mov	fp, r7
 800675a:	42bd      	cmp	r5, r7
 800675c:	d02d      	beq.n	80067ba <__aeabi_dsub+0x212>
 800675e:	4c61      	ldr	r4, [pc, #388]	; (80068e4 <__aeabi_dsub+0x33c>)
 8006760:	46a4      	mov	ip, r4
 8006762:	44b4      	add	ip, r6
 8006764:	4664      	mov	r4, ip
 8006766:	2c00      	cmp	r4, #0
 8006768:	d05c      	beq.n	8006824 <__aeabi_dsub+0x27c>
 800676a:	1b94      	subs	r4, r2, r6
 800676c:	46a4      	mov	ip, r4
 800676e:	2e00      	cmp	r6, #0
 8006770:	d000      	beq.n	8006774 <__aeabi_dsub+0x1cc>
 8006772:	e115      	b.n	80069a0 <__aeabi_dsub+0x3f8>
 8006774:	464d      	mov	r5, r9
 8006776:	431d      	orrs	r5, r3
 8006778:	d100      	bne.n	800677c <__aeabi_dsub+0x1d4>
 800677a:	e1c3      	b.n	8006b04 <__aeabi_dsub+0x55c>
 800677c:	1e65      	subs	r5, r4, #1
 800677e:	2c01      	cmp	r4, #1
 8006780:	d100      	bne.n	8006784 <__aeabi_dsub+0x1dc>
 8006782:	e20c      	b.n	8006b9e <__aeabi_dsub+0x5f6>
 8006784:	4e55      	ldr	r6, [pc, #340]	; (80068dc <__aeabi_dsub+0x334>)
 8006786:	42b4      	cmp	r4, r6
 8006788:	d100      	bne.n	800678c <__aeabi_dsub+0x1e4>
 800678a:	e1f8      	b.n	8006b7e <__aeabi_dsub+0x5d6>
 800678c:	46ac      	mov	ip, r5
 800678e:	e10e      	b.n	80069ae <__aeabi_dsub+0x406>
 8006790:	000a      	movs	r2, r1
 8006792:	4302      	orrs	r2, r0
 8006794:	d100      	bne.n	8006798 <__aeabi_dsub+0x1f0>
 8006796:	e136      	b.n	8006a06 <__aeabi_dsub+0x45e>
 8006798:	0022      	movs	r2, r4
 800679a:	3a01      	subs	r2, #1
 800679c:	2c01      	cmp	r4, #1
 800679e:	d100      	bne.n	80067a2 <__aeabi_dsub+0x1fa>
 80067a0:	e1c6      	b.n	8006b30 <__aeabi_dsub+0x588>
 80067a2:	4c4e      	ldr	r4, [pc, #312]	; (80068dc <__aeabi_dsub+0x334>)
 80067a4:	45a4      	cmp	ip, r4
 80067a6:	d100      	bne.n	80067aa <__aeabi_dsub+0x202>
 80067a8:	e0f4      	b.n	8006994 <__aeabi_dsub+0x3ec>
 80067aa:	4694      	mov	ip, r2
 80067ac:	e731      	b.n	8006612 <__aeabi_dsub+0x6a>
 80067ae:	2401      	movs	r4, #1
 80067b0:	4067      	eors	r7, r4
 80067b2:	46bb      	mov	fp, r7
 80067b4:	42bd      	cmp	r5, r7
 80067b6:	d000      	beq.n	80067ba <__aeabi_dsub+0x212>
 80067b8:	e71c      	b.n	80065f4 <__aeabi_dsub+0x4c>
 80067ba:	4c4a      	ldr	r4, [pc, #296]	; (80068e4 <__aeabi_dsub+0x33c>)
 80067bc:	46a4      	mov	ip, r4
 80067be:	44b4      	add	ip, r6
 80067c0:	4664      	mov	r4, ip
 80067c2:	2c00      	cmp	r4, #0
 80067c4:	d100      	bne.n	80067c8 <__aeabi_dsub+0x220>
 80067c6:	e0cf      	b.n	8006968 <__aeabi_dsub+0x3c0>
 80067c8:	1b94      	subs	r4, r2, r6
 80067ca:	46a4      	mov	ip, r4
 80067cc:	2e00      	cmp	r6, #0
 80067ce:	d100      	bne.n	80067d2 <__aeabi_dsub+0x22a>
 80067d0:	e15c      	b.n	8006a8c <__aeabi_dsub+0x4e4>
 80067d2:	4e42      	ldr	r6, [pc, #264]	; (80068dc <__aeabi_dsub+0x334>)
 80067d4:	42b2      	cmp	r2, r6
 80067d6:	d100      	bne.n	80067da <__aeabi_dsub+0x232>
 80067d8:	e1ec      	b.n	8006bb4 <__aeabi_dsub+0x60c>
 80067da:	2680      	movs	r6, #128	; 0x80
 80067dc:	0436      	lsls	r6, r6, #16
 80067de:	4333      	orrs	r3, r6
 80067e0:	4664      	mov	r4, ip
 80067e2:	2c38      	cmp	r4, #56	; 0x38
 80067e4:	dd00      	ble.n	80067e8 <__aeabi_dsub+0x240>
 80067e6:	e1b3      	b.n	8006b50 <__aeabi_dsub+0x5a8>
 80067e8:	2c1f      	cmp	r4, #31
 80067ea:	dd00      	ble.n	80067ee <__aeabi_dsub+0x246>
 80067ec:	e238      	b.n	8006c60 <__aeabi_dsub+0x6b8>
 80067ee:	2620      	movs	r6, #32
 80067f0:	1b36      	subs	r6, r6, r4
 80067f2:	001c      	movs	r4, r3
 80067f4:	40b4      	lsls	r4, r6
 80067f6:	464f      	mov	r7, r9
 80067f8:	46a0      	mov	r8, r4
 80067fa:	4664      	mov	r4, ip
 80067fc:	40e7      	lsrs	r7, r4
 80067fe:	4644      	mov	r4, r8
 8006800:	433c      	orrs	r4, r7
 8006802:	464f      	mov	r7, r9
 8006804:	40b7      	lsls	r7, r6
 8006806:	003e      	movs	r6, r7
 8006808:	1e77      	subs	r7, r6, #1
 800680a:	41be      	sbcs	r6, r7
 800680c:	4334      	orrs	r4, r6
 800680e:	4666      	mov	r6, ip
 8006810:	40f3      	lsrs	r3, r6
 8006812:	18c9      	adds	r1, r1, r3
 8006814:	1824      	adds	r4, r4, r0
 8006816:	4284      	cmp	r4, r0
 8006818:	419b      	sbcs	r3, r3
 800681a:	425b      	negs	r3, r3
 800681c:	4698      	mov	r8, r3
 800681e:	0016      	movs	r6, r2
 8006820:	4488      	add	r8, r1
 8006822:	e04e      	b.n	80068c2 <__aeabi_dsub+0x31a>
 8006824:	4a30      	ldr	r2, [pc, #192]	; (80068e8 <__aeabi_dsub+0x340>)
 8006826:	1c74      	adds	r4, r6, #1
 8006828:	4214      	tst	r4, r2
 800682a:	d000      	beq.n	800682e <__aeabi_dsub+0x286>
 800682c:	e0d6      	b.n	80069dc <__aeabi_dsub+0x434>
 800682e:	464a      	mov	r2, r9
 8006830:	431a      	orrs	r2, r3
 8006832:	2e00      	cmp	r6, #0
 8006834:	d000      	beq.n	8006838 <__aeabi_dsub+0x290>
 8006836:	e15b      	b.n	8006af0 <__aeabi_dsub+0x548>
 8006838:	2a00      	cmp	r2, #0
 800683a:	d100      	bne.n	800683e <__aeabi_dsub+0x296>
 800683c:	e1a5      	b.n	8006b8a <__aeabi_dsub+0x5e2>
 800683e:	000a      	movs	r2, r1
 8006840:	4302      	orrs	r2, r0
 8006842:	d000      	beq.n	8006846 <__aeabi_dsub+0x29e>
 8006844:	e1bb      	b.n	8006bbe <__aeabi_dsub+0x616>
 8006846:	464a      	mov	r2, r9
 8006848:	0759      	lsls	r1, r3, #29
 800684a:	08d2      	lsrs	r2, r2, #3
 800684c:	430a      	orrs	r2, r1
 800684e:	08db      	lsrs	r3, r3, #3
 8006850:	e027      	b.n	80068a2 <__aeabi_dsub+0x2fa>
 8006852:	000a      	movs	r2, r1
 8006854:	4302      	orrs	r2, r0
 8006856:	d100      	bne.n	800685a <__aeabi_dsub+0x2b2>
 8006858:	e174      	b.n	8006b44 <__aeabi_dsub+0x59c>
 800685a:	0022      	movs	r2, r4
 800685c:	3a01      	subs	r2, #1
 800685e:	2c01      	cmp	r4, #1
 8006860:	d005      	beq.n	800686e <__aeabi_dsub+0x2c6>
 8006862:	4c1e      	ldr	r4, [pc, #120]	; (80068dc <__aeabi_dsub+0x334>)
 8006864:	45a4      	cmp	ip, r4
 8006866:	d100      	bne.n	800686a <__aeabi_dsub+0x2c2>
 8006868:	e094      	b.n	8006994 <__aeabi_dsub+0x3ec>
 800686a:	4694      	mov	ip, r2
 800686c:	e759      	b.n	8006722 <__aeabi_dsub+0x17a>
 800686e:	4448      	add	r0, r9
 8006870:	4548      	cmp	r0, r9
 8006872:	4192      	sbcs	r2, r2
 8006874:	185b      	adds	r3, r3, r1
 8006876:	4698      	mov	r8, r3
 8006878:	0004      	movs	r4, r0
 800687a:	4252      	negs	r2, r2
 800687c:	4490      	add	r8, r2
 800687e:	4643      	mov	r3, r8
 8006880:	2602      	movs	r6, #2
 8006882:	021b      	lsls	r3, r3, #8
 8006884:	d500      	bpl.n	8006888 <__aeabi_dsub+0x2e0>
 8006886:	e0c4      	b.n	8006a12 <__aeabi_dsub+0x46a>
 8006888:	3e01      	subs	r6, #1
 800688a:	0763      	lsls	r3, r4, #29
 800688c:	d000      	beq.n	8006890 <__aeabi_dsub+0x2e8>
 800688e:	e711      	b.n	80066b4 <__aeabi_dsub+0x10c>
 8006890:	4643      	mov	r3, r8
 8006892:	46b4      	mov	ip, r6
 8006894:	0759      	lsls	r1, r3, #29
 8006896:	08e2      	lsrs	r2, r4, #3
 8006898:	430a      	orrs	r2, r1
 800689a:	08db      	lsrs	r3, r3, #3
 800689c:	490f      	ldr	r1, [pc, #60]	; (80068dc <__aeabi_dsub+0x334>)
 800689e:	458c      	cmp	ip, r1
 80068a0:	d040      	beq.n	8006924 <__aeabi_dsub+0x37c>
 80068a2:	4661      	mov	r1, ip
 80068a4:	031b      	lsls	r3, r3, #12
 80068a6:	0549      	lsls	r1, r1, #21
 80068a8:	0b1b      	lsrs	r3, r3, #12
 80068aa:	0d49      	lsrs	r1, r1, #21
 80068ac:	e720      	b.n	80066f0 <__aeabi_dsub+0x148>
 80068ae:	4301      	orrs	r1, r0
 80068b0:	000c      	movs	r4, r1
 80068b2:	1e61      	subs	r1, r4, #1
 80068b4:	418c      	sbcs	r4, r1
 80068b6:	444c      	add	r4, r9
 80068b8:	454c      	cmp	r4, r9
 80068ba:	4192      	sbcs	r2, r2
 80068bc:	4252      	negs	r2, r2
 80068be:	4690      	mov	r8, r2
 80068c0:	4498      	add	r8, r3
 80068c2:	4643      	mov	r3, r8
 80068c4:	021b      	lsls	r3, r3, #8
 80068c6:	d5e0      	bpl.n	800688a <__aeabi_dsub+0x2e2>
 80068c8:	4b04      	ldr	r3, [pc, #16]	; (80068dc <__aeabi_dsub+0x334>)
 80068ca:	3601      	adds	r6, #1
 80068cc:	429e      	cmp	r6, r3
 80068ce:	d000      	beq.n	80068d2 <__aeabi_dsub+0x32a>
 80068d0:	e09f      	b.n	8006a12 <__aeabi_dsub+0x46a>
 80068d2:	0031      	movs	r1, r6
 80068d4:	2300      	movs	r3, #0
 80068d6:	2200      	movs	r2, #0
 80068d8:	e70a      	b.n	80066f0 <__aeabi_dsub+0x148>
 80068da:	46c0      	nop			; (mov r8, r8)
 80068dc:	000007ff 	.word	0x000007ff
 80068e0:	ff7fffff 	.word	0xff7fffff
 80068e4:	fffff801 	.word	0xfffff801
 80068e8:	000007fe 	.word	0x000007fe
 80068ec:	2a00      	cmp	r2, #0
 80068ee:	d100      	bne.n	80068f2 <__aeabi_dsub+0x34a>
 80068f0:	e160      	b.n	8006bb4 <__aeabi_dsub+0x60c>
 80068f2:	000a      	movs	r2, r1
 80068f4:	4302      	orrs	r2, r0
 80068f6:	d04d      	beq.n	8006994 <__aeabi_dsub+0x3ec>
 80068f8:	464a      	mov	r2, r9
 80068fa:	075c      	lsls	r4, r3, #29
 80068fc:	08d2      	lsrs	r2, r2, #3
 80068fe:	4322      	orrs	r2, r4
 8006900:	2480      	movs	r4, #128	; 0x80
 8006902:	08db      	lsrs	r3, r3, #3
 8006904:	0324      	lsls	r4, r4, #12
 8006906:	4223      	tst	r3, r4
 8006908:	d007      	beq.n	800691a <__aeabi_dsub+0x372>
 800690a:	08ce      	lsrs	r6, r1, #3
 800690c:	4226      	tst	r6, r4
 800690e:	d104      	bne.n	800691a <__aeabi_dsub+0x372>
 8006910:	465d      	mov	r5, fp
 8006912:	0033      	movs	r3, r6
 8006914:	08c2      	lsrs	r2, r0, #3
 8006916:	0749      	lsls	r1, r1, #29
 8006918:	430a      	orrs	r2, r1
 800691a:	0f51      	lsrs	r1, r2, #29
 800691c:	00d2      	lsls	r2, r2, #3
 800691e:	08d2      	lsrs	r2, r2, #3
 8006920:	0749      	lsls	r1, r1, #29
 8006922:	430a      	orrs	r2, r1
 8006924:	0011      	movs	r1, r2
 8006926:	4319      	orrs	r1, r3
 8006928:	d100      	bne.n	800692c <__aeabi_dsub+0x384>
 800692a:	e1c8      	b.n	8006cbe <__aeabi_dsub+0x716>
 800692c:	2180      	movs	r1, #128	; 0x80
 800692e:	0309      	lsls	r1, r1, #12
 8006930:	430b      	orrs	r3, r1
 8006932:	031b      	lsls	r3, r3, #12
 8006934:	49d5      	ldr	r1, [pc, #852]	; (8006c8c <__aeabi_dsub+0x6e4>)
 8006936:	0b1b      	lsrs	r3, r3, #12
 8006938:	e6da      	b.n	80066f0 <__aeabi_dsub+0x148>
 800693a:	49d5      	ldr	r1, [pc, #852]	; (8006c90 <__aeabi_dsub+0x6e8>)
 800693c:	1ab6      	subs	r6, r6, r2
 800693e:	400b      	ands	r3, r1
 8006940:	4698      	mov	r8, r3
 8006942:	e6b5      	b.n	80066b0 <__aeabi_dsub+0x108>
 8006944:	0020      	movs	r0, r4
 8006946:	f000 faf7 	bl	8006f38 <__clzsi2>
 800694a:	0002      	movs	r2, r0
 800694c:	3218      	adds	r2, #24
 800694e:	2a1f      	cmp	r2, #31
 8006950:	dc00      	bgt.n	8006954 <__aeabi_dsub+0x3ac>
 8006952:	e68f      	b.n	8006674 <__aeabi_dsub+0xcc>
 8006954:	0023      	movs	r3, r4
 8006956:	3808      	subs	r0, #8
 8006958:	4083      	lsls	r3, r0
 800695a:	2400      	movs	r4, #0
 800695c:	e692      	b.n	8006684 <__aeabi_dsub+0xdc>
 800695e:	4308      	orrs	r0, r1
 8006960:	0002      	movs	r2, r0
 8006962:	1e50      	subs	r0, r2, #1
 8006964:	4182      	sbcs	r2, r0
 8006966:	e66d      	b.n	8006644 <__aeabi_dsub+0x9c>
 8006968:	4cca      	ldr	r4, [pc, #808]	; (8006c94 <__aeabi_dsub+0x6ec>)
 800696a:	1c72      	adds	r2, r6, #1
 800696c:	4222      	tst	r2, r4
 800696e:	d000      	beq.n	8006972 <__aeabi_dsub+0x3ca>
 8006970:	e0ad      	b.n	8006ace <__aeabi_dsub+0x526>
 8006972:	464a      	mov	r2, r9
 8006974:	431a      	orrs	r2, r3
 8006976:	2e00      	cmp	r6, #0
 8006978:	d1b8      	bne.n	80068ec <__aeabi_dsub+0x344>
 800697a:	2a00      	cmp	r2, #0
 800697c:	d100      	bne.n	8006980 <__aeabi_dsub+0x3d8>
 800697e:	e158      	b.n	8006c32 <__aeabi_dsub+0x68a>
 8006980:	000a      	movs	r2, r1
 8006982:	4302      	orrs	r2, r0
 8006984:	d000      	beq.n	8006988 <__aeabi_dsub+0x3e0>
 8006986:	e159      	b.n	8006c3c <__aeabi_dsub+0x694>
 8006988:	464a      	mov	r2, r9
 800698a:	0759      	lsls	r1, r3, #29
 800698c:	08d2      	lsrs	r2, r2, #3
 800698e:	430a      	orrs	r2, r1
 8006990:	08db      	lsrs	r3, r3, #3
 8006992:	e786      	b.n	80068a2 <__aeabi_dsub+0x2fa>
 8006994:	464a      	mov	r2, r9
 8006996:	0759      	lsls	r1, r3, #29
 8006998:	08d2      	lsrs	r2, r2, #3
 800699a:	430a      	orrs	r2, r1
 800699c:	08db      	lsrs	r3, r3, #3
 800699e:	e7c1      	b.n	8006924 <__aeabi_dsub+0x37c>
 80069a0:	4dba      	ldr	r5, [pc, #744]	; (8006c8c <__aeabi_dsub+0x6e4>)
 80069a2:	42aa      	cmp	r2, r5
 80069a4:	d100      	bne.n	80069a8 <__aeabi_dsub+0x400>
 80069a6:	e11e      	b.n	8006be6 <__aeabi_dsub+0x63e>
 80069a8:	2580      	movs	r5, #128	; 0x80
 80069aa:	042d      	lsls	r5, r5, #16
 80069ac:	432b      	orrs	r3, r5
 80069ae:	4664      	mov	r4, ip
 80069b0:	2c38      	cmp	r4, #56	; 0x38
 80069b2:	dc5d      	bgt.n	8006a70 <__aeabi_dsub+0x4c8>
 80069b4:	2c1f      	cmp	r4, #31
 80069b6:	dd00      	ble.n	80069ba <__aeabi_dsub+0x412>
 80069b8:	e0d0      	b.n	8006b5c <__aeabi_dsub+0x5b4>
 80069ba:	2520      	movs	r5, #32
 80069bc:	4667      	mov	r7, ip
 80069be:	1b2d      	subs	r5, r5, r4
 80069c0:	464e      	mov	r6, r9
 80069c2:	001c      	movs	r4, r3
 80069c4:	40fe      	lsrs	r6, r7
 80069c6:	40ac      	lsls	r4, r5
 80069c8:	4334      	orrs	r4, r6
 80069ca:	464e      	mov	r6, r9
 80069cc:	40ae      	lsls	r6, r5
 80069ce:	0035      	movs	r5, r6
 80069d0:	40fb      	lsrs	r3, r7
 80069d2:	1e6e      	subs	r6, r5, #1
 80069d4:	41b5      	sbcs	r5, r6
 80069d6:	1ac9      	subs	r1, r1, r3
 80069d8:	432c      	orrs	r4, r5
 80069da:	e04e      	b.n	8006a7a <__aeabi_dsub+0x4d2>
 80069dc:	464a      	mov	r2, r9
 80069de:	1a14      	subs	r4, r2, r0
 80069e0:	45a1      	cmp	r9, r4
 80069e2:	4192      	sbcs	r2, r2
 80069e4:	4252      	negs	r2, r2
 80069e6:	4690      	mov	r8, r2
 80069e8:	1a5f      	subs	r7, r3, r1
 80069ea:	003a      	movs	r2, r7
 80069ec:	4647      	mov	r7, r8
 80069ee:	1bd2      	subs	r2, r2, r7
 80069f0:	4690      	mov	r8, r2
 80069f2:	0212      	lsls	r2, r2, #8
 80069f4:	d500      	bpl.n	80069f8 <__aeabi_dsub+0x450>
 80069f6:	e08b      	b.n	8006b10 <__aeabi_dsub+0x568>
 80069f8:	4642      	mov	r2, r8
 80069fa:	4322      	orrs	r2, r4
 80069fc:	d000      	beq.n	8006a00 <__aeabi_dsub+0x458>
 80069fe:	e630      	b.n	8006662 <__aeabi_dsub+0xba>
 8006a00:	2300      	movs	r3, #0
 8006a02:	2500      	movs	r5, #0
 8006a04:	e74d      	b.n	80068a2 <__aeabi_dsub+0x2fa>
 8006a06:	464a      	mov	r2, r9
 8006a08:	0759      	lsls	r1, r3, #29
 8006a0a:	08d2      	lsrs	r2, r2, #3
 8006a0c:	430a      	orrs	r2, r1
 8006a0e:	08db      	lsrs	r3, r3, #3
 8006a10:	e744      	b.n	800689c <__aeabi_dsub+0x2f4>
 8006a12:	4642      	mov	r2, r8
 8006a14:	4b9e      	ldr	r3, [pc, #632]	; (8006c90 <__aeabi_dsub+0x6e8>)
 8006a16:	0861      	lsrs	r1, r4, #1
 8006a18:	401a      	ands	r2, r3
 8006a1a:	0013      	movs	r3, r2
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	4014      	ands	r4, r2
 8006a20:	430c      	orrs	r4, r1
 8006a22:	07da      	lsls	r2, r3, #31
 8006a24:	085b      	lsrs	r3, r3, #1
 8006a26:	4698      	mov	r8, r3
 8006a28:	4314      	orrs	r4, r2
 8006a2a:	e641      	b.n	80066b0 <__aeabi_dsub+0x108>
 8006a2c:	001a      	movs	r2, r3
 8006a2e:	3e1f      	subs	r6, #31
 8006a30:	40f2      	lsrs	r2, r6
 8006a32:	0016      	movs	r6, r2
 8006a34:	2920      	cmp	r1, #32
 8006a36:	d003      	beq.n	8006a40 <__aeabi_dsub+0x498>
 8006a38:	2240      	movs	r2, #64	; 0x40
 8006a3a:	1a51      	subs	r1, r2, r1
 8006a3c:	408b      	lsls	r3, r1
 8006a3e:	431c      	orrs	r4, r3
 8006a40:	1e62      	subs	r2, r4, #1
 8006a42:	4194      	sbcs	r4, r2
 8006a44:	2300      	movs	r3, #0
 8006a46:	4334      	orrs	r4, r6
 8006a48:	4698      	mov	r8, r3
 8006a4a:	2600      	movs	r6, #0
 8006a4c:	e71d      	b.n	800688a <__aeabi_dsub+0x2e2>
 8006a4e:	000c      	movs	r4, r1
 8006a50:	3a20      	subs	r2, #32
 8006a52:	40d4      	lsrs	r4, r2
 8006a54:	0022      	movs	r2, r4
 8006a56:	4664      	mov	r4, ip
 8006a58:	2c20      	cmp	r4, #32
 8006a5a:	d004      	beq.n	8006a66 <__aeabi_dsub+0x4be>
 8006a5c:	2740      	movs	r7, #64	; 0x40
 8006a5e:	1b3f      	subs	r7, r7, r4
 8006a60:	40b9      	lsls	r1, r7
 8006a62:	4308      	orrs	r0, r1
 8006a64:	4680      	mov	r8, r0
 8006a66:	4644      	mov	r4, r8
 8006a68:	1e61      	subs	r1, r4, #1
 8006a6a:	418c      	sbcs	r4, r1
 8006a6c:	4322      	orrs	r2, r4
 8006a6e:	e5e9      	b.n	8006644 <__aeabi_dsub+0x9c>
 8006a70:	464c      	mov	r4, r9
 8006a72:	4323      	orrs	r3, r4
 8006a74:	001c      	movs	r4, r3
 8006a76:	1e63      	subs	r3, r4, #1
 8006a78:	419c      	sbcs	r4, r3
 8006a7a:	1b04      	subs	r4, r0, r4
 8006a7c:	42a0      	cmp	r0, r4
 8006a7e:	419b      	sbcs	r3, r3
 8006a80:	425b      	negs	r3, r3
 8006a82:	1acb      	subs	r3, r1, r3
 8006a84:	4698      	mov	r8, r3
 8006a86:	465d      	mov	r5, fp
 8006a88:	0016      	movs	r6, r2
 8006a8a:	e5e2      	b.n	8006652 <__aeabi_dsub+0xaa>
 8006a8c:	464e      	mov	r6, r9
 8006a8e:	431e      	orrs	r6, r3
 8006a90:	d100      	bne.n	8006a94 <__aeabi_dsub+0x4ec>
 8006a92:	e0ae      	b.n	8006bf2 <__aeabi_dsub+0x64a>
 8006a94:	1e66      	subs	r6, r4, #1
 8006a96:	2c01      	cmp	r4, #1
 8006a98:	d100      	bne.n	8006a9c <__aeabi_dsub+0x4f4>
 8006a9a:	e0fd      	b.n	8006c98 <__aeabi_dsub+0x6f0>
 8006a9c:	4f7b      	ldr	r7, [pc, #492]	; (8006c8c <__aeabi_dsub+0x6e4>)
 8006a9e:	42bc      	cmp	r4, r7
 8006aa0:	d100      	bne.n	8006aa4 <__aeabi_dsub+0x4fc>
 8006aa2:	e107      	b.n	8006cb4 <__aeabi_dsub+0x70c>
 8006aa4:	46b4      	mov	ip, r6
 8006aa6:	e69b      	b.n	80067e0 <__aeabi_dsub+0x238>
 8006aa8:	4664      	mov	r4, ip
 8006aaa:	2220      	movs	r2, #32
 8006aac:	1b12      	subs	r2, r2, r4
 8006aae:	000c      	movs	r4, r1
 8006ab0:	4094      	lsls	r4, r2
 8006ab2:	0007      	movs	r7, r0
 8006ab4:	4090      	lsls	r0, r2
 8006ab6:	46a0      	mov	r8, r4
 8006ab8:	4664      	mov	r4, ip
 8006aba:	1e42      	subs	r2, r0, #1
 8006abc:	4190      	sbcs	r0, r2
 8006abe:	4662      	mov	r2, ip
 8006ac0:	40e7      	lsrs	r7, r4
 8006ac2:	4644      	mov	r4, r8
 8006ac4:	40d1      	lsrs	r1, r2
 8006ac6:	433c      	orrs	r4, r7
 8006ac8:	4304      	orrs	r4, r0
 8006aca:	185b      	adds	r3, r3, r1
 8006acc:	e6f3      	b.n	80068b6 <__aeabi_dsub+0x30e>
 8006ace:	4c6f      	ldr	r4, [pc, #444]	; (8006c8c <__aeabi_dsub+0x6e4>)
 8006ad0:	42a2      	cmp	r2, r4
 8006ad2:	d100      	bne.n	8006ad6 <__aeabi_dsub+0x52e>
 8006ad4:	e0d5      	b.n	8006c82 <__aeabi_dsub+0x6da>
 8006ad6:	4448      	add	r0, r9
 8006ad8:	185b      	adds	r3, r3, r1
 8006ada:	4548      	cmp	r0, r9
 8006adc:	4189      	sbcs	r1, r1
 8006ade:	4249      	negs	r1, r1
 8006ae0:	185b      	adds	r3, r3, r1
 8006ae2:	07dc      	lsls	r4, r3, #31
 8006ae4:	0840      	lsrs	r0, r0, #1
 8006ae6:	085b      	lsrs	r3, r3, #1
 8006ae8:	4698      	mov	r8, r3
 8006aea:	0016      	movs	r6, r2
 8006aec:	4304      	orrs	r4, r0
 8006aee:	e6cc      	b.n	800688a <__aeabi_dsub+0x2e2>
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	d000      	beq.n	8006af6 <__aeabi_dsub+0x54e>
 8006af4:	e082      	b.n	8006bfc <__aeabi_dsub+0x654>
 8006af6:	000a      	movs	r2, r1
 8006af8:	4302      	orrs	r2, r0
 8006afa:	d140      	bne.n	8006b7e <__aeabi_dsub+0x5d6>
 8006afc:	2380      	movs	r3, #128	; 0x80
 8006afe:	2500      	movs	r5, #0
 8006b00:	031b      	lsls	r3, r3, #12
 8006b02:	e713      	b.n	800692c <__aeabi_dsub+0x384>
 8006b04:	074b      	lsls	r3, r1, #29
 8006b06:	08c2      	lsrs	r2, r0, #3
 8006b08:	431a      	orrs	r2, r3
 8006b0a:	465d      	mov	r5, fp
 8006b0c:	08cb      	lsrs	r3, r1, #3
 8006b0e:	e6c5      	b.n	800689c <__aeabi_dsub+0x2f4>
 8006b10:	464a      	mov	r2, r9
 8006b12:	1a84      	subs	r4, r0, r2
 8006b14:	42a0      	cmp	r0, r4
 8006b16:	4192      	sbcs	r2, r2
 8006b18:	1acb      	subs	r3, r1, r3
 8006b1a:	4252      	negs	r2, r2
 8006b1c:	1a9b      	subs	r3, r3, r2
 8006b1e:	4698      	mov	r8, r3
 8006b20:	465d      	mov	r5, fp
 8006b22:	e59e      	b.n	8006662 <__aeabi_dsub+0xba>
 8006b24:	464a      	mov	r2, r9
 8006b26:	0759      	lsls	r1, r3, #29
 8006b28:	08d2      	lsrs	r2, r2, #3
 8006b2a:	430a      	orrs	r2, r1
 8006b2c:	08db      	lsrs	r3, r3, #3
 8006b2e:	e6f9      	b.n	8006924 <__aeabi_dsub+0x37c>
 8006b30:	464a      	mov	r2, r9
 8006b32:	1a14      	subs	r4, r2, r0
 8006b34:	45a1      	cmp	r9, r4
 8006b36:	4192      	sbcs	r2, r2
 8006b38:	1a5b      	subs	r3, r3, r1
 8006b3a:	4252      	negs	r2, r2
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	4698      	mov	r8, r3
 8006b40:	2601      	movs	r6, #1
 8006b42:	e586      	b.n	8006652 <__aeabi_dsub+0xaa>
 8006b44:	464a      	mov	r2, r9
 8006b46:	0759      	lsls	r1, r3, #29
 8006b48:	08d2      	lsrs	r2, r2, #3
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	08db      	lsrs	r3, r3, #3
 8006b4e:	e6a5      	b.n	800689c <__aeabi_dsub+0x2f4>
 8006b50:	464c      	mov	r4, r9
 8006b52:	4323      	orrs	r3, r4
 8006b54:	001c      	movs	r4, r3
 8006b56:	1e63      	subs	r3, r4, #1
 8006b58:	419c      	sbcs	r4, r3
 8006b5a:	e65b      	b.n	8006814 <__aeabi_dsub+0x26c>
 8006b5c:	4665      	mov	r5, ip
 8006b5e:	001e      	movs	r6, r3
 8006b60:	3d20      	subs	r5, #32
 8006b62:	40ee      	lsrs	r6, r5
 8006b64:	2c20      	cmp	r4, #32
 8006b66:	d005      	beq.n	8006b74 <__aeabi_dsub+0x5cc>
 8006b68:	2540      	movs	r5, #64	; 0x40
 8006b6a:	1b2d      	subs	r5, r5, r4
 8006b6c:	40ab      	lsls	r3, r5
 8006b6e:	464c      	mov	r4, r9
 8006b70:	431c      	orrs	r4, r3
 8006b72:	46a2      	mov	sl, r4
 8006b74:	4654      	mov	r4, sl
 8006b76:	1e63      	subs	r3, r4, #1
 8006b78:	419c      	sbcs	r4, r3
 8006b7a:	4334      	orrs	r4, r6
 8006b7c:	e77d      	b.n	8006a7a <__aeabi_dsub+0x4d2>
 8006b7e:	074b      	lsls	r3, r1, #29
 8006b80:	08c2      	lsrs	r2, r0, #3
 8006b82:	431a      	orrs	r2, r3
 8006b84:	465d      	mov	r5, fp
 8006b86:	08cb      	lsrs	r3, r1, #3
 8006b88:	e6cc      	b.n	8006924 <__aeabi_dsub+0x37c>
 8006b8a:	000a      	movs	r2, r1
 8006b8c:	4302      	orrs	r2, r0
 8006b8e:	d100      	bne.n	8006b92 <__aeabi_dsub+0x5ea>
 8006b90:	e736      	b.n	8006a00 <__aeabi_dsub+0x458>
 8006b92:	074b      	lsls	r3, r1, #29
 8006b94:	08c2      	lsrs	r2, r0, #3
 8006b96:	431a      	orrs	r2, r3
 8006b98:	465d      	mov	r5, fp
 8006b9a:	08cb      	lsrs	r3, r1, #3
 8006b9c:	e681      	b.n	80068a2 <__aeabi_dsub+0x2fa>
 8006b9e:	464a      	mov	r2, r9
 8006ba0:	1a84      	subs	r4, r0, r2
 8006ba2:	42a0      	cmp	r0, r4
 8006ba4:	4192      	sbcs	r2, r2
 8006ba6:	1acb      	subs	r3, r1, r3
 8006ba8:	4252      	negs	r2, r2
 8006baa:	1a9b      	subs	r3, r3, r2
 8006bac:	4698      	mov	r8, r3
 8006bae:	465d      	mov	r5, fp
 8006bb0:	2601      	movs	r6, #1
 8006bb2:	e54e      	b.n	8006652 <__aeabi_dsub+0xaa>
 8006bb4:	074b      	lsls	r3, r1, #29
 8006bb6:	08c2      	lsrs	r2, r0, #3
 8006bb8:	431a      	orrs	r2, r3
 8006bba:	08cb      	lsrs	r3, r1, #3
 8006bbc:	e6b2      	b.n	8006924 <__aeabi_dsub+0x37c>
 8006bbe:	464a      	mov	r2, r9
 8006bc0:	1a14      	subs	r4, r2, r0
 8006bc2:	45a1      	cmp	r9, r4
 8006bc4:	4192      	sbcs	r2, r2
 8006bc6:	1a5f      	subs	r7, r3, r1
 8006bc8:	4252      	negs	r2, r2
 8006bca:	1aba      	subs	r2, r7, r2
 8006bcc:	4690      	mov	r8, r2
 8006bce:	0212      	lsls	r2, r2, #8
 8006bd0:	d56b      	bpl.n	8006caa <__aeabi_dsub+0x702>
 8006bd2:	464a      	mov	r2, r9
 8006bd4:	1a84      	subs	r4, r0, r2
 8006bd6:	42a0      	cmp	r0, r4
 8006bd8:	4192      	sbcs	r2, r2
 8006bda:	1acb      	subs	r3, r1, r3
 8006bdc:	4252      	negs	r2, r2
 8006bde:	1a9b      	subs	r3, r3, r2
 8006be0:	4698      	mov	r8, r3
 8006be2:	465d      	mov	r5, fp
 8006be4:	e564      	b.n	80066b0 <__aeabi_dsub+0x108>
 8006be6:	074b      	lsls	r3, r1, #29
 8006be8:	08c2      	lsrs	r2, r0, #3
 8006bea:	431a      	orrs	r2, r3
 8006bec:	465d      	mov	r5, fp
 8006bee:	08cb      	lsrs	r3, r1, #3
 8006bf0:	e698      	b.n	8006924 <__aeabi_dsub+0x37c>
 8006bf2:	074b      	lsls	r3, r1, #29
 8006bf4:	08c2      	lsrs	r2, r0, #3
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	08cb      	lsrs	r3, r1, #3
 8006bfa:	e64f      	b.n	800689c <__aeabi_dsub+0x2f4>
 8006bfc:	000a      	movs	r2, r1
 8006bfe:	4302      	orrs	r2, r0
 8006c00:	d090      	beq.n	8006b24 <__aeabi_dsub+0x57c>
 8006c02:	464a      	mov	r2, r9
 8006c04:	075c      	lsls	r4, r3, #29
 8006c06:	08d2      	lsrs	r2, r2, #3
 8006c08:	4314      	orrs	r4, r2
 8006c0a:	2280      	movs	r2, #128	; 0x80
 8006c0c:	08db      	lsrs	r3, r3, #3
 8006c0e:	0312      	lsls	r2, r2, #12
 8006c10:	4213      	tst	r3, r2
 8006c12:	d008      	beq.n	8006c26 <__aeabi_dsub+0x67e>
 8006c14:	08ce      	lsrs	r6, r1, #3
 8006c16:	4216      	tst	r6, r2
 8006c18:	d105      	bne.n	8006c26 <__aeabi_dsub+0x67e>
 8006c1a:	08c0      	lsrs	r0, r0, #3
 8006c1c:	0749      	lsls	r1, r1, #29
 8006c1e:	4308      	orrs	r0, r1
 8006c20:	0004      	movs	r4, r0
 8006c22:	465d      	mov	r5, fp
 8006c24:	0033      	movs	r3, r6
 8006c26:	0f61      	lsrs	r1, r4, #29
 8006c28:	00e2      	lsls	r2, r4, #3
 8006c2a:	0749      	lsls	r1, r1, #29
 8006c2c:	08d2      	lsrs	r2, r2, #3
 8006c2e:	430a      	orrs	r2, r1
 8006c30:	e678      	b.n	8006924 <__aeabi_dsub+0x37c>
 8006c32:	074b      	lsls	r3, r1, #29
 8006c34:	08c2      	lsrs	r2, r0, #3
 8006c36:	431a      	orrs	r2, r3
 8006c38:	08cb      	lsrs	r3, r1, #3
 8006c3a:	e632      	b.n	80068a2 <__aeabi_dsub+0x2fa>
 8006c3c:	4448      	add	r0, r9
 8006c3e:	185b      	adds	r3, r3, r1
 8006c40:	4548      	cmp	r0, r9
 8006c42:	4192      	sbcs	r2, r2
 8006c44:	4698      	mov	r8, r3
 8006c46:	4252      	negs	r2, r2
 8006c48:	4490      	add	r8, r2
 8006c4a:	4643      	mov	r3, r8
 8006c4c:	0004      	movs	r4, r0
 8006c4e:	021b      	lsls	r3, r3, #8
 8006c50:	d400      	bmi.n	8006c54 <__aeabi_dsub+0x6ac>
 8006c52:	e61a      	b.n	800688a <__aeabi_dsub+0x2e2>
 8006c54:	4642      	mov	r2, r8
 8006c56:	4b0e      	ldr	r3, [pc, #56]	; (8006c90 <__aeabi_dsub+0x6e8>)
 8006c58:	2601      	movs	r6, #1
 8006c5a:	401a      	ands	r2, r3
 8006c5c:	4690      	mov	r8, r2
 8006c5e:	e614      	b.n	800688a <__aeabi_dsub+0x2e2>
 8006c60:	4666      	mov	r6, ip
 8006c62:	001f      	movs	r7, r3
 8006c64:	3e20      	subs	r6, #32
 8006c66:	40f7      	lsrs	r7, r6
 8006c68:	2c20      	cmp	r4, #32
 8006c6a:	d005      	beq.n	8006c78 <__aeabi_dsub+0x6d0>
 8006c6c:	2640      	movs	r6, #64	; 0x40
 8006c6e:	1b36      	subs	r6, r6, r4
 8006c70:	40b3      	lsls	r3, r6
 8006c72:	464c      	mov	r4, r9
 8006c74:	431c      	orrs	r4, r3
 8006c76:	46a2      	mov	sl, r4
 8006c78:	4654      	mov	r4, sl
 8006c7a:	1e63      	subs	r3, r4, #1
 8006c7c:	419c      	sbcs	r4, r3
 8006c7e:	433c      	orrs	r4, r7
 8006c80:	e5c8      	b.n	8006814 <__aeabi_dsub+0x26c>
 8006c82:	0011      	movs	r1, r2
 8006c84:	2300      	movs	r3, #0
 8006c86:	2200      	movs	r2, #0
 8006c88:	e532      	b.n	80066f0 <__aeabi_dsub+0x148>
 8006c8a:	46c0      	nop			; (mov r8, r8)
 8006c8c:	000007ff 	.word	0x000007ff
 8006c90:	ff7fffff 	.word	0xff7fffff
 8006c94:	000007fe 	.word	0x000007fe
 8006c98:	464a      	mov	r2, r9
 8006c9a:	1814      	adds	r4, r2, r0
 8006c9c:	4284      	cmp	r4, r0
 8006c9e:	4192      	sbcs	r2, r2
 8006ca0:	185b      	adds	r3, r3, r1
 8006ca2:	4698      	mov	r8, r3
 8006ca4:	4252      	negs	r2, r2
 8006ca6:	4490      	add	r8, r2
 8006ca8:	e5e9      	b.n	800687e <__aeabi_dsub+0x2d6>
 8006caa:	4642      	mov	r2, r8
 8006cac:	4322      	orrs	r2, r4
 8006cae:	d100      	bne.n	8006cb2 <__aeabi_dsub+0x70a>
 8006cb0:	e6a6      	b.n	8006a00 <__aeabi_dsub+0x458>
 8006cb2:	e5ea      	b.n	800688a <__aeabi_dsub+0x2e2>
 8006cb4:	074b      	lsls	r3, r1, #29
 8006cb6:	08c2      	lsrs	r2, r0, #3
 8006cb8:	431a      	orrs	r2, r3
 8006cba:	08cb      	lsrs	r3, r1, #3
 8006cbc:	e632      	b.n	8006924 <__aeabi_dsub+0x37c>
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	4901      	ldr	r1, [pc, #4]	; (8006cc8 <__aeabi_dsub+0x720>)
 8006cc2:	0013      	movs	r3, r2
 8006cc4:	e514      	b.n	80066f0 <__aeabi_dsub+0x148>
 8006cc6:	46c0      	nop			; (mov r8, r8)
 8006cc8:	000007ff 	.word	0x000007ff

08006ccc <__aeabi_d2iz>:
 8006ccc:	000a      	movs	r2, r1
 8006cce:	b530      	push	{r4, r5, lr}
 8006cd0:	4c13      	ldr	r4, [pc, #76]	; (8006d20 <__aeabi_d2iz+0x54>)
 8006cd2:	0053      	lsls	r3, r2, #1
 8006cd4:	0309      	lsls	r1, r1, #12
 8006cd6:	0005      	movs	r5, r0
 8006cd8:	0b09      	lsrs	r1, r1, #12
 8006cda:	2000      	movs	r0, #0
 8006cdc:	0d5b      	lsrs	r3, r3, #21
 8006cde:	0fd2      	lsrs	r2, r2, #31
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	dd04      	ble.n	8006cee <__aeabi_d2iz+0x22>
 8006ce4:	480f      	ldr	r0, [pc, #60]	; (8006d24 <__aeabi_d2iz+0x58>)
 8006ce6:	4283      	cmp	r3, r0
 8006ce8:	dd02      	ble.n	8006cf0 <__aeabi_d2iz+0x24>
 8006cea:	4b0f      	ldr	r3, [pc, #60]	; (8006d28 <__aeabi_d2iz+0x5c>)
 8006cec:	18d0      	adds	r0, r2, r3
 8006cee:	bd30      	pop	{r4, r5, pc}
 8006cf0:	2080      	movs	r0, #128	; 0x80
 8006cf2:	0340      	lsls	r0, r0, #13
 8006cf4:	4301      	orrs	r1, r0
 8006cf6:	480d      	ldr	r0, [pc, #52]	; (8006d2c <__aeabi_d2iz+0x60>)
 8006cf8:	1ac0      	subs	r0, r0, r3
 8006cfa:	281f      	cmp	r0, #31
 8006cfc:	dd08      	ble.n	8006d10 <__aeabi_d2iz+0x44>
 8006cfe:	480c      	ldr	r0, [pc, #48]	; (8006d30 <__aeabi_d2iz+0x64>)
 8006d00:	1ac3      	subs	r3, r0, r3
 8006d02:	40d9      	lsrs	r1, r3
 8006d04:	000b      	movs	r3, r1
 8006d06:	4258      	negs	r0, r3
 8006d08:	2a00      	cmp	r2, #0
 8006d0a:	d1f0      	bne.n	8006cee <__aeabi_d2iz+0x22>
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	e7ee      	b.n	8006cee <__aeabi_d2iz+0x22>
 8006d10:	4c08      	ldr	r4, [pc, #32]	; (8006d34 <__aeabi_d2iz+0x68>)
 8006d12:	40c5      	lsrs	r5, r0
 8006d14:	46a4      	mov	ip, r4
 8006d16:	4463      	add	r3, ip
 8006d18:	4099      	lsls	r1, r3
 8006d1a:	000b      	movs	r3, r1
 8006d1c:	432b      	orrs	r3, r5
 8006d1e:	e7f2      	b.n	8006d06 <__aeabi_d2iz+0x3a>
 8006d20:	000003fe 	.word	0x000003fe
 8006d24:	0000041d 	.word	0x0000041d
 8006d28:	7fffffff 	.word	0x7fffffff
 8006d2c:	00000433 	.word	0x00000433
 8006d30:	00000413 	.word	0x00000413
 8006d34:	fffffbed 	.word	0xfffffbed

08006d38 <__aeabi_i2d>:
 8006d38:	b570      	push	{r4, r5, r6, lr}
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	d016      	beq.n	8006d6c <__aeabi_i2d+0x34>
 8006d3e:	17c3      	asrs	r3, r0, #31
 8006d40:	18c5      	adds	r5, r0, r3
 8006d42:	405d      	eors	r5, r3
 8006d44:	0fc4      	lsrs	r4, r0, #31
 8006d46:	0028      	movs	r0, r5
 8006d48:	f000 f8f6 	bl	8006f38 <__clzsi2>
 8006d4c:	4a11      	ldr	r2, [pc, #68]	; (8006d94 <__aeabi_i2d+0x5c>)
 8006d4e:	1a12      	subs	r2, r2, r0
 8006d50:	280a      	cmp	r0, #10
 8006d52:	dc16      	bgt.n	8006d82 <__aeabi_i2d+0x4a>
 8006d54:	0003      	movs	r3, r0
 8006d56:	002e      	movs	r6, r5
 8006d58:	3315      	adds	r3, #21
 8006d5a:	409e      	lsls	r6, r3
 8006d5c:	230b      	movs	r3, #11
 8006d5e:	1a18      	subs	r0, r3, r0
 8006d60:	40c5      	lsrs	r5, r0
 8006d62:	0553      	lsls	r3, r2, #21
 8006d64:	032d      	lsls	r5, r5, #12
 8006d66:	0b2d      	lsrs	r5, r5, #12
 8006d68:	0d5b      	lsrs	r3, r3, #21
 8006d6a:	e003      	b.n	8006d74 <__aeabi_i2d+0x3c>
 8006d6c:	2400      	movs	r4, #0
 8006d6e:	2300      	movs	r3, #0
 8006d70:	2500      	movs	r5, #0
 8006d72:	2600      	movs	r6, #0
 8006d74:	051b      	lsls	r3, r3, #20
 8006d76:	432b      	orrs	r3, r5
 8006d78:	07e4      	lsls	r4, r4, #31
 8006d7a:	4323      	orrs	r3, r4
 8006d7c:	0030      	movs	r0, r6
 8006d7e:	0019      	movs	r1, r3
 8006d80:	bd70      	pop	{r4, r5, r6, pc}
 8006d82:	380b      	subs	r0, #11
 8006d84:	4085      	lsls	r5, r0
 8006d86:	0553      	lsls	r3, r2, #21
 8006d88:	032d      	lsls	r5, r5, #12
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	0b2d      	lsrs	r5, r5, #12
 8006d8e:	0d5b      	lsrs	r3, r3, #21
 8006d90:	e7f0      	b.n	8006d74 <__aeabi_i2d+0x3c>
 8006d92:	46c0      	nop			; (mov r8, r8)
 8006d94:	0000041e 	.word	0x0000041e

08006d98 <__aeabi_f2d>:
 8006d98:	b570      	push	{r4, r5, r6, lr}
 8006d9a:	0043      	lsls	r3, r0, #1
 8006d9c:	0246      	lsls	r6, r0, #9
 8006d9e:	0fc4      	lsrs	r4, r0, #31
 8006da0:	20fe      	movs	r0, #254	; 0xfe
 8006da2:	0e1b      	lsrs	r3, r3, #24
 8006da4:	1c59      	adds	r1, r3, #1
 8006da6:	0a75      	lsrs	r5, r6, #9
 8006da8:	4208      	tst	r0, r1
 8006daa:	d00c      	beq.n	8006dc6 <__aeabi_f2d+0x2e>
 8006dac:	22e0      	movs	r2, #224	; 0xe0
 8006dae:	0092      	lsls	r2, r2, #2
 8006db0:	4694      	mov	ip, r2
 8006db2:	076d      	lsls	r5, r5, #29
 8006db4:	0b36      	lsrs	r6, r6, #12
 8006db6:	4463      	add	r3, ip
 8006db8:	051b      	lsls	r3, r3, #20
 8006dba:	4333      	orrs	r3, r6
 8006dbc:	07e4      	lsls	r4, r4, #31
 8006dbe:	4323      	orrs	r3, r4
 8006dc0:	0028      	movs	r0, r5
 8006dc2:	0019      	movs	r1, r3
 8006dc4:	bd70      	pop	{r4, r5, r6, pc}
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d114      	bne.n	8006df4 <__aeabi_f2d+0x5c>
 8006dca:	2d00      	cmp	r5, #0
 8006dcc:	d01b      	beq.n	8006e06 <__aeabi_f2d+0x6e>
 8006dce:	0028      	movs	r0, r5
 8006dd0:	f000 f8b2 	bl	8006f38 <__clzsi2>
 8006dd4:	280a      	cmp	r0, #10
 8006dd6:	dc1c      	bgt.n	8006e12 <__aeabi_f2d+0x7a>
 8006dd8:	230b      	movs	r3, #11
 8006dda:	002a      	movs	r2, r5
 8006ddc:	1a1b      	subs	r3, r3, r0
 8006dde:	40da      	lsrs	r2, r3
 8006de0:	0003      	movs	r3, r0
 8006de2:	3315      	adds	r3, #21
 8006de4:	409d      	lsls	r5, r3
 8006de6:	4b0e      	ldr	r3, [pc, #56]	; (8006e20 <__aeabi_f2d+0x88>)
 8006de8:	0312      	lsls	r2, r2, #12
 8006dea:	1a1b      	subs	r3, r3, r0
 8006dec:	055b      	lsls	r3, r3, #21
 8006dee:	0b16      	lsrs	r6, r2, #12
 8006df0:	0d5b      	lsrs	r3, r3, #21
 8006df2:	e7e1      	b.n	8006db8 <__aeabi_f2d+0x20>
 8006df4:	2d00      	cmp	r5, #0
 8006df6:	d009      	beq.n	8006e0c <__aeabi_f2d+0x74>
 8006df8:	0b32      	lsrs	r2, r6, #12
 8006dfa:	2680      	movs	r6, #128	; 0x80
 8006dfc:	0336      	lsls	r6, r6, #12
 8006dfe:	4b09      	ldr	r3, [pc, #36]	; (8006e24 <__aeabi_f2d+0x8c>)
 8006e00:	076d      	lsls	r5, r5, #29
 8006e02:	4316      	orrs	r6, r2
 8006e04:	e7d8      	b.n	8006db8 <__aeabi_f2d+0x20>
 8006e06:	2300      	movs	r3, #0
 8006e08:	2600      	movs	r6, #0
 8006e0a:	e7d5      	b.n	8006db8 <__aeabi_f2d+0x20>
 8006e0c:	2600      	movs	r6, #0
 8006e0e:	4b05      	ldr	r3, [pc, #20]	; (8006e24 <__aeabi_f2d+0x8c>)
 8006e10:	e7d2      	b.n	8006db8 <__aeabi_f2d+0x20>
 8006e12:	0003      	movs	r3, r0
 8006e14:	002a      	movs	r2, r5
 8006e16:	3b0b      	subs	r3, #11
 8006e18:	409a      	lsls	r2, r3
 8006e1a:	2500      	movs	r5, #0
 8006e1c:	e7e3      	b.n	8006de6 <__aeabi_f2d+0x4e>
 8006e1e:	46c0      	nop			; (mov r8, r8)
 8006e20:	00000389 	.word	0x00000389
 8006e24:	000007ff 	.word	0x000007ff

08006e28 <__aeabi_d2f>:
 8006e28:	0002      	movs	r2, r0
 8006e2a:	004b      	lsls	r3, r1, #1
 8006e2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e2e:	0308      	lsls	r0, r1, #12
 8006e30:	0d5b      	lsrs	r3, r3, #21
 8006e32:	4e3d      	ldr	r6, [pc, #244]	; (8006f28 <__aeabi_d2f+0x100>)
 8006e34:	0fcc      	lsrs	r4, r1, #31
 8006e36:	0a40      	lsrs	r0, r0, #9
 8006e38:	0f51      	lsrs	r1, r2, #29
 8006e3a:	1c5f      	adds	r7, r3, #1
 8006e3c:	4308      	orrs	r0, r1
 8006e3e:	00d5      	lsls	r5, r2, #3
 8006e40:	4237      	tst	r7, r6
 8006e42:	d00a      	beq.n	8006e5a <__aeabi_d2f+0x32>
 8006e44:	4939      	ldr	r1, [pc, #228]	; (8006f2c <__aeabi_d2f+0x104>)
 8006e46:	185e      	adds	r6, r3, r1
 8006e48:	2efe      	cmp	r6, #254	; 0xfe
 8006e4a:	dd16      	ble.n	8006e7a <__aeabi_d2f+0x52>
 8006e4c:	23ff      	movs	r3, #255	; 0xff
 8006e4e:	2100      	movs	r1, #0
 8006e50:	05db      	lsls	r3, r3, #23
 8006e52:	430b      	orrs	r3, r1
 8006e54:	07e0      	lsls	r0, r4, #31
 8006e56:	4318      	orrs	r0, r3
 8006e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d106      	bne.n	8006e6c <__aeabi_d2f+0x44>
 8006e5e:	4328      	orrs	r0, r5
 8006e60:	d027      	beq.n	8006eb2 <__aeabi_d2f+0x8a>
 8006e62:	2105      	movs	r1, #5
 8006e64:	0189      	lsls	r1, r1, #6
 8006e66:	0a49      	lsrs	r1, r1, #9
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	e7f1      	b.n	8006e50 <__aeabi_d2f+0x28>
 8006e6c:	4305      	orrs	r5, r0
 8006e6e:	d0ed      	beq.n	8006e4c <__aeabi_d2f+0x24>
 8006e70:	2180      	movs	r1, #128	; 0x80
 8006e72:	03c9      	lsls	r1, r1, #15
 8006e74:	23ff      	movs	r3, #255	; 0xff
 8006e76:	4301      	orrs	r1, r0
 8006e78:	e7ea      	b.n	8006e50 <__aeabi_d2f+0x28>
 8006e7a:	2e00      	cmp	r6, #0
 8006e7c:	dd1c      	ble.n	8006eb8 <__aeabi_d2f+0x90>
 8006e7e:	0192      	lsls	r2, r2, #6
 8006e80:	0011      	movs	r1, r2
 8006e82:	1e4a      	subs	r2, r1, #1
 8006e84:	4191      	sbcs	r1, r2
 8006e86:	00c0      	lsls	r0, r0, #3
 8006e88:	0f6d      	lsrs	r5, r5, #29
 8006e8a:	4301      	orrs	r1, r0
 8006e8c:	4329      	orrs	r1, r5
 8006e8e:	074b      	lsls	r3, r1, #29
 8006e90:	d048      	beq.n	8006f24 <__aeabi_d2f+0xfc>
 8006e92:	230f      	movs	r3, #15
 8006e94:	400b      	ands	r3, r1
 8006e96:	2b04      	cmp	r3, #4
 8006e98:	d000      	beq.n	8006e9c <__aeabi_d2f+0x74>
 8006e9a:	3104      	adds	r1, #4
 8006e9c:	2380      	movs	r3, #128	; 0x80
 8006e9e:	04db      	lsls	r3, r3, #19
 8006ea0:	400b      	ands	r3, r1
 8006ea2:	d03f      	beq.n	8006f24 <__aeabi_d2f+0xfc>
 8006ea4:	1c72      	adds	r2, r6, #1
 8006ea6:	2efe      	cmp	r6, #254	; 0xfe
 8006ea8:	d0d0      	beq.n	8006e4c <__aeabi_d2f+0x24>
 8006eaa:	0189      	lsls	r1, r1, #6
 8006eac:	0a49      	lsrs	r1, r1, #9
 8006eae:	b2d3      	uxtb	r3, r2
 8006eb0:	e7ce      	b.n	8006e50 <__aeabi_d2f+0x28>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	2100      	movs	r1, #0
 8006eb6:	e7cb      	b.n	8006e50 <__aeabi_d2f+0x28>
 8006eb8:	0032      	movs	r2, r6
 8006eba:	3217      	adds	r2, #23
 8006ebc:	db22      	blt.n	8006f04 <__aeabi_d2f+0xdc>
 8006ebe:	2180      	movs	r1, #128	; 0x80
 8006ec0:	221e      	movs	r2, #30
 8006ec2:	0409      	lsls	r1, r1, #16
 8006ec4:	4308      	orrs	r0, r1
 8006ec6:	1b92      	subs	r2, r2, r6
 8006ec8:	2a1f      	cmp	r2, #31
 8006eca:	dd1d      	ble.n	8006f08 <__aeabi_d2f+0xe0>
 8006ecc:	2102      	movs	r1, #2
 8006ece:	4249      	negs	r1, r1
 8006ed0:	1b8e      	subs	r6, r1, r6
 8006ed2:	0001      	movs	r1, r0
 8006ed4:	40f1      	lsrs	r1, r6
 8006ed6:	000e      	movs	r6, r1
 8006ed8:	2a20      	cmp	r2, #32
 8006eda:	d004      	beq.n	8006ee6 <__aeabi_d2f+0xbe>
 8006edc:	4a14      	ldr	r2, [pc, #80]	; (8006f30 <__aeabi_d2f+0x108>)
 8006ede:	4694      	mov	ip, r2
 8006ee0:	4463      	add	r3, ip
 8006ee2:	4098      	lsls	r0, r3
 8006ee4:	4305      	orrs	r5, r0
 8006ee6:	0029      	movs	r1, r5
 8006ee8:	1e4d      	subs	r5, r1, #1
 8006eea:	41a9      	sbcs	r1, r5
 8006eec:	4331      	orrs	r1, r6
 8006eee:	2600      	movs	r6, #0
 8006ef0:	074b      	lsls	r3, r1, #29
 8006ef2:	d1ce      	bne.n	8006e92 <__aeabi_d2f+0x6a>
 8006ef4:	2080      	movs	r0, #128	; 0x80
 8006ef6:	000b      	movs	r3, r1
 8006ef8:	04c0      	lsls	r0, r0, #19
 8006efa:	2201      	movs	r2, #1
 8006efc:	4003      	ands	r3, r0
 8006efe:	4201      	tst	r1, r0
 8006f00:	d1d3      	bne.n	8006eaa <__aeabi_d2f+0x82>
 8006f02:	e7af      	b.n	8006e64 <__aeabi_d2f+0x3c>
 8006f04:	2300      	movs	r3, #0
 8006f06:	e7ac      	b.n	8006e62 <__aeabi_d2f+0x3a>
 8006f08:	490a      	ldr	r1, [pc, #40]	; (8006f34 <__aeabi_d2f+0x10c>)
 8006f0a:	468c      	mov	ip, r1
 8006f0c:	0029      	movs	r1, r5
 8006f0e:	4463      	add	r3, ip
 8006f10:	40d1      	lsrs	r1, r2
 8006f12:	409d      	lsls	r5, r3
 8006f14:	000a      	movs	r2, r1
 8006f16:	0029      	movs	r1, r5
 8006f18:	4098      	lsls	r0, r3
 8006f1a:	1e4d      	subs	r5, r1, #1
 8006f1c:	41a9      	sbcs	r1, r5
 8006f1e:	4301      	orrs	r1, r0
 8006f20:	4311      	orrs	r1, r2
 8006f22:	e7e4      	b.n	8006eee <__aeabi_d2f+0xc6>
 8006f24:	0033      	movs	r3, r6
 8006f26:	e79d      	b.n	8006e64 <__aeabi_d2f+0x3c>
 8006f28:	000007fe 	.word	0x000007fe
 8006f2c:	fffffc80 	.word	0xfffffc80
 8006f30:	fffffca2 	.word	0xfffffca2
 8006f34:	fffffc82 	.word	0xfffffc82

08006f38 <__clzsi2>:
 8006f38:	211c      	movs	r1, #28
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	041b      	lsls	r3, r3, #16
 8006f3e:	4298      	cmp	r0, r3
 8006f40:	d301      	bcc.n	8006f46 <__clzsi2+0xe>
 8006f42:	0c00      	lsrs	r0, r0, #16
 8006f44:	3910      	subs	r1, #16
 8006f46:	0a1b      	lsrs	r3, r3, #8
 8006f48:	4298      	cmp	r0, r3
 8006f4a:	d301      	bcc.n	8006f50 <__clzsi2+0x18>
 8006f4c:	0a00      	lsrs	r0, r0, #8
 8006f4e:	3908      	subs	r1, #8
 8006f50:	091b      	lsrs	r3, r3, #4
 8006f52:	4298      	cmp	r0, r3
 8006f54:	d301      	bcc.n	8006f5a <__clzsi2+0x22>
 8006f56:	0900      	lsrs	r0, r0, #4
 8006f58:	3904      	subs	r1, #4
 8006f5a:	a202      	add	r2, pc, #8	; (adr r2, 8006f64 <__clzsi2+0x2c>)
 8006f5c:	5c10      	ldrb	r0, [r2, r0]
 8006f5e:	1840      	adds	r0, r0, r1
 8006f60:	4770      	bx	lr
 8006f62:	46c0      	nop			; (mov r8, r8)
 8006f64:	02020304 	.word	0x02020304
 8006f68:	01010101 	.word	0x01010101
	...

08006f74 <__clzdi2>:
 8006f74:	b510      	push	{r4, lr}
 8006f76:	2900      	cmp	r1, #0
 8006f78:	d103      	bne.n	8006f82 <__clzdi2+0xe>
 8006f7a:	f7ff ffdd 	bl	8006f38 <__clzsi2>
 8006f7e:	3020      	adds	r0, #32
 8006f80:	e002      	b.n	8006f88 <__clzdi2+0x14>
 8006f82:	1c08      	adds	r0, r1, #0
 8006f84:	f7ff ffd8 	bl	8006f38 <__clzsi2>
 8006f88:	bd10      	pop	{r4, pc}
 8006f8a:	46c0      	nop			; (mov r8, r8)

08006f8c <abort>:
 8006f8c:	b510      	push	{r4, lr}
 8006f8e:	2006      	movs	r0, #6
 8006f90:	f001 f98a 	bl	80082a8 <raise>
 8006f94:	2001      	movs	r0, #1
 8006f96:	f008 fcee 	bl	800f976 <_exit>
 8006f9a:	46c0      	nop			; (mov r8, r8)

08006f9c <atof>:
 8006f9c:	b510      	push	{r4, lr}
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	f002 f9e2 	bl	8009368 <strtod>
 8006fa4:	bd10      	pop	{r4, pc}
 8006fa6:	46c0      	nop			; (mov r8, r8)

08006fa8 <__errno>:
 8006fa8:	4b01      	ldr	r3, [pc, #4]	; (8006fb0 <__errno+0x8>)
 8006faa:	6818      	ldr	r0, [r3, #0]
 8006fac:	4770      	bx	lr
 8006fae:	46c0      	nop			; (mov r8, r8)
 8006fb0:	20000004 	.word	0x20000004

08006fb4 <__libc_init_array>:
 8006fb4:	b570      	push	{r4, r5, r6, lr}
 8006fb6:	4d0c      	ldr	r5, [pc, #48]	; (8006fe8 <__libc_init_array+0x34>)
 8006fb8:	4e0c      	ldr	r6, [pc, #48]	; (8006fec <__libc_init_array+0x38>)
 8006fba:	1b76      	subs	r6, r6, r5
 8006fbc:	10b6      	asrs	r6, r6, #2
 8006fbe:	d005      	beq.n	8006fcc <__libc_init_array+0x18>
 8006fc0:	2400      	movs	r4, #0
 8006fc2:	cd08      	ldmia	r5!, {r3}
 8006fc4:	3401      	adds	r4, #1
 8006fc6:	4798      	blx	r3
 8006fc8:	42a6      	cmp	r6, r4
 8006fca:	d1fa      	bne.n	8006fc2 <__libc_init_array+0xe>
 8006fcc:	f00b fbf6 	bl	80127bc <_init>
 8006fd0:	4d07      	ldr	r5, [pc, #28]	; (8006ff0 <__libc_init_array+0x3c>)
 8006fd2:	4e08      	ldr	r6, [pc, #32]	; (8006ff4 <__libc_init_array+0x40>)
 8006fd4:	1b76      	subs	r6, r6, r5
 8006fd6:	10b6      	asrs	r6, r6, #2
 8006fd8:	d005      	beq.n	8006fe6 <__libc_init_array+0x32>
 8006fda:	2400      	movs	r4, #0
 8006fdc:	cd08      	ldmia	r5!, {r3}
 8006fde:	3401      	adds	r4, #1
 8006fe0:	4798      	blx	r3
 8006fe2:	42a6      	cmp	r6, r4
 8006fe4:	d1fa      	bne.n	8006fdc <__libc_init_array+0x28>
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	08013508 	.word	0x08013508
 8006fec:	08013508 	.word	0x08013508
 8006ff0:	08013508 	.word	0x08013508
 8006ff4:	08013520 	.word	0x08013520

08006ff8 <malloc>:
 8006ff8:	b510      	push	{r4, lr}
 8006ffa:	4b03      	ldr	r3, [pc, #12]	; (8007008 <malloc+0x10>)
 8006ffc:	0001      	movs	r1, r0
 8006ffe:	6818      	ldr	r0, [r3, #0]
 8007000:	f000 f90c 	bl	800721c <_malloc_r>
 8007004:	bd10      	pop	{r4, pc}
 8007006:	46c0      	nop			; (mov r8, r8)
 8007008:	20000004 	.word	0x20000004

0800700c <free>:
 800700c:	b510      	push	{r4, lr}
 800700e:	4b03      	ldr	r3, [pc, #12]	; (800701c <free+0x10>)
 8007010:	0001      	movs	r1, r0
 8007012:	6818      	ldr	r0, [r3, #0]
 8007014:	f000 f8ac 	bl	8007170 <_free_r>
 8007018:	bd10      	pop	{r4, pc}
 800701a:	46c0      	nop			; (mov r8, r8)
 800701c:	20000004 	.word	0x20000004

08007020 <memcpy>:
 8007020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007022:	46c6      	mov	lr, r8
 8007024:	b500      	push	{lr}
 8007026:	2a0f      	cmp	r2, #15
 8007028:	d943      	bls.n	80070b2 <memcpy+0x92>
 800702a:	000b      	movs	r3, r1
 800702c:	2603      	movs	r6, #3
 800702e:	4303      	orrs	r3, r0
 8007030:	401e      	ands	r6, r3
 8007032:	000c      	movs	r4, r1
 8007034:	0003      	movs	r3, r0
 8007036:	2e00      	cmp	r6, #0
 8007038:	d140      	bne.n	80070bc <memcpy+0x9c>
 800703a:	0015      	movs	r5, r2
 800703c:	3d10      	subs	r5, #16
 800703e:	092d      	lsrs	r5, r5, #4
 8007040:	46ac      	mov	ip, r5
 8007042:	012d      	lsls	r5, r5, #4
 8007044:	46a8      	mov	r8, r5
 8007046:	4480      	add	r8, r0
 8007048:	e000      	b.n	800704c <memcpy+0x2c>
 800704a:	003b      	movs	r3, r7
 800704c:	6867      	ldr	r7, [r4, #4]
 800704e:	6825      	ldr	r5, [r4, #0]
 8007050:	605f      	str	r7, [r3, #4]
 8007052:	68e7      	ldr	r7, [r4, #12]
 8007054:	601d      	str	r5, [r3, #0]
 8007056:	60df      	str	r7, [r3, #12]
 8007058:	001f      	movs	r7, r3
 800705a:	68a5      	ldr	r5, [r4, #8]
 800705c:	3710      	adds	r7, #16
 800705e:	609d      	str	r5, [r3, #8]
 8007060:	3410      	adds	r4, #16
 8007062:	4543      	cmp	r3, r8
 8007064:	d1f1      	bne.n	800704a <memcpy+0x2a>
 8007066:	4665      	mov	r5, ip
 8007068:	230f      	movs	r3, #15
 800706a:	240c      	movs	r4, #12
 800706c:	3501      	adds	r5, #1
 800706e:	012d      	lsls	r5, r5, #4
 8007070:	1949      	adds	r1, r1, r5
 8007072:	4013      	ands	r3, r2
 8007074:	1945      	adds	r5, r0, r5
 8007076:	4214      	tst	r4, r2
 8007078:	d023      	beq.n	80070c2 <memcpy+0xa2>
 800707a:	598c      	ldr	r4, [r1, r6]
 800707c:	51ac      	str	r4, [r5, r6]
 800707e:	3604      	adds	r6, #4
 8007080:	1b9c      	subs	r4, r3, r6
 8007082:	2c03      	cmp	r4, #3
 8007084:	d8f9      	bhi.n	800707a <memcpy+0x5a>
 8007086:	2403      	movs	r4, #3
 8007088:	3b04      	subs	r3, #4
 800708a:	089b      	lsrs	r3, r3, #2
 800708c:	3301      	adds	r3, #1
 800708e:	009b      	lsls	r3, r3, #2
 8007090:	4022      	ands	r2, r4
 8007092:	18ed      	adds	r5, r5, r3
 8007094:	18c9      	adds	r1, r1, r3
 8007096:	1e56      	subs	r6, r2, #1
 8007098:	2a00      	cmp	r2, #0
 800709a:	d007      	beq.n	80070ac <memcpy+0x8c>
 800709c:	2300      	movs	r3, #0
 800709e:	e000      	b.n	80070a2 <memcpy+0x82>
 80070a0:	0023      	movs	r3, r4
 80070a2:	5cca      	ldrb	r2, [r1, r3]
 80070a4:	1c5c      	adds	r4, r3, #1
 80070a6:	54ea      	strb	r2, [r5, r3]
 80070a8:	429e      	cmp	r6, r3
 80070aa:	d1f9      	bne.n	80070a0 <memcpy+0x80>
 80070ac:	bc04      	pop	{r2}
 80070ae:	4690      	mov	r8, r2
 80070b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070b2:	0005      	movs	r5, r0
 80070b4:	1e56      	subs	r6, r2, #1
 80070b6:	2a00      	cmp	r2, #0
 80070b8:	d1f0      	bne.n	800709c <memcpy+0x7c>
 80070ba:	e7f7      	b.n	80070ac <memcpy+0x8c>
 80070bc:	1e56      	subs	r6, r2, #1
 80070be:	0005      	movs	r5, r0
 80070c0:	e7ec      	b.n	800709c <memcpy+0x7c>
 80070c2:	001a      	movs	r2, r3
 80070c4:	e7f6      	b.n	80070b4 <memcpy+0x94>
 80070c6:	46c0      	nop			; (mov r8, r8)

080070c8 <memset>:
 80070c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070ca:	0005      	movs	r5, r0
 80070cc:	0783      	lsls	r3, r0, #30
 80070ce:	d04a      	beq.n	8007166 <memset+0x9e>
 80070d0:	1e54      	subs	r4, r2, #1
 80070d2:	2a00      	cmp	r2, #0
 80070d4:	d044      	beq.n	8007160 <memset+0x98>
 80070d6:	b2ce      	uxtb	r6, r1
 80070d8:	0003      	movs	r3, r0
 80070da:	2203      	movs	r2, #3
 80070dc:	e002      	b.n	80070e4 <memset+0x1c>
 80070de:	3501      	adds	r5, #1
 80070e0:	3c01      	subs	r4, #1
 80070e2:	d33d      	bcc.n	8007160 <memset+0x98>
 80070e4:	3301      	adds	r3, #1
 80070e6:	702e      	strb	r6, [r5, #0]
 80070e8:	4213      	tst	r3, r2
 80070ea:	d1f8      	bne.n	80070de <memset+0x16>
 80070ec:	2c03      	cmp	r4, #3
 80070ee:	d92f      	bls.n	8007150 <memset+0x88>
 80070f0:	22ff      	movs	r2, #255	; 0xff
 80070f2:	400a      	ands	r2, r1
 80070f4:	0215      	lsls	r5, r2, #8
 80070f6:	4315      	orrs	r5, r2
 80070f8:	042a      	lsls	r2, r5, #16
 80070fa:	4315      	orrs	r5, r2
 80070fc:	2c0f      	cmp	r4, #15
 80070fe:	d935      	bls.n	800716c <memset+0xa4>
 8007100:	0027      	movs	r7, r4
 8007102:	3f10      	subs	r7, #16
 8007104:	093f      	lsrs	r7, r7, #4
 8007106:	013e      	lsls	r6, r7, #4
 8007108:	46b4      	mov	ip, r6
 800710a:	001e      	movs	r6, r3
 800710c:	001a      	movs	r2, r3
 800710e:	3610      	adds	r6, #16
 8007110:	4466      	add	r6, ip
 8007112:	6015      	str	r5, [r2, #0]
 8007114:	6055      	str	r5, [r2, #4]
 8007116:	6095      	str	r5, [r2, #8]
 8007118:	60d5      	str	r5, [r2, #12]
 800711a:	3210      	adds	r2, #16
 800711c:	42b2      	cmp	r2, r6
 800711e:	d1f8      	bne.n	8007112 <memset+0x4a>
 8007120:	260f      	movs	r6, #15
 8007122:	220c      	movs	r2, #12
 8007124:	3701      	adds	r7, #1
 8007126:	013f      	lsls	r7, r7, #4
 8007128:	4026      	ands	r6, r4
 800712a:	19db      	adds	r3, r3, r7
 800712c:	0037      	movs	r7, r6
 800712e:	4222      	tst	r2, r4
 8007130:	d017      	beq.n	8007162 <memset+0x9a>
 8007132:	1f3e      	subs	r6, r7, #4
 8007134:	08b6      	lsrs	r6, r6, #2
 8007136:	00b4      	lsls	r4, r6, #2
 8007138:	46a4      	mov	ip, r4
 800713a:	001a      	movs	r2, r3
 800713c:	1d1c      	adds	r4, r3, #4
 800713e:	4464      	add	r4, ip
 8007140:	c220      	stmia	r2!, {r5}
 8007142:	42a2      	cmp	r2, r4
 8007144:	d1fc      	bne.n	8007140 <memset+0x78>
 8007146:	2403      	movs	r4, #3
 8007148:	3601      	adds	r6, #1
 800714a:	00b6      	lsls	r6, r6, #2
 800714c:	199b      	adds	r3, r3, r6
 800714e:	403c      	ands	r4, r7
 8007150:	2c00      	cmp	r4, #0
 8007152:	d005      	beq.n	8007160 <memset+0x98>
 8007154:	b2c9      	uxtb	r1, r1
 8007156:	191c      	adds	r4, r3, r4
 8007158:	7019      	strb	r1, [r3, #0]
 800715a:	3301      	adds	r3, #1
 800715c:	429c      	cmp	r4, r3
 800715e:	d1fb      	bne.n	8007158 <memset+0x90>
 8007160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007162:	0034      	movs	r4, r6
 8007164:	e7f4      	b.n	8007150 <memset+0x88>
 8007166:	0014      	movs	r4, r2
 8007168:	0003      	movs	r3, r0
 800716a:	e7bf      	b.n	80070ec <memset+0x24>
 800716c:	0027      	movs	r7, r4
 800716e:	e7e0      	b.n	8007132 <memset+0x6a>

08007170 <_free_r>:
 8007170:	b570      	push	{r4, r5, r6, lr}
 8007172:	0005      	movs	r5, r0
 8007174:	2900      	cmp	r1, #0
 8007176:	d015      	beq.n	80071a4 <_free_r+0x34>
 8007178:	1f0c      	subs	r4, r1, #4
 800717a:	6823      	ldr	r3, [r4, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	db27      	blt.n	80071d0 <_free_r+0x60>
 8007180:	0028      	movs	r0, r5
 8007182:	f004 fb4b 	bl	800b81c <__malloc_lock>
 8007186:	4b24      	ldr	r3, [pc, #144]	; (8007218 <_free_r+0xa8>)
 8007188:	681a      	ldr	r2, [r3, #0]
 800718a:	2a00      	cmp	r2, #0
 800718c:	d005      	beq.n	800719a <_free_r+0x2a>
 800718e:	42a2      	cmp	r2, r4
 8007190:	d90c      	bls.n	80071ac <_free_r+0x3c>
 8007192:	6821      	ldr	r1, [r4, #0]
 8007194:	1860      	adds	r0, r4, r1
 8007196:	4282      	cmp	r2, r0
 8007198:	d024      	beq.n	80071e4 <_free_r+0x74>
 800719a:	6062      	str	r2, [r4, #4]
 800719c:	0028      	movs	r0, r5
 800719e:	601c      	str	r4, [r3, #0]
 80071a0:	f004 fb3e 	bl	800b820 <__malloc_unlock>
 80071a4:	bd70      	pop	{r4, r5, r6, pc}
 80071a6:	42a3      	cmp	r3, r4
 80071a8:	d803      	bhi.n	80071b2 <_free_r+0x42>
 80071aa:	001a      	movs	r2, r3
 80071ac:	6853      	ldr	r3, [r2, #4]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1f9      	bne.n	80071a6 <_free_r+0x36>
 80071b2:	6811      	ldr	r1, [r2, #0]
 80071b4:	1850      	adds	r0, r2, r1
 80071b6:	42a0      	cmp	r0, r4
 80071b8:	d01b      	beq.n	80071f2 <_free_r+0x82>
 80071ba:	d827      	bhi.n	800720c <_free_r+0x9c>
 80071bc:	6821      	ldr	r1, [r4, #0]
 80071be:	1860      	adds	r0, r4, r1
 80071c0:	4283      	cmp	r3, r0
 80071c2:	d007      	beq.n	80071d4 <_free_r+0x64>
 80071c4:	6063      	str	r3, [r4, #4]
 80071c6:	6054      	str	r4, [r2, #4]
 80071c8:	0028      	movs	r0, r5
 80071ca:	f004 fb29 	bl	800b820 <__malloc_unlock>
 80071ce:	e7e9      	b.n	80071a4 <_free_r+0x34>
 80071d0:	18e4      	adds	r4, r4, r3
 80071d2:	e7d5      	b.n	8007180 <_free_r+0x10>
 80071d4:	6818      	ldr	r0, [r3, #0]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	4684      	mov	ip, r0
 80071da:	4461      	add	r1, ip
 80071dc:	6021      	str	r1, [r4, #0]
 80071de:	6063      	str	r3, [r4, #4]
 80071e0:	6054      	str	r4, [r2, #4]
 80071e2:	e7f1      	b.n	80071c8 <_free_r+0x58>
 80071e4:	6810      	ldr	r0, [r2, #0]
 80071e6:	6852      	ldr	r2, [r2, #4]
 80071e8:	4684      	mov	ip, r0
 80071ea:	4461      	add	r1, ip
 80071ec:	6021      	str	r1, [r4, #0]
 80071ee:	6062      	str	r2, [r4, #4]
 80071f0:	e7d4      	b.n	800719c <_free_r+0x2c>
 80071f2:	6820      	ldr	r0, [r4, #0]
 80071f4:	1809      	adds	r1, r1, r0
 80071f6:	1850      	adds	r0, r2, r1
 80071f8:	6011      	str	r1, [r2, #0]
 80071fa:	4283      	cmp	r3, r0
 80071fc:	d1e4      	bne.n	80071c8 <_free_r+0x58>
 80071fe:	6818      	ldr	r0, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	4684      	mov	ip, r0
 8007204:	4461      	add	r1, ip
 8007206:	6011      	str	r1, [r2, #0]
 8007208:	6053      	str	r3, [r2, #4]
 800720a:	e7dd      	b.n	80071c8 <_free_r+0x58>
 800720c:	230c      	movs	r3, #12
 800720e:	0028      	movs	r0, r5
 8007210:	602b      	str	r3, [r5, #0]
 8007212:	f004 fb05 	bl	800b820 <__malloc_unlock>
 8007216:	e7c5      	b.n	80071a4 <_free_r+0x34>
 8007218:	200007dc 	.word	0x200007dc

0800721c <_malloc_r>:
 800721c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800721e:	2303      	movs	r3, #3
 8007220:	1ccd      	adds	r5, r1, #3
 8007222:	439d      	bics	r5, r3
 8007224:	3508      	adds	r5, #8
 8007226:	0006      	movs	r6, r0
 8007228:	2d0c      	cmp	r5, #12
 800722a:	d22a      	bcs.n	8007282 <_malloc_r+0x66>
 800722c:	250c      	movs	r5, #12
 800722e:	42a9      	cmp	r1, r5
 8007230:	d829      	bhi.n	8007286 <_malloc_r+0x6a>
 8007232:	0030      	movs	r0, r6
 8007234:	f004 faf2 	bl	800b81c <__malloc_lock>
 8007238:	4f2a      	ldr	r7, [pc, #168]	; (80072e4 <_malloc_r+0xc8>)
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	2a00      	cmp	r2, #0
 800723e:	d00a      	beq.n	8007256 <_malloc_r+0x3a>
 8007240:	6813      	ldr	r3, [r2, #0]
 8007242:	1b5b      	subs	r3, r3, r5
 8007244:	d404      	bmi.n	8007250 <_malloc_r+0x34>
 8007246:	e041      	b.n	80072cc <_malloc_r+0xb0>
 8007248:	6823      	ldr	r3, [r4, #0]
 800724a:	1b5b      	subs	r3, r3, r5
 800724c:	d51f      	bpl.n	800728e <_malloc_r+0x72>
 800724e:	0022      	movs	r2, r4
 8007250:	6854      	ldr	r4, [r2, #4]
 8007252:	2c00      	cmp	r4, #0
 8007254:	d1f8      	bne.n	8007248 <_malloc_r+0x2c>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d03d      	beq.n	80072d8 <_malloc_r+0xbc>
 800725c:	0029      	movs	r1, r5
 800725e:	0030      	movs	r0, r6
 8007260:	f000 feb4 	bl	8007fcc <_sbrk_r>
 8007264:	1c43      	adds	r3, r0, #1
 8007266:	d02a      	beq.n	80072be <_malloc_r+0xa2>
 8007268:	2303      	movs	r3, #3
 800726a:	1cc4      	adds	r4, r0, #3
 800726c:	439c      	bics	r4, r3
 800726e:	42a0      	cmp	r0, r4
 8007270:	d005      	beq.n	800727e <_malloc_r+0x62>
 8007272:	1a21      	subs	r1, r4, r0
 8007274:	0030      	movs	r0, r6
 8007276:	f000 fea9 	bl	8007fcc <_sbrk_r>
 800727a:	1c43      	adds	r3, r0, #1
 800727c:	d01f      	beq.n	80072be <_malloc_r+0xa2>
 800727e:	6025      	str	r5, [r4, #0]
 8007280:	e010      	b.n	80072a4 <_malloc_r+0x88>
 8007282:	2d00      	cmp	r5, #0
 8007284:	dad3      	bge.n	800722e <_malloc_r+0x12>
 8007286:	230c      	movs	r3, #12
 8007288:	2000      	movs	r0, #0
 800728a:	6033      	str	r3, [r6, #0]
 800728c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800728e:	2b0b      	cmp	r3, #11
 8007290:	d805      	bhi.n	800729e <_malloc_r+0x82>
 8007292:	6863      	ldr	r3, [r4, #4]
 8007294:	42a2      	cmp	r2, r4
 8007296:	d01d      	beq.n	80072d4 <_malloc_r+0xb8>
 8007298:	6053      	str	r3, [r2, #4]
 800729a:	e003      	b.n	80072a4 <_malloc_r+0x88>
 800729c:	0014      	movs	r4, r2
 800729e:	6023      	str	r3, [r4, #0]
 80072a0:	18e4      	adds	r4, r4, r3
 80072a2:	6025      	str	r5, [r4, #0]
 80072a4:	0030      	movs	r0, r6
 80072a6:	f004 fabb 	bl	800b820 <__malloc_unlock>
 80072aa:	0020      	movs	r0, r4
 80072ac:	2207      	movs	r2, #7
 80072ae:	300b      	adds	r0, #11
 80072b0:	1d23      	adds	r3, r4, #4
 80072b2:	4390      	bics	r0, r2
 80072b4:	1ac2      	subs	r2, r0, r3
 80072b6:	d0e9      	beq.n	800728c <_malloc_r+0x70>
 80072b8:	1a1b      	subs	r3, r3, r0
 80072ba:	50a3      	str	r3, [r4, r2]
 80072bc:	e7e6      	b.n	800728c <_malloc_r+0x70>
 80072be:	230c      	movs	r3, #12
 80072c0:	0030      	movs	r0, r6
 80072c2:	6033      	str	r3, [r6, #0]
 80072c4:	f004 faac 	bl	800b820 <__malloc_unlock>
 80072c8:	2000      	movs	r0, #0
 80072ca:	e7df      	b.n	800728c <_malloc_r+0x70>
 80072cc:	2b0b      	cmp	r3, #11
 80072ce:	d8e5      	bhi.n	800729c <_malloc_r+0x80>
 80072d0:	0014      	movs	r4, r2
 80072d2:	6853      	ldr	r3, [r2, #4]
 80072d4:	603b      	str	r3, [r7, #0]
 80072d6:	e7e5      	b.n	80072a4 <_malloc_r+0x88>
 80072d8:	2100      	movs	r1, #0
 80072da:	0030      	movs	r0, r6
 80072dc:	f000 fe76 	bl	8007fcc <_sbrk_r>
 80072e0:	6078      	str	r0, [r7, #4]
 80072e2:	e7bb      	b.n	800725c <_malloc_r+0x40>
 80072e4:	200007dc 	.word	0x200007dc

080072e8 <__cvt>:
 80072e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072ea:	46ce      	mov	lr, r9
 80072ec:	b500      	push	{lr}
 80072ee:	b088      	sub	sp, #32
 80072f0:	001d      	movs	r5, r3
 80072f2:	0017      	movs	r7, r2
 80072f4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80072f6:	2300      	movs	r3, #0
 80072f8:	2d00      	cmp	r5, #0
 80072fa:	da04      	bge.n	8007306 <__cvt+0x1e>
 80072fc:	2180      	movs	r1, #128	; 0x80
 80072fe:	0609      	lsls	r1, r1, #24
 8007300:	186b      	adds	r3, r5, r1
 8007302:	001d      	movs	r5, r3
 8007304:	232d      	movs	r3, #45	; 0x2d
 8007306:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007308:	7013      	strb	r3, [r2, #0]
 800730a:	2c66      	cmp	r4, #102	; 0x66
 800730c:	d023      	beq.n	8007356 <__cvt+0x6e>
 800730e:	2c46      	cmp	r4, #70	; 0x46
 8007310:	d021      	beq.n	8007356 <__cvt+0x6e>
 8007312:	2320      	movs	r3, #32
 8007314:	0022      	movs	r2, r4
 8007316:	439a      	bics	r2, r3
 8007318:	2a45      	cmp	r2, #69	; 0x45
 800731a:	d048      	beq.n	80073ae <__cvt+0xc6>
 800731c:	ab07      	add	r3, sp, #28
 800731e:	9304      	str	r3, [sp, #16]
 8007320:	ab06      	add	r3, sp, #24
 8007322:	9303      	str	r3, [sp, #12]
 8007324:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007326:	003a      	movs	r2, r7
 8007328:	9302      	str	r3, [sp, #8]
 800732a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800732c:	9301      	str	r3, [sp, #4]
 800732e:	2302      	movs	r3, #2
 8007330:	9300      	str	r3, [sp, #0]
 8007332:	002b      	movs	r3, r5
 8007334:	f002 fb40 	bl	80099b8 <_dtoa_r>
 8007338:	0006      	movs	r6, r0
 800733a:	2c67      	cmp	r4, #103	; 0x67
 800733c:	d149      	bne.n	80073d2 <__cvt+0xea>
 800733e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007340:	07db      	lsls	r3, r3, #31
 8007342:	d448      	bmi.n	80073d6 <__cvt+0xee>
 8007344:	9b07      	ldr	r3, [sp, #28]
 8007346:	0030      	movs	r0, r6
 8007348:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800734a:	1b9b      	subs	r3, r3, r6
 800734c:	6013      	str	r3, [r2, #0]
 800734e:	b008      	add	sp, #32
 8007350:	bc04      	pop	{r2}
 8007352:	4691      	mov	r9, r2
 8007354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007356:	ab07      	add	r3, sp, #28
 8007358:	9304      	str	r3, [sp, #16]
 800735a:	ab06      	add	r3, sp, #24
 800735c:	9303      	str	r3, [sp, #12]
 800735e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007360:	003a      	movs	r2, r7
 8007362:	9302      	str	r3, [sp, #8]
 8007364:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007366:	9301      	str	r3, [sp, #4]
 8007368:	2303      	movs	r3, #3
 800736a:	9300      	str	r3, [sp, #0]
 800736c:	002b      	movs	r3, r5
 800736e:	f002 fb23 	bl	80099b8 <_dtoa_r>
 8007372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007374:	0006      	movs	r6, r0
 8007376:	4699      	mov	r9, r3
 8007378:	7833      	ldrb	r3, [r6, #0]
 800737a:	4481      	add	r9, r0
 800737c:	2b30      	cmp	r3, #48	; 0x30
 800737e:	d02d      	beq.n	80073dc <__cvt+0xf4>
 8007380:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007382:	681c      	ldr	r4, [r3, #0]
 8007384:	444c      	add	r4, r9
 8007386:	2300      	movs	r3, #0
 8007388:	2200      	movs	r2, #0
 800738a:	0038      	movs	r0, r7
 800738c:	0029      	movs	r1, r5
 800738e:	f7fc fea5 	bl	80040dc <__aeabi_dcmpeq>
 8007392:	0023      	movs	r3, r4
 8007394:	2800      	cmp	r0, #0
 8007396:	d1d6      	bne.n	8007346 <__cvt+0x5e>
 8007398:	9b07      	ldr	r3, [sp, #28]
 800739a:	429c      	cmp	r4, r3
 800739c:	d9d3      	bls.n	8007346 <__cvt+0x5e>
 800739e:	2130      	movs	r1, #48	; 0x30
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	9207      	str	r2, [sp, #28]
 80073a4:	7019      	strb	r1, [r3, #0]
 80073a6:	9b07      	ldr	r3, [sp, #28]
 80073a8:	42a3      	cmp	r3, r4
 80073aa:	d3f9      	bcc.n	80073a0 <__cvt+0xb8>
 80073ac:	e7cb      	b.n	8007346 <__cvt+0x5e>
 80073ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073b0:	003a      	movs	r2, r7
 80073b2:	3301      	adds	r3, #1
 80073b4:	930e      	str	r3, [sp, #56]	; 0x38
 80073b6:	ab07      	add	r3, sp, #28
 80073b8:	9304      	str	r3, [sp, #16]
 80073ba:	ab06      	add	r3, sp, #24
 80073bc:	9303      	str	r3, [sp, #12]
 80073be:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073c0:	9302      	str	r3, [sp, #8]
 80073c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073c4:	9301      	str	r3, [sp, #4]
 80073c6:	2302      	movs	r3, #2
 80073c8:	9300      	str	r3, [sp, #0]
 80073ca:	002b      	movs	r3, r5
 80073cc:	f002 faf4 	bl	80099b8 <_dtoa_r>
 80073d0:	0006      	movs	r6, r0
 80073d2:	2c47      	cmp	r4, #71	; 0x47
 80073d4:	d0b3      	beq.n	800733e <__cvt+0x56>
 80073d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073d8:	18f4      	adds	r4, r6, r3
 80073da:	e7d4      	b.n	8007386 <__cvt+0x9e>
 80073dc:	2200      	movs	r2, #0
 80073de:	2300      	movs	r3, #0
 80073e0:	0038      	movs	r0, r7
 80073e2:	0029      	movs	r1, r5
 80073e4:	f7fc fe7a 	bl	80040dc <__aeabi_dcmpeq>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	d1c9      	bne.n	8007380 <__cvt+0x98>
 80073ec:	2401      	movs	r4, #1
 80073ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073f0:	1ae4      	subs	r4, r4, r3
 80073f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073f4:	601c      	str	r4, [r3, #0]
 80073f6:	e7c5      	b.n	8007384 <__cvt+0x9c>

080073f8 <__exponent>:
 80073f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073fa:	464f      	mov	r7, r9
 80073fc:	46d6      	mov	lr, sl
 80073fe:	4646      	mov	r6, r8
 8007400:	b5c0      	push	{r6, r7, lr}
 8007402:	1c83      	adds	r3, r0, #2
 8007404:	4699      	mov	r9, r3
 8007406:	469a      	mov	sl, r3
 8007408:	b082      	sub	sp, #8
 800740a:	0007      	movs	r7, r0
 800740c:	000c      	movs	r4, r1
 800740e:	7002      	strb	r2, [r0, #0]
 8007410:	232b      	movs	r3, #43	; 0x2b
 8007412:	2900      	cmp	r1, #0
 8007414:	da01      	bge.n	800741a <__exponent+0x22>
 8007416:	424c      	negs	r4, r1
 8007418:	3302      	adds	r3, #2
 800741a:	707b      	strb	r3, [r7, #1]
 800741c:	2c09      	cmp	r4, #9
 800741e:	dd2e      	ble.n	800747e <__exponent+0x86>
 8007420:	2307      	movs	r3, #7
 8007422:	446b      	add	r3, sp
 8007424:	4698      	mov	r8, r3
 8007426:	001d      	movs	r5, r3
 8007428:	e001      	b.n	800742e <__exponent+0x36>
 800742a:	0035      	movs	r5, r6
 800742c:	0004      	movs	r4, r0
 800742e:	210a      	movs	r1, #10
 8007430:	0020      	movs	r0, r4
 8007432:	f7fc fe3d 	bl	80040b0 <__aeabi_idivmod>
 8007436:	1e6e      	subs	r6, r5, #1
 8007438:	3130      	adds	r1, #48	; 0x30
 800743a:	7031      	strb	r1, [r6, #0]
 800743c:	0020      	movs	r0, r4
 800743e:	210a      	movs	r1, #10
 8007440:	f7fc fd50 	bl	8003ee4 <__divsi3>
 8007444:	2c63      	cmp	r4, #99	; 0x63
 8007446:	dcf0      	bgt.n	800742a <__exponent+0x32>
 8007448:	3030      	adds	r0, #48	; 0x30
 800744a:	1eaa      	subs	r2, r5, #2
 800744c:	b2c0      	uxtb	r0, r0
 800744e:	7010      	strb	r0, [r2, #0]
 8007450:	4542      	cmp	r2, r8
 8007452:	d20c      	bcs.n	800746e <__exponent+0x76>
 8007454:	4649      	mov	r1, r9
 8007456:	e000      	b.n	800745a <__exponent+0x62>
 8007458:	7810      	ldrb	r0, [r2, #0]
 800745a:	3201      	adds	r2, #1
 800745c:	7008      	strb	r0, [r1, #0]
 800745e:	3101      	adds	r1, #1
 8007460:	4542      	cmp	r2, r8
 8007462:	d1f9      	bne.n	8007458 <__exponent+0x60>
 8007464:	2609      	movs	r6, #9
 8007466:	446e      	add	r6, sp
 8007468:	1b76      	subs	r6, r6, r5
 800746a:	444e      	add	r6, r9
 800746c:	46b2      	mov	sl, r6
 800746e:	4653      	mov	r3, sl
 8007470:	1bd8      	subs	r0, r3, r7
 8007472:	b002      	add	sp, #8
 8007474:	bc1c      	pop	{r2, r3, r4}
 8007476:	4690      	mov	r8, r2
 8007478:	4699      	mov	r9, r3
 800747a:	46a2      	mov	sl, r4
 800747c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800747e:	2330      	movs	r3, #48	; 0x30
 8007480:	3430      	adds	r4, #48	; 0x30
 8007482:	70bb      	strb	r3, [r7, #2]
 8007484:	1d3b      	adds	r3, r7, #4
 8007486:	469a      	mov	sl, r3
 8007488:	70fc      	strb	r4, [r7, #3]
 800748a:	e7f0      	b.n	800746e <__exponent+0x76>

0800748c <_printf_float>:
 800748c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800748e:	46de      	mov	lr, fp
 8007490:	4657      	mov	r7, sl
 8007492:	464e      	mov	r6, r9
 8007494:	4645      	mov	r5, r8
 8007496:	b5e0      	push	{r5, r6, r7, lr}
 8007498:	b091      	sub	sp, #68	; 0x44
 800749a:	001f      	movs	r7, r3
 800749c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800749e:	000c      	movs	r4, r1
 80074a0:	4698      	mov	r8, r3
 80074a2:	0016      	movs	r6, r2
 80074a4:	0005      	movs	r5, r0
 80074a6:	f004 f8df 	bl	800b668 <_localeconv_r>
 80074aa:	6803      	ldr	r3, [r0, #0]
 80074ac:	0018      	movs	r0, r3
 80074ae:	930a      	str	r3, [sp, #40]	; 0x28
 80074b0:	f000 ff40 	bl	8008334 <strlen>
 80074b4:	2300      	movs	r3, #0
 80074b6:	900b      	str	r0, [sp, #44]	; 0x2c
 80074b8:	930e      	str	r3, [sp, #56]	; 0x38
 80074ba:	7e23      	ldrb	r3, [r4, #24]
 80074bc:	2207      	movs	r2, #7
 80074be:	4699      	mov	r9, r3
 80074c0:	6823      	ldr	r3, [r4, #0]
 80074c2:	4641      	mov	r1, r8
 80074c4:	469a      	mov	sl, r3
 80074c6:	4643      	mov	r3, r8
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	3307      	adds	r3, #7
 80074cc:	4393      	bics	r3, r2
 80074ce:	001a      	movs	r2, r3
 80074d0:	3208      	adds	r2, #8
 80074d2:	600a      	str	r2, [r1, #0]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	4690      	mov	r8, r2
 80074da:	64a2      	str	r2, [r4, #72]	; 0x48
 80074dc:	64e3      	str	r3, [r4, #76]	; 0x4c
 80074de:	2201      	movs	r2, #1
 80074e0:	469b      	mov	fp, r3
 80074e2:	005b      	lsls	r3, r3, #1
 80074e4:	085b      	lsrs	r3, r3, #1
 80074e6:	9309      	str	r3, [sp, #36]	; 0x24
 80074e8:	4252      	negs	r2, r2
 80074ea:	4bb8      	ldr	r3, [pc, #736]	; (80077cc <_printf_float+0x340>)
 80074ec:	4640      	mov	r0, r8
 80074ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074f0:	f005 fc52 	bl	800cd98 <__aeabi_dcmpun>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	d109      	bne.n	800750c <_printf_float+0x80>
 80074f8:	2201      	movs	r2, #1
 80074fa:	4bb4      	ldr	r3, [pc, #720]	; (80077cc <_printf_float+0x340>)
 80074fc:	4252      	negs	r2, r2
 80074fe:	4640      	mov	r0, r8
 8007500:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007502:	f7fc fdfb 	bl	80040fc <__aeabi_dcmple>
 8007506:	2800      	cmp	r0, #0
 8007508:	d100      	bne.n	800750c <_printf_float+0x80>
 800750a:	e088      	b.n	800761e <_printf_float+0x192>
 800750c:	4642      	mov	r2, r8
 800750e:	465b      	mov	r3, fp
 8007510:	4640      	mov	r0, r8
 8007512:	4659      	mov	r1, fp
 8007514:	f005 fc40 	bl	800cd98 <__aeabi_dcmpun>
 8007518:	2800      	cmp	r0, #0
 800751a:	d000      	beq.n	800751e <_printf_float+0x92>
 800751c:	e29f      	b.n	8007a5e <_printf_float+0x5d2>
 800751e:	2380      	movs	r3, #128	; 0x80
 8007520:	4651      	mov	r1, sl
 8007522:	6862      	ldr	r2, [r4, #4]
 8007524:	00db      	lsls	r3, r3, #3
 8007526:	430b      	orrs	r3, r1
 8007528:	1c51      	adds	r1, r2, #1
 800752a:	d030      	beq.n	800758e <_printf_float+0x102>
 800752c:	4649      	mov	r1, r9
 800752e:	2967      	cmp	r1, #103	; 0x67
 8007530:	d06f      	beq.n	8007612 <_printf_float+0x186>
 8007532:	2947      	cmp	r1, #71	; 0x47
 8007534:	d06d      	beq.n	8007612 <_printf_float+0x186>
 8007536:	2100      	movs	r1, #0
 8007538:	6023      	str	r3, [r4, #0]
 800753a:	9106      	str	r1, [sp, #24]
 800753c:	a90e      	add	r1, sp, #56	; 0x38
 800753e:	9105      	str	r1, [sp, #20]
 8007540:	4649      	mov	r1, r9
 8007542:	a804      	add	r0, sp, #16
 8007544:	9104      	str	r1, [sp, #16]
 8007546:	a90d      	add	r1, sp, #52	; 0x34
 8007548:	4684      	mov	ip, r0
 800754a:	9103      	str	r1, [sp, #12]
 800754c:	2123      	movs	r1, #35	; 0x23
 800754e:	4461      	add	r1, ip
 8007550:	9301      	str	r3, [sp, #4]
 8007552:	9200      	str	r2, [sp, #0]
 8007554:	9102      	str	r1, [sp, #8]
 8007556:	4642      	mov	r2, r8
 8007558:	465b      	mov	r3, fp
 800755a:	0028      	movs	r0, r5
 800755c:	468a      	mov	sl, r1
 800755e:	f7ff fec3 	bl	80072e8 <__cvt>
 8007562:	4680      	mov	r8, r0
 8007564:	464b      	mov	r3, r9
 8007566:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007568:	2b65      	cmp	r3, #101	; 0x65
 800756a:	d839      	bhi.n	80075e0 <_printf_float+0x154>
 800756c:	0020      	movs	r0, r4
 800756e:	3901      	subs	r1, #1
 8007570:	464a      	mov	r2, r9
 8007572:	3050      	adds	r0, #80	; 0x50
 8007574:	910d      	str	r1, [sp, #52]	; 0x34
 8007576:	f7ff ff3f 	bl	80073f8 <__exponent>
 800757a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800757c:	4683      	mov	fp, r0
 800757e:	1813      	adds	r3, r2, r0
 8007580:	6123      	str	r3, [r4, #16]
 8007582:	2a01      	cmp	r2, #1
 8007584:	dc00      	bgt.n	8007588 <_printf_float+0xfc>
 8007586:	e1c3      	b.n	8007910 <_printf_float+0x484>
 8007588:	3301      	adds	r3, #1
 800758a:	6123      	str	r3, [r4, #16]
 800758c:	e039      	b.n	8007602 <_printf_float+0x176>
 800758e:	3207      	adds	r2, #7
 8007590:	6062      	str	r2, [r4, #4]
 8007592:	2100      	movs	r1, #0
 8007594:	6023      	str	r3, [r4, #0]
 8007596:	9106      	str	r1, [sp, #24]
 8007598:	a90e      	add	r1, sp, #56	; 0x38
 800759a:	9105      	str	r1, [sp, #20]
 800759c:	4649      	mov	r1, r9
 800759e:	a804      	add	r0, sp, #16
 80075a0:	9104      	str	r1, [sp, #16]
 80075a2:	a90d      	add	r1, sp, #52	; 0x34
 80075a4:	4684      	mov	ip, r0
 80075a6:	9103      	str	r1, [sp, #12]
 80075a8:	2123      	movs	r1, #35	; 0x23
 80075aa:	4461      	add	r1, ip
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	9200      	str	r2, [sp, #0]
 80075b0:	465b      	mov	r3, fp
 80075b2:	4642      	mov	r2, r8
 80075b4:	9102      	str	r1, [sp, #8]
 80075b6:	0028      	movs	r0, r5
 80075b8:	468a      	mov	sl, r1
 80075ba:	f7ff fe95 	bl	80072e8 <__cvt>
 80075be:	2320      	movs	r3, #32
 80075c0:	464a      	mov	r2, r9
 80075c2:	4680      	mov	r8, r0
 80075c4:	439a      	bics	r2, r3
 80075c6:	2a47      	cmp	r2, #71	; 0x47
 80075c8:	d1cc      	bne.n	8007564 <_printf_float+0xd8>
 80075ca:	990d      	ldr	r1, [sp, #52]	; 0x34
 80075cc:	1ccb      	adds	r3, r1, #3
 80075ce:	db00      	blt.n	80075d2 <_printf_float+0x146>
 80075d0:	e07d      	b.n	80076ce <_printf_float+0x242>
 80075d2:	464b      	mov	r3, r9
 80075d4:	3b02      	subs	r3, #2
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	4699      	mov	r9, r3
 80075da:	464b      	mov	r3, r9
 80075dc:	2b65      	cmp	r3, #101	; 0x65
 80075de:	d9c5      	bls.n	800756c <_printf_float+0xe0>
 80075e0:	2b66      	cmp	r3, #102	; 0x66
 80075e2:	d100      	bne.n	80075e6 <_printf_float+0x15a>
 80075e4:	e07d      	b.n	80076e2 <_printf_float+0x256>
 80075e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075e8:	428b      	cmp	r3, r1
 80075ea:	dc00      	bgt.n	80075ee <_printf_float+0x162>
 80075ec:	e085      	b.n	80076fa <_printf_float+0x26e>
 80075ee:	2201      	movs	r2, #1
 80075f0:	2900      	cmp	r1, #0
 80075f2:	dc01      	bgt.n	80075f8 <_printf_float+0x16c>
 80075f4:	3201      	adds	r2, #1
 80075f6:	1a52      	subs	r2, r2, r1
 80075f8:	189b      	adds	r3, r3, r2
 80075fa:	6123      	str	r3, [r4, #16]
 80075fc:	2300      	movs	r3, #0
 80075fe:	469b      	mov	fp, r3
 8007600:	65a1      	str	r1, [r4, #88]	; 0x58
 8007602:	4653      	mov	r3, sl
 8007604:	781b      	ldrb	r3, [r3, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d021      	beq.n	800764e <_printf_float+0x1c2>
 800760a:	2343      	movs	r3, #67	; 0x43
 800760c:	222d      	movs	r2, #45	; 0x2d
 800760e:	54e2      	strb	r2, [r4, r3]
 8007610:	e01d      	b.n	800764e <_printf_float+0x1c2>
 8007612:	2a00      	cmp	r2, #0
 8007614:	d000      	beq.n	8007618 <_printf_float+0x18c>
 8007616:	e078      	b.n	800770a <_printf_float+0x27e>
 8007618:	2201      	movs	r2, #1
 800761a:	6062      	str	r2, [r4, #4]
 800761c:	e7b9      	b.n	8007592 <_printf_float+0x106>
 800761e:	2200      	movs	r2, #0
 8007620:	2300      	movs	r3, #0
 8007622:	4640      	mov	r0, r8
 8007624:	4659      	mov	r1, fp
 8007626:	f7fc fd5f 	bl	80040e8 <__aeabi_dcmplt>
 800762a:	2800      	cmp	r0, #0
 800762c:	d002      	beq.n	8007634 <_printf_float+0x1a8>
 800762e:	2343      	movs	r3, #67	; 0x43
 8007630:	222d      	movs	r2, #45	; 0x2d
 8007632:	54e2      	strb	r2, [r4, r3]
 8007634:	464b      	mov	r3, r9
 8007636:	2b47      	cmp	r3, #71	; 0x47
 8007638:	d950      	bls.n	80076dc <_printf_float+0x250>
 800763a:	4b65      	ldr	r3, [pc, #404]	; (80077d0 <_printf_float+0x344>)
 800763c:	4698      	mov	r8, r3
 800763e:	2303      	movs	r3, #3
 8007640:	4652      	mov	r2, sl
 8007642:	6123      	str	r3, [r4, #16]
 8007644:	3301      	adds	r3, #1
 8007646:	439a      	bics	r2, r3
 8007648:	2300      	movs	r3, #0
 800764a:	469b      	mov	fp, r3
 800764c:	6022      	str	r2, [r4, #0]
 800764e:	0033      	movs	r3, r6
 8007650:	9700      	str	r7, [sp, #0]
 8007652:	aa0f      	add	r2, sp, #60	; 0x3c
 8007654:	0021      	movs	r1, r4
 8007656:	0028      	movs	r0, r5
 8007658:	f000 fa22 	bl	8007aa0 <_printf_common>
 800765c:	1c43      	adds	r3, r0, #1
 800765e:	d02d      	beq.n	80076bc <_printf_float+0x230>
 8007660:	6823      	ldr	r3, [r4, #0]
 8007662:	055a      	lsls	r2, r3, #21
 8007664:	d500      	bpl.n	8007668 <_printf_float+0x1dc>
 8007666:	e070      	b.n	800774a <_printf_float+0x2be>
 8007668:	6923      	ldr	r3, [r4, #16]
 800766a:	4642      	mov	r2, r8
 800766c:	0031      	movs	r1, r6
 800766e:	0028      	movs	r0, r5
 8007670:	47b8      	blx	r7
 8007672:	1c43      	adds	r3, r0, #1
 8007674:	d022      	beq.n	80076bc <_printf_float+0x230>
 8007676:	6822      	ldr	r2, [r4, #0]
 8007678:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800767a:	68e3      	ldr	r3, [r4, #12]
 800767c:	0792      	lsls	r2, r2, #30
 800767e:	d560      	bpl.n	8007742 <_printf_float+0x2b6>
 8007680:	1a1a      	subs	r2, r3, r0
 8007682:	2a00      	cmp	r2, #0
 8007684:	dd5d      	ble.n	8007742 <_printf_float+0x2b6>
 8007686:	2319      	movs	r3, #25
 8007688:	4699      	mov	r9, r3
 800768a:	2300      	movs	r3, #0
 800768c:	4698      	mov	r8, r3
 800768e:	003b      	movs	r3, r7
 8007690:	44a1      	add	r9, r4
 8007692:	0037      	movs	r7, r6
 8007694:	002e      	movs	r6, r5
 8007696:	464d      	mov	r5, r9
 8007698:	46a1      	mov	r9, r4
 800769a:	4644      	mov	r4, r8
 800769c:	4698      	mov	r8, r3
 800769e:	e006      	b.n	80076ae <_printf_float+0x222>
 80076a0:	464b      	mov	r3, r9
 80076a2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	3401      	adds	r4, #1
 80076a8:	1a1a      	subs	r2, r3, r0
 80076aa:	42a2      	cmp	r2, r4
 80076ac:	dd49      	ble.n	8007742 <_printf_float+0x2b6>
 80076ae:	2301      	movs	r3, #1
 80076b0:	002a      	movs	r2, r5
 80076b2:	0039      	movs	r1, r7
 80076b4:	0030      	movs	r0, r6
 80076b6:	47c0      	blx	r8
 80076b8:	1c43      	adds	r3, r0, #1
 80076ba:	d1f1      	bne.n	80076a0 <_printf_float+0x214>
 80076bc:	2001      	movs	r0, #1
 80076be:	4240      	negs	r0, r0
 80076c0:	b011      	add	sp, #68	; 0x44
 80076c2:	bc3c      	pop	{r2, r3, r4, r5}
 80076c4:	4690      	mov	r8, r2
 80076c6:	4699      	mov	r9, r3
 80076c8:	46a2      	mov	sl, r4
 80076ca:	46ab      	mov	fp, r5
 80076cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076ce:	6863      	ldr	r3, [r4, #4]
 80076d0:	4299      	cmp	r1, r3
 80076d2:	dd00      	ble.n	80076d6 <_printf_float+0x24a>
 80076d4:	e77d      	b.n	80075d2 <_printf_float+0x146>
 80076d6:	2367      	movs	r3, #103	; 0x67
 80076d8:	4699      	mov	r9, r3
 80076da:	e784      	b.n	80075e6 <_printf_float+0x15a>
 80076dc:	4b3d      	ldr	r3, [pc, #244]	; (80077d4 <_printf_float+0x348>)
 80076de:	4698      	mov	r8, r3
 80076e0:	e7ad      	b.n	800763e <_printf_float+0x1b2>
 80076e2:	6863      	ldr	r3, [r4, #4]
 80076e4:	2900      	cmp	r1, #0
 80076e6:	dc00      	bgt.n	80076ea <_printf_float+0x25e>
 80076e8:	e117      	b.n	800791a <_printf_float+0x48e>
 80076ea:	6121      	str	r1, [r4, #16]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d100      	bne.n	80076f2 <_printf_float+0x266>
 80076f0:	e14a      	b.n	8007988 <_printf_float+0x4fc>
 80076f2:	3301      	adds	r3, #1
 80076f4:	185b      	adds	r3, r3, r1
 80076f6:	6123      	str	r3, [r4, #16]
 80076f8:	e780      	b.n	80075fc <_printf_float+0x170>
 80076fa:	6823      	ldr	r3, [r4, #0]
 80076fc:	6121      	str	r1, [r4, #16]
 80076fe:	07db      	lsls	r3, r3, #31
 8007700:	d400      	bmi.n	8007704 <_printf_float+0x278>
 8007702:	e77b      	b.n	80075fc <_printf_float+0x170>
 8007704:	1c4b      	adds	r3, r1, #1
 8007706:	6123      	str	r3, [r4, #16]
 8007708:	e778      	b.n	80075fc <_printf_float+0x170>
 800770a:	2100      	movs	r1, #0
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	9106      	str	r1, [sp, #24]
 8007710:	a90e      	add	r1, sp, #56	; 0x38
 8007712:	9105      	str	r1, [sp, #20]
 8007714:	4649      	mov	r1, r9
 8007716:	a804      	add	r0, sp, #16
 8007718:	9104      	str	r1, [sp, #16]
 800771a:	a90d      	add	r1, sp, #52	; 0x34
 800771c:	4684      	mov	ip, r0
 800771e:	9103      	str	r1, [sp, #12]
 8007720:	2123      	movs	r1, #35	; 0x23
 8007722:	4461      	add	r1, ip
 8007724:	9102      	str	r1, [sp, #8]
 8007726:	9301      	str	r3, [sp, #4]
 8007728:	9200      	str	r2, [sp, #0]
 800772a:	465b      	mov	r3, fp
 800772c:	4642      	mov	r2, r8
 800772e:	0028      	movs	r0, r5
 8007730:	468a      	mov	sl, r1
 8007732:	f7ff fdd9 	bl	80072e8 <__cvt>
 8007736:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007738:	4680      	mov	r8, r0
 800773a:	1ccb      	adds	r3, r1, #3
 800773c:	da00      	bge.n	8007740 <_printf_float+0x2b4>
 800773e:	e748      	b.n	80075d2 <_printf_float+0x146>
 8007740:	e7c5      	b.n	80076ce <_printf_float+0x242>
 8007742:	4298      	cmp	r0, r3
 8007744:	dabc      	bge.n	80076c0 <_printf_float+0x234>
 8007746:	0018      	movs	r0, r3
 8007748:	e7ba      	b.n	80076c0 <_printf_float+0x234>
 800774a:	464a      	mov	r2, r9
 800774c:	2a65      	cmp	r2, #101	; 0x65
 800774e:	d945      	bls.n	80077dc <_printf_float+0x350>
 8007750:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007752:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007754:	2200      	movs	r2, #0
 8007756:	2300      	movs	r3, #0
 8007758:	f7fc fcc0 	bl	80040dc <__aeabi_dcmpeq>
 800775c:	2800      	cmp	r0, #0
 800775e:	d100      	bne.n	8007762 <_printf_float+0x2d6>
 8007760:	e084      	b.n	800786c <_printf_float+0x3e0>
 8007762:	2301      	movs	r3, #1
 8007764:	4a1c      	ldr	r2, [pc, #112]	; (80077d8 <_printf_float+0x34c>)
 8007766:	0031      	movs	r1, r6
 8007768:	0028      	movs	r0, r5
 800776a:	47b8      	blx	r7
 800776c:	1c43      	adds	r3, r0, #1
 800776e:	d0a5      	beq.n	80076bc <_printf_float+0x230>
 8007770:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007772:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007774:	4293      	cmp	r3, r2
 8007776:	db03      	blt.n	8007780 <_printf_float+0x2f4>
 8007778:	6822      	ldr	r2, [r4, #0]
 800777a:	07d3      	lsls	r3, r2, #31
 800777c:	d400      	bmi.n	8007780 <_printf_float+0x2f4>
 800777e:	e77b      	b.n	8007678 <_printf_float+0x1ec>
 8007780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007782:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007784:	0031      	movs	r1, r6
 8007786:	0028      	movs	r0, r5
 8007788:	47b8      	blx	r7
 800778a:	1c43      	adds	r3, r0, #1
 800778c:	d096      	beq.n	80076bc <_printf_float+0x230>
 800778e:	231a      	movs	r3, #26
 8007790:	4699      	mov	r9, r3
 8007792:	2300      	movs	r3, #0
 8007794:	4698      	mov	r8, r3
 8007796:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007798:	44a1      	add	r9, r4
 800779a:	2b01      	cmp	r3, #1
 800779c:	dc00      	bgt.n	80077a0 <_printf_float+0x314>
 800779e:	e76a      	b.n	8007676 <_printf_float+0x1ea>
 80077a0:	003b      	movs	r3, r7
 80077a2:	0037      	movs	r7, r6
 80077a4:	002e      	movs	r6, r5
 80077a6:	464d      	mov	r5, r9
 80077a8:	46a1      	mov	r9, r4
 80077aa:	4644      	mov	r4, r8
 80077ac:	4698      	mov	r8, r3
 80077ae:	e005      	b.n	80077bc <_printf_float+0x330>
 80077b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077b2:	3401      	adds	r4, #1
 80077b4:	3b01      	subs	r3, #1
 80077b6:	42a3      	cmp	r3, r4
 80077b8:	dc00      	bgt.n	80077bc <_printf_float+0x330>
 80077ba:	e0f7      	b.n	80079ac <_printf_float+0x520>
 80077bc:	2301      	movs	r3, #1
 80077be:	002a      	movs	r2, r5
 80077c0:	0039      	movs	r1, r7
 80077c2:	0030      	movs	r0, r6
 80077c4:	47c0      	blx	r8
 80077c6:	1c43      	adds	r3, r0, #1
 80077c8:	d1f2      	bne.n	80077b0 <_printf_float+0x324>
 80077ca:	e777      	b.n	80076bc <_printf_float+0x230>
 80077cc:	7fefffff 	.word	0x7fefffff
 80077d0:	08013374 	.word	0x08013374
 80077d4:	08013370 	.word	0x08013370
 80077d8:	08013380 	.word	0x08013380
 80077dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80077de:	2a01      	cmp	r2, #1
 80077e0:	dc00      	bgt.n	80077e4 <_printf_float+0x358>
 80077e2:	e080      	b.n	80078e6 <_printf_float+0x45a>
 80077e4:	2301      	movs	r3, #1
 80077e6:	4642      	mov	r2, r8
 80077e8:	0031      	movs	r1, r6
 80077ea:	0028      	movs	r0, r5
 80077ec:	47b8      	blx	r7
 80077ee:	1c43      	adds	r3, r0, #1
 80077f0:	d100      	bne.n	80077f4 <_printf_float+0x368>
 80077f2:	e763      	b.n	80076bc <_printf_float+0x230>
 80077f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077f8:	0031      	movs	r1, r6
 80077fa:	0028      	movs	r0, r5
 80077fc:	47b8      	blx	r7
 80077fe:	1c43      	adds	r3, r0, #1
 8007800:	d100      	bne.n	8007804 <_printf_float+0x378>
 8007802:	e75b      	b.n	80076bc <_printf_float+0x230>
 8007804:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8007806:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007808:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800780a:	2200      	movs	r2, #0
 800780c:	4699      	mov	r9, r3
 800780e:	2300      	movs	r3, #0
 8007810:	f7fc fc64 	bl	80040dc <__aeabi_dcmpeq>
 8007814:	2800      	cmp	r0, #0
 8007816:	d071      	beq.n	80078fc <_printf_float+0x470>
 8007818:	231a      	movs	r3, #26
 800781a:	469a      	mov	sl, r3
 800781c:	2300      	movs	r3, #0
 800781e:	4698      	mov	r8, r3
 8007820:	464b      	mov	r3, r9
 8007822:	44a2      	add	sl, r4
 8007824:	2b01      	cmp	r3, #1
 8007826:	dd17      	ble.n	8007858 <_printf_float+0x3cc>
 8007828:	46a1      	mov	r9, r4
 800782a:	4644      	mov	r4, r8
 800782c:	46b8      	mov	r8, r7
 800782e:	0037      	movs	r7, r6
 8007830:	002e      	movs	r6, r5
 8007832:	4655      	mov	r5, sl
 8007834:	e004      	b.n	8007840 <_printf_float+0x3b4>
 8007836:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007838:	3401      	adds	r4, #1
 800783a:	3b01      	subs	r3, #1
 800783c:	42a3      	cmp	r3, r4
 800783e:	dd07      	ble.n	8007850 <_printf_float+0x3c4>
 8007840:	2301      	movs	r3, #1
 8007842:	002a      	movs	r2, r5
 8007844:	0039      	movs	r1, r7
 8007846:	0030      	movs	r0, r6
 8007848:	47c0      	blx	r8
 800784a:	1c43      	adds	r3, r0, #1
 800784c:	d1f3      	bne.n	8007836 <_printf_float+0x3aa>
 800784e:	e735      	b.n	80076bc <_printf_float+0x230>
 8007850:	0035      	movs	r5, r6
 8007852:	464c      	mov	r4, r9
 8007854:	003e      	movs	r6, r7
 8007856:	4647      	mov	r7, r8
 8007858:	0022      	movs	r2, r4
 800785a:	465b      	mov	r3, fp
 800785c:	3250      	adds	r2, #80	; 0x50
 800785e:	0031      	movs	r1, r6
 8007860:	0028      	movs	r0, r5
 8007862:	47b8      	blx	r7
 8007864:	1c43      	adds	r3, r0, #1
 8007866:	d000      	beq.n	800786a <_printf_float+0x3de>
 8007868:	e705      	b.n	8007676 <_printf_float+0x1ea>
 800786a:	e727      	b.n	80076bc <_printf_float+0x230>
 800786c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800786e:	2b00      	cmp	r3, #0
 8007870:	dd58      	ble.n	8007924 <_printf_float+0x498>
 8007872:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007874:	469a      	mov	sl, r3
 8007876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007878:	469b      	mov	fp, r3
 800787a:	4553      	cmp	r3, sl
 800787c:	dd00      	ble.n	8007880 <_printf_float+0x3f4>
 800787e:	e088      	b.n	8007992 <_printf_float+0x506>
 8007880:	465b      	mov	r3, fp
 8007882:	2b00      	cmp	r3, #0
 8007884:	dd08      	ble.n	8007898 <_printf_float+0x40c>
 8007886:	4642      	mov	r2, r8
 8007888:	0031      	movs	r1, r6
 800788a:	0028      	movs	r0, r5
 800788c:	47b8      	blx	r7
 800788e:	1c43      	adds	r3, r0, #1
 8007890:	d100      	bne.n	8007894 <_printf_float+0x408>
 8007892:	e713      	b.n	80076bc <_printf_float+0x230>
 8007894:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007896:	469a      	mov	sl, r3
 8007898:	465b      	mov	r3, fp
 800789a:	43db      	mvns	r3, r3
 800789c:	465a      	mov	r2, fp
 800789e:	17db      	asrs	r3, r3, #31
 80078a0:	401a      	ands	r2, r3
 80078a2:	4653      	mov	r3, sl
 80078a4:	4693      	mov	fp, r2
 80078a6:	1a9b      	subs	r3, r3, r2
 80078a8:	221a      	movs	r2, #26
 80078aa:	4694      	mov	ip, r2
 80078ac:	2200      	movs	r2, #0
 80078ae:	44a4      	add	ip, r4
 80078b0:	4661      	mov	r1, ip
 80078b2:	4691      	mov	r9, r2
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	dc00      	bgt.n	80078ba <_printf_float+0x42e>
 80078b8:	e083      	b.n	80079c2 <_printf_float+0x536>
 80078ba:	46a2      	mov	sl, r4
 80078bc:	464c      	mov	r4, r9
 80078be:	46b9      	mov	r9, r7
 80078c0:	0037      	movs	r7, r6
 80078c2:	002e      	movs	r6, r5
 80078c4:	000d      	movs	r5, r1
 80078c6:	e006      	b.n	80078d6 <_printf_float+0x44a>
 80078c8:	4653      	mov	r3, sl
 80078ca:	465a      	mov	r2, fp
 80078cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ce:	3401      	adds	r4, #1
 80078d0:	1a9a      	subs	r2, r3, r2
 80078d2:	42a2      	cmp	r2, r4
 80078d4:	dd70      	ble.n	80079b8 <_printf_float+0x52c>
 80078d6:	2301      	movs	r3, #1
 80078d8:	002a      	movs	r2, r5
 80078da:	0039      	movs	r1, r7
 80078dc:	0030      	movs	r0, r6
 80078de:	47c8      	blx	r9
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d1f1      	bne.n	80078c8 <_printf_float+0x43c>
 80078e4:	e6ea      	b.n	80076bc <_printf_float+0x230>
 80078e6:	07db      	lsls	r3, r3, #31
 80078e8:	d500      	bpl.n	80078ec <_printf_float+0x460>
 80078ea:	e77b      	b.n	80077e4 <_printf_float+0x358>
 80078ec:	2301      	movs	r3, #1
 80078ee:	4642      	mov	r2, r8
 80078f0:	0031      	movs	r1, r6
 80078f2:	0028      	movs	r0, r5
 80078f4:	47b8      	blx	r7
 80078f6:	1c43      	adds	r3, r0, #1
 80078f8:	d1ae      	bne.n	8007858 <_printf_float+0x3cc>
 80078fa:	e6df      	b.n	80076bc <_printf_float+0x230>
 80078fc:	464b      	mov	r3, r9
 80078fe:	4642      	mov	r2, r8
 8007900:	3b01      	subs	r3, #1
 8007902:	3201      	adds	r2, #1
 8007904:	0031      	movs	r1, r6
 8007906:	0028      	movs	r0, r5
 8007908:	47b8      	blx	r7
 800790a:	1c43      	adds	r3, r0, #1
 800790c:	d1a4      	bne.n	8007858 <_printf_float+0x3cc>
 800790e:	e6d5      	b.n	80076bc <_printf_float+0x230>
 8007910:	6822      	ldr	r2, [r4, #0]
 8007912:	07d2      	lsls	r2, r2, #31
 8007914:	d400      	bmi.n	8007918 <_printf_float+0x48c>
 8007916:	e674      	b.n	8007602 <_printf_float+0x176>
 8007918:	e636      	b.n	8007588 <_printf_float+0xfc>
 800791a:	2b00      	cmp	r3, #0
 800791c:	d03b      	beq.n	8007996 <_printf_float+0x50a>
 800791e:	1c9a      	adds	r2, r3, #2
 8007920:	6122      	str	r2, [r4, #16]
 8007922:	e66b      	b.n	80075fc <_printf_float+0x170>
 8007924:	2301      	movs	r3, #1
 8007926:	4a5b      	ldr	r2, [pc, #364]	; (8007a94 <_printf_float+0x608>)
 8007928:	0031      	movs	r1, r6
 800792a:	0028      	movs	r0, r5
 800792c:	47b8      	blx	r7
 800792e:	1c43      	adds	r3, r0, #1
 8007930:	d100      	bne.n	8007934 <_printf_float+0x4a8>
 8007932:	e6c3      	b.n	80076bc <_printf_float+0x230>
 8007934:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007936:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007938:	4313      	orrs	r3, r2
 800793a:	d032      	beq.n	80079a2 <_printf_float+0x516>
 800793c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800793e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007940:	0031      	movs	r1, r6
 8007942:	0028      	movs	r0, r5
 8007944:	47b8      	blx	r7
 8007946:	1c43      	adds	r3, r0, #1
 8007948:	d100      	bne.n	800794c <_printf_float+0x4c0>
 800794a:	e6b7      	b.n	80076bc <_printf_float+0x230>
 800794c:	231a      	movs	r3, #26
 800794e:	469a      	mov	sl, r3
 8007950:	2300      	movs	r3, #0
 8007952:	4699      	mov	r9, r3
 8007954:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007956:	44a2      	add	sl, r4
 8007958:	2b00      	cmp	r3, #0
 800795a:	db00      	blt.n	800795e <_printf_float+0x4d2>
 800795c:	e08f      	b.n	8007a7e <_printf_float+0x5f2>
 800795e:	003b      	movs	r3, r7
 8007960:	0037      	movs	r7, r6
 8007962:	002e      	movs	r6, r5
 8007964:	4655      	mov	r5, sl
 8007966:	46a2      	mov	sl, r4
 8007968:	464c      	mov	r4, r9
 800796a:	4699      	mov	r9, r3
 800796c:	e004      	b.n	8007978 <_printf_float+0x4ec>
 800796e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007970:	3401      	adds	r4, #1
 8007972:	425b      	negs	r3, r3
 8007974:	42a3      	cmp	r3, r4
 8007976:	dd7e      	ble.n	8007a76 <_printf_float+0x5ea>
 8007978:	2301      	movs	r3, #1
 800797a:	002a      	movs	r2, r5
 800797c:	0039      	movs	r1, r7
 800797e:	0030      	movs	r0, r6
 8007980:	47c8      	blx	r9
 8007982:	1c43      	adds	r3, r0, #1
 8007984:	d1f3      	bne.n	800796e <_printf_float+0x4e2>
 8007986:	e699      	b.n	80076bc <_printf_float+0x230>
 8007988:	6822      	ldr	r2, [r4, #0]
 800798a:	07d2      	lsls	r2, r2, #31
 800798c:	d400      	bmi.n	8007990 <_printf_float+0x504>
 800798e:	e635      	b.n	80075fc <_printf_float+0x170>
 8007990:	e6af      	b.n	80076f2 <_printf_float+0x266>
 8007992:	46d3      	mov	fp, sl
 8007994:	e774      	b.n	8007880 <_printf_float+0x3f4>
 8007996:	6820      	ldr	r0, [r4, #0]
 8007998:	2201      	movs	r2, #1
 800799a:	07c0      	lsls	r0, r0, #31
 800799c:	d5c0      	bpl.n	8007920 <_printf_float+0x494>
 800799e:	1c9a      	adds	r2, r3, #2
 80079a0:	e7be      	b.n	8007920 <_printf_float+0x494>
 80079a2:	6822      	ldr	r2, [r4, #0]
 80079a4:	07d3      	lsls	r3, r2, #31
 80079a6:	d400      	bmi.n	80079aa <_printf_float+0x51e>
 80079a8:	e666      	b.n	8007678 <_printf_float+0x1ec>
 80079aa:	e7c7      	b.n	800793c <_printf_float+0x4b0>
 80079ac:	464c      	mov	r4, r9
 80079ae:	0035      	movs	r5, r6
 80079b0:	6822      	ldr	r2, [r4, #0]
 80079b2:	003e      	movs	r6, r7
 80079b4:	4647      	mov	r7, r8
 80079b6:	e65f      	b.n	8007678 <_printf_float+0x1ec>
 80079b8:	0035      	movs	r5, r6
 80079ba:	4654      	mov	r4, sl
 80079bc:	003e      	movs	r6, r7
 80079be:	469a      	mov	sl, r3
 80079c0:	464f      	mov	r7, r9
 80079c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079c4:	990e      	ldr	r1, [sp, #56]	; 0x38
 80079c6:	428a      	cmp	r2, r1
 80079c8:	db02      	blt.n	80079d0 <_printf_float+0x544>
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	07db      	lsls	r3, r3, #31
 80079ce:	d509      	bpl.n	80079e4 <_printf_float+0x558>
 80079d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079d4:	0031      	movs	r1, r6
 80079d6:	0028      	movs	r0, r5
 80079d8:	47b8      	blx	r7
 80079da:	1c43      	adds	r3, r0, #1
 80079dc:	d100      	bne.n	80079e0 <_printf_float+0x554>
 80079de:	e66d      	b.n	80076bc <_printf_float+0x230>
 80079e0:	990e      	ldr	r1, [sp, #56]	; 0x38
 80079e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079e4:	1a8b      	subs	r3, r1, r2
 80079e6:	4699      	mov	r9, r3
 80079e8:	4552      	cmp	r2, sl
 80079ea:	dc02      	bgt.n	80079f2 <_printf_float+0x566>
 80079ec:	4652      	mov	r2, sl
 80079ee:	1a8a      	subs	r2, r1, r2
 80079f0:	4691      	mov	r9, r2
 80079f2:	464a      	mov	r2, r9
 80079f4:	2a00      	cmp	r2, #0
 80079f6:	dd0b      	ble.n	8007a10 <_printf_float+0x584>
 80079f8:	4642      	mov	r2, r8
 80079fa:	464b      	mov	r3, r9
 80079fc:	4452      	add	r2, sl
 80079fe:	0031      	movs	r1, r6
 8007a00:	0028      	movs	r0, r5
 8007a02:	47b8      	blx	r7
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d100      	bne.n	8007a0a <_printf_float+0x57e>
 8007a08:	e658      	b.n	80076bc <_printf_float+0x230>
 8007a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a0e:	1a9b      	subs	r3, r3, r2
 8007a10:	464a      	mov	r2, r9
 8007a12:	43d2      	mvns	r2, r2
 8007a14:	4649      	mov	r1, r9
 8007a16:	17d2      	asrs	r2, r2, #31
 8007a18:	4011      	ands	r1, r2
 8007a1a:	221a      	movs	r2, #26
 8007a1c:	4692      	mov	sl, r2
 8007a1e:	2200      	movs	r2, #0
 8007a20:	4689      	mov	r9, r1
 8007a22:	1a5b      	subs	r3, r3, r1
 8007a24:	44a2      	add	sl, r4
 8007a26:	4690      	mov	r8, r2
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	dc00      	bgt.n	8007a2e <_printf_float+0x5a2>
 8007a2c:	e623      	b.n	8007676 <_printf_float+0x1ea>
 8007a2e:	003b      	movs	r3, r7
 8007a30:	0037      	movs	r7, r6
 8007a32:	002e      	movs	r6, r5
 8007a34:	4655      	mov	r5, sl
 8007a36:	46a2      	mov	sl, r4
 8007a38:	4644      	mov	r4, r8
 8007a3a:	4698      	mov	r8, r3
 8007a3c:	e007      	b.n	8007a4e <_printf_float+0x5c2>
 8007a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a42:	3401      	adds	r4, #1
 8007a44:	1a9b      	subs	r3, r3, r2
 8007a46:	464a      	mov	r2, r9
 8007a48:	1a9b      	subs	r3, r3, r2
 8007a4a:	42a3      	cmp	r3, r4
 8007a4c:	dd1c      	ble.n	8007a88 <_printf_float+0x5fc>
 8007a4e:	2301      	movs	r3, #1
 8007a50:	002a      	movs	r2, r5
 8007a52:	0039      	movs	r1, r7
 8007a54:	0030      	movs	r0, r6
 8007a56:	47c0      	blx	r8
 8007a58:	1c43      	adds	r3, r0, #1
 8007a5a:	d1f0      	bne.n	8007a3e <_printf_float+0x5b2>
 8007a5c:	e62e      	b.n	80076bc <_printf_float+0x230>
 8007a5e:	465b      	mov	r3, fp
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	da02      	bge.n	8007a6a <_printf_float+0x5de>
 8007a64:	2343      	movs	r3, #67	; 0x43
 8007a66:	222d      	movs	r2, #45	; 0x2d
 8007a68:	54e2      	strb	r2, [r4, r3]
 8007a6a:	464b      	mov	r3, r9
 8007a6c:	2b47      	cmp	r3, #71	; 0x47
 8007a6e:	d908      	bls.n	8007a82 <_printf_float+0x5f6>
 8007a70:	4b09      	ldr	r3, [pc, #36]	; (8007a98 <_printf_float+0x60c>)
 8007a72:	4698      	mov	r8, r3
 8007a74:	e5e3      	b.n	800763e <_printf_float+0x1b2>
 8007a76:	0035      	movs	r5, r6
 8007a78:	4654      	mov	r4, sl
 8007a7a:	003e      	movs	r6, r7
 8007a7c:	464f      	mov	r7, r9
 8007a7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a80:	e5f3      	b.n	800766a <_printf_float+0x1de>
 8007a82:	4b06      	ldr	r3, [pc, #24]	; (8007a9c <_printf_float+0x610>)
 8007a84:	4698      	mov	r8, r3
 8007a86:	e5da      	b.n	800763e <_printf_float+0x1b2>
 8007a88:	4654      	mov	r4, sl
 8007a8a:	0035      	movs	r5, r6
 8007a8c:	6822      	ldr	r2, [r4, #0]
 8007a8e:	003e      	movs	r6, r7
 8007a90:	4647      	mov	r7, r8
 8007a92:	e5f1      	b.n	8007678 <_printf_float+0x1ec>
 8007a94:	08013380 	.word	0x08013380
 8007a98:	0801337c 	.word	0x0801337c
 8007a9c:	08013378 	.word	0x08013378

08007aa0 <_printf_common>:
 8007aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aa2:	464f      	mov	r7, r9
 8007aa4:	4646      	mov	r6, r8
 8007aa6:	46d6      	mov	lr, sl
 8007aa8:	b5c0      	push	{r6, r7, lr}
 8007aaa:	001f      	movs	r7, r3
 8007aac:	9b08      	ldr	r3, [sp, #32]
 8007aae:	4691      	mov	r9, r2
 8007ab0:	4698      	mov	r8, r3
 8007ab2:	688a      	ldr	r2, [r1, #8]
 8007ab4:	690b      	ldr	r3, [r1, #16]
 8007ab6:	0006      	movs	r6, r0
 8007ab8:	000c      	movs	r4, r1
 8007aba:	4293      	cmp	r3, r2
 8007abc:	da00      	bge.n	8007ac0 <_printf_common+0x20>
 8007abe:	0013      	movs	r3, r2
 8007ac0:	464a      	mov	r2, r9
 8007ac2:	6013      	str	r3, [r2, #0]
 8007ac4:	2243      	movs	r2, #67	; 0x43
 8007ac6:	5ca2      	ldrb	r2, [r4, r2]
 8007ac8:	2a00      	cmp	r2, #0
 8007aca:	d002      	beq.n	8007ad2 <_printf_common+0x32>
 8007acc:	464a      	mov	r2, r9
 8007ace:	3301      	adds	r3, #1
 8007ad0:	6013      	str	r3, [r2, #0]
 8007ad2:	6823      	ldr	r3, [r4, #0]
 8007ad4:	069a      	lsls	r2, r3, #26
 8007ad6:	d55a      	bpl.n	8007b8e <_printf_common+0xee>
 8007ad8:	464b      	mov	r3, r9
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2006      	movs	r0, #6
 8007ade:	1c9a      	adds	r2, r3, #2
 8007ae0:	464b      	mov	r3, r9
 8007ae2:	601a      	str	r2, [r3, #0]
 8007ae4:	6823      	ldr	r3, [r4, #0]
 8007ae6:	0019      	movs	r1, r3
 8007ae8:	4218      	tst	r0, r3
 8007aea:	d108      	bne.n	8007afe <_printf_common+0x5e>
 8007aec:	68e1      	ldr	r1, [r4, #12]
 8007aee:	2500      	movs	r5, #0
 8007af0:	1a8a      	subs	r2, r1, r2
 8007af2:	2119      	movs	r1, #25
 8007af4:	468a      	mov	sl, r1
 8007af6:	0019      	movs	r1, r3
 8007af8:	44a2      	add	sl, r4
 8007afa:	2a00      	cmp	r2, #0
 8007afc:	dc3f      	bgt.n	8007b7e <_printf_common+0xde>
 8007afe:	2343      	movs	r3, #67	; 0x43
 8007b00:	5ce3      	ldrb	r3, [r4, r3]
 8007b02:	1e5a      	subs	r2, r3, #1
 8007b04:	4193      	sbcs	r3, r2
 8007b06:	068a      	lsls	r2, r1, #26
 8007b08:	d50a      	bpl.n	8007b20 <_printf_common+0x80>
 8007b0a:	2030      	movs	r0, #48	; 0x30
 8007b0c:	18e1      	adds	r1, r4, r3
 8007b0e:	3143      	adds	r1, #67	; 0x43
 8007b10:	7008      	strb	r0, [r1, #0]
 8007b12:	2145      	movs	r1, #69	; 0x45
 8007b14:	1c5a      	adds	r2, r3, #1
 8007b16:	5c61      	ldrb	r1, [r4, r1]
 8007b18:	18a2      	adds	r2, r4, r2
 8007b1a:	3243      	adds	r2, #67	; 0x43
 8007b1c:	3302      	adds	r3, #2
 8007b1e:	7011      	strb	r1, [r2, #0]
 8007b20:	0022      	movs	r2, r4
 8007b22:	0039      	movs	r1, r7
 8007b24:	3243      	adds	r2, #67	; 0x43
 8007b26:	0030      	movs	r0, r6
 8007b28:	47c0      	blx	r8
 8007b2a:	1c43      	adds	r3, r0, #1
 8007b2c:	d019      	beq.n	8007b62 <_printf_common+0xc2>
 8007b2e:	2306      	movs	r3, #6
 8007b30:	6820      	ldr	r0, [r4, #0]
 8007b32:	68a2      	ldr	r2, [r4, #8]
 8007b34:	6921      	ldr	r1, [r4, #16]
 8007b36:	4003      	ands	r3, r0
 8007b38:	2b04      	cmp	r3, #4
 8007b3a:	d030      	beq.n	8007b9e <_printf_common+0xfe>
 8007b3c:	428a      	cmp	r2, r1
 8007b3e:	dd3a      	ble.n	8007bb6 <_printf_common+0x116>
 8007b40:	2300      	movs	r3, #0
 8007b42:	4699      	mov	r9, r3
 8007b44:	1a52      	subs	r2, r2, r1
 8007b46:	4491      	add	r9, r2
 8007b48:	341a      	adds	r4, #26
 8007b4a:	2500      	movs	r5, #0
 8007b4c:	e002      	b.n	8007b54 <_printf_common+0xb4>
 8007b4e:	3501      	adds	r5, #1
 8007b50:	454d      	cmp	r5, r9
 8007b52:	da30      	bge.n	8007bb6 <_printf_common+0x116>
 8007b54:	2301      	movs	r3, #1
 8007b56:	0022      	movs	r2, r4
 8007b58:	0039      	movs	r1, r7
 8007b5a:	0030      	movs	r0, r6
 8007b5c:	47c0      	blx	r8
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	d1f5      	bne.n	8007b4e <_printf_common+0xae>
 8007b62:	2001      	movs	r0, #1
 8007b64:	4240      	negs	r0, r0
 8007b66:	bc1c      	pop	{r2, r3, r4}
 8007b68:	4690      	mov	r8, r2
 8007b6a:	4699      	mov	r9, r3
 8007b6c:	46a2      	mov	sl, r4
 8007b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b70:	464b      	mov	r3, r9
 8007b72:	68e2      	ldr	r2, [r4, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3501      	adds	r5, #1
 8007b78:	1ad3      	subs	r3, r2, r3
 8007b7a:	42ab      	cmp	r3, r5
 8007b7c:	dd20      	ble.n	8007bc0 <_printf_common+0x120>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	4652      	mov	r2, sl
 8007b82:	0039      	movs	r1, r7
 8007b84:	0030      	movs	r0, r6
 8007b86:	47c0      	blx	r8
 8007b88:	1c43      	adds	r3, r0, #1
 8007b8a:	d1f1      	bne.n	8007b70 <_printf_common+0xd0>
 8007b8c:	e7e9      	b.n	8007b62 <_printf_common+0xc2>
 8007b8e:	2206      	movs	r2, #6
 8007b90:	421a      	tst	r2, r3
 8007b92:	d012      	beq.n	8007bba <_printf_common+0x11a>
 8007b94:	2343      	movs	r3, #67	; 0x43
 8007b96:	5ce3      	ldrb	r3, [r4, r3]
 8007b98:	1e5a      	subs	r2, r3, #1
 8007b9a:	4193      	sbcs	r3, r2
 8007b9c:	e7c0      	b.n	8007b20 <_printf_common+0x80>
 8007b9e:	464b      	mov	r3, r9
 8007ba0:	68e0      	ldr	r0, [r4, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	1ac3      	subs	r3, r0, r3
 8007ba6:	43d8      	mvns	r0, r3
 8007ba8:	17c0      	asrs	r0, r0, #31
 8007baa:	4018      	ands	r0, r3
 8007bac:	4681      	mov	r9, r0
 8007bae:	428a      	cmp	r2, r1
 8007bb0:	dcc8      	bgt.n	8007b44 <_printf_common+0xa4>
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	dcc8      	bgt.n	8007b48 <_printf_common+0xa8>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	e7d5      	b.n	8007b66 <_printf_common+0xc6>
 8007bba:	464a      	mov	r2, r9
 8007bbc:	6812      	ldr	r2, [r2, #0]
 8007bbe:	e795      	b.n	8007aec <_printf_common+0x4c>
 8007bc0:	2343      	movs	r3, #67	; 0x43
 8007bc2:	6821      	ldr	r1, [r4, #0]
 8007bc4:	5ce3      	ldrb	r3, [r4, r3]
 8007bc6:	1e5a      	subs	r2, r3, #1
 8007bc8:	4193      	sbcs	r3, r2
 8007bca:	068a      	lsls	r2, r1, #26
 8007bcc:	d49d      	bmi.n	8007b0a <_printf_common+0x6a>
 8007bce:	e7a7      	b.n	8007b20 <_printf_common+0x80>

08007bd0 <_printf_i>:
 8007bd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bd2:	4657      	mov	r7, sl
 8007bd4:	469a      	mov	sl, r3
 8007bd6:	2343      	movs	r3, #67	; 0x43
 8007bd8:	469c      	mov	ip, r3
 8007bda:	464e      	mov	r6, r9
 8007bdc:	4645      	mov	r5, r8
 8007bde:	46de      	mov	lr, fp
 8007be0:	448c      	add	ip, r1
 8007be2:	4663      	mov	r3, ip
 8007be4:	b5e0      	push	{r5, r6, r7, lr}
 8007be6:	b087      	sub	sp, #28
 8007be8:	9303      	str	r3, [sp, #12]
 8007bea:	7e0b      	ldrb	r3, [r1, #24]
 8007bec:	4691      	mov	r9, r2
 8007bee:	4680      	mov	r8, r0
 8007bf0:	000c      	movs	r4, r1
 8007bf2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007bf4:	2b6e      	cmp	r3, #110	; 0x6e
 8007bf6:	d100      	bne.n	8007bfa <_printf_i+0x2a>
 8007bf8:	e0d8      	b.n	8007dac <_printf_i+0x1dc>
 8007bfa:	d800      	bhi.n	8007bfe <_printf_i+0x2e>
 8007bfc:	e071      	b.n	8007ce2 <_printf_i+0x112>
 8007bfe:	2b73      	cmp	r3, #115	; 0x73
 8007c00:	d100      	bne.n	8007c04 <_printf_i+0x34>
 8007c02:	e11a      	b.n	8007e3a <_printf_i+0x26a>
 8007c04:	d800      	bhi.n	8007c08 <_printf_i+0x38>
 8007c06:	e081      	b.n	8007d0c <_printf_i+0x13c>
 8007c08:	2b75      	cmp	r3, #117	; 0x75
 8007c0a:	d100      	bne.n	8007c0e <_printf_i+0x3e>
 8007c0c:	e0ff      	b.n	8007e0e <_printf_i+0x23e>
 8007c0e:	2b78      	cmp	r3, #120	; 0x78
 8007c10:	d000      	beq.n	8007c14 <_printf_i+0x44>
 8007c12:	e10b      	b.n	8007e2c <_printf_i+0x25c>
 8007c14:	680b      	ldr	r3, [r1, #0]
 8007c16:	2078      	movs	r0, #120	; 0x78
 8007c18:	2145      	movs	r1, #69	; 0x45
 8007c1a:	5460      	strb	r0, [r4, r1]
 8007c1c:	4994      	ldr	r1, [pc, #592]	; (8007e70 <_printf_i+0x2a0>)
 8007c1e:	468b      	mov	fp, r1
 8007c20:	6811      	ldr	r1, [r2, #0]
 8007c22:	c940      	ldmia	r1!, {r6}
 8007c24:	6011      	str	r1, [r2, #0]
 8007c26:	0618      	lsls	r0, r3, #24
 8007c28:	d403      	bmi.n	8007c32 <_printf_i+0x62>
 8007c2a:	0658      	lsls	r0, r3, #25
 8007c2c:	d501      	bpl.n	8007c32 <_printf_i+0x62>
 8007c2e:	0436      	lsls	r6, r6, #16
 8007c30:	0c36      	lsrs	r6, r6, #16
 8007c32:	07da      	lsls	r2, r3, #31
 8007c34:	d502      	bpl.n	8007c3c <_printf_i+0x6c>
 8007c36:	2220      	movs	r2, #32
 8007c38:	4313      	orrs	r3, r2
 8007c3a:	6023      	str	r3, [r4, #0]
 8007c3c:	2710      	movs	r7, #16
 8007c3e:	2e00      	cmp	r6, #0
 8007c40:	d100      	bne.n	8007c44 <_printf_i+0x74>
 8007c42:	e0c2      	b.n	8007dca <_printf_i+0x1fa>
 8007c44:	2343      	movs	r3, #67	; 0x43
 8007c46:	2200      	movs	r2, #0
 8007c48:	54e2      	strb	r2, [r4, r3]
 8007c4a:	6863      	ldr	r3, [r4, #4]
 8007c4c:	60a3      	str	r3, [r4, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	da00      	bge.n	8007c54 <_printf_i+0x84>
 8007c52:	e0c5      	b.n	8007de0 <_printf_i+0x210>
 8007c54:	2204      	movs	r2, #4
 8007c56:	6821      	ldr	r1, [r4, #0]
 8007c58:	4391      	bics	r1, r2
 8007c5a:	6021      	str	r1, [r4, #0]
 8007c5c:	2e00      	cmp	r6, #0
 8007c5e:	d000      	beq.n	8007c62 <_printf_i+0x92>
 8007c60:	e083      	b.n	8007d6a <_printf_i+0x19a>
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d000      	beq.n	8007c68 <_printf_i+0x98>
 8007c66:	e0bd      	b.n	8007de4 <_printf_i+0x214>
 8007c68:	9d03      	ldr	r5, [sp, #12]
 8007c6a:	2f08      	cmp	r7, #8
 8007c6c:	d100      	bne.n	8007c70 <_printf_i+0xa0>
 8007c6e:	e08c      	b.n	8007d8a <_printf_i+0x1ba>
 8007c70:	9b03      	ldr	r3, [sp, #12]
 8007c72:	1b5b      	subs	r3, r3, r5
 8007c74:	6123      	str	r3, [r4, #16]
 8007c76:	4653      	mov	r3, sl
 8007c78:	aa05      	add	r2, sp, #20
 8007c7a:	9300      	str	r3, [sp, #0]
 8007c7c:	0021      	movs	r1, r4
 8007c7e:	464b      	mov	r3, r9
 8007c80:	4640      	mov	r0, r8
 8007c82:	f7ff ff0d 	bl	8007aa0 <_printf_common>
 8007c86:	1c43      	adds	r3, r0, #1
 8007c88:	d022      	beq.n	8007cd0 <_printf_i+0x100>
 8007c8a:	6923      	ldr	r3, [r4, #16]
 8007c8c:	002a      	movs	r2, r5
 8007c8e:	4649      	mov	r1, r9
 8007c90:	4640      	mov	r0, r8
 8007c92:	47d0      	blx	sl
 8007c94:	1c43      	adds	r3, r0, #1
 8007c96:	d01b      	beq.n	8007cd0 <_printf_i+0x100>
 8007c98:	6822      	ldr	r2, [r4, #0]
 8007c9a:	9805      	ldr	r0, [sp, #20]
 8007c9c:	68e3      	ldr	r3, [r4, #12]
 8007c9e:	0792      	lsls	r2, r2, #30
 8007ca0:	d400      	bmi.n	8007ca4 <_printf_i+0xd4>
 8007ca2:	e07f      	b.n	8007da4 <_printf_i+0x1d4>
 8007ca4:	1a1a      	subs	r2, r3, r0
 8007ca6:	2a00      	cmp	r2, #0
 8007ca8:	dc00      	bgt.n	8007cac <_printf_i+0xdc>
 8007caa:	e07b      	b.n	8007da4 <_printf_i+0x1d4>
 8007cac:	0026      	movs	r6, r4
 8007cae:	2500      	movs	r5, #0
 8007cb0:	3619      	adds	r6, #25
 8007cb2:	e006      	b.n	8007cc2 <_printf_i+0xf2>
 8007cb4:	68e3      	ldr	r3, [r4, #12]
 8007cb6:	9805      	ldr	r0, [sp, #20]
 8007cb8:	3501      	adds	r5, #1
 8007cba:	1a1a      	subs	r2, r3, r0
 8007cbc:	42aa      	cmp	r2, r5
 8007cbe:	dc00      	bgt.n	8007cc2 <_printf_i+0xf2>
 8007cc0:	e070      	b.n	8007da4 <_printf_i+0x1d4>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	0032      	movs	r2, r6
 8007cc6:	4649      	mov	r1, r9
 8007cc8:	4640      	mov	r0, r8
 8007cca:	47d0      	blx	sl
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d1f1      	bne.n	8007cb4 <_printf_i+0xe4>
 8007cd0:	2001      	movs	r0, #1
 8007cd2:	4240      	negs	r0, r0
 8007cd4:	b007      	add	sp, #28
 8007cd6:	bc3c      	pop	{r2, r3, r4, r5}
 8007cd8:	4690      	mov	r8, r2
 8007cda:	4699      	mov	r9, r3
 8007cdc:	46a2      	mov	sl, r4
 8007cde:	46ab      	mov	fp, r5
 8007ce0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ce2:	2b63      	cmp	r3, #99	; 0x63
 8007ce4:	d100      	bne.n	8007ce8 <_printf_i+0x118>
 8007ce6:	e084      	b.n	8007df2 <_printf_i+0x222>
 8007ce8:	d81f      	bhi.n	8007d2a <_printf_i+0x15a>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d069      	beq.n	8007dc2 <_printf_i+0x1f2>
 8007cee:	2b58      	cmp	r3, #88	; 0x58
 8007cf0:	d000      	beq.n	8007cf4 <_printf_i+0x124>
 8007cf2:	e09b      	b.n	8007e2c <_printf_i+0x25c>
 8007cf4:	2145      	movs	r1, #69	; 0x45
 8007cf6:	5463      	strb	r3, [r4, r1]
 8007cf8:	495e      	ldr	r1, [pc, #376]	; (8007e74 <_printf_i+0x2a4>)
 8007cfa:	6823      	ldr	r3, [r4, #0]
 8007cfc:	468b      	mov	fp, r1
 8007cfe:	6811      	ldr	r1, [r2, #0]
 8007d00:	c940      	ldmia	r1!, {r6}
 8007d02:	6011      	str	r1, [r2, #0]
 8007d04:	0618      	lsls	r0, r3, #24
 8007d06:	d400      	bmi.n	8007d0a <_printf_i+0x13a>
 8007d08:	e78f      	b.n	8007c2a <_printf_i+0x5a>
 8007d0a:	e792      	b.n	8007c32 <_printf_i+0x62>
 8007d0c:	2b6f      	cmp	r3, #111	; 0x6f
 8007d0e:	d07e      	beq.n	8007e0e <_printf_i+0x23e>
 8007d10:	2b70      	cmp	r3, #112	; 0x70
 8007d12:	d000      	beq.n	8007d16 <_printf_i+0x146>
 8007d14:	e08a      	b.n	8007e2c <_printf_i+0x25c>
 8007d16:	2320      	movs	r3, #32
 8007d18:	6809      	ldr	r1, [r1, #0]
 8007d1a:	2078      	movs	r0, #120	; 0x78
 8007d1c:	430b      	orrs	r3, r1
 8007d1e:	2145      	movs	r1, #69	; 0x45
 8007d20:	6023      	str	r3, [r4, #0]
 8007d22:	5460      	strb	r0, [r4, r1]
 8007d24:	4952      	ldr	r1, [pc, #328]	; (8007e70 <_printf_i+0x2a0>)
 8007d26:	468b      	mov	fp, r1
 8007d28:	e77a      	b.n	8007c20 <_printf_i+0x50>
 8007d2a:	2b64      	cmp	r3, #100	; 0x64
 8007d2c:	d001      	beq.n	8007d32 <_printf_i+0x162>
 8007d2e:	2b69      	cmp	r3, #105	; 0x69
 8007d30:	d17c      	bne.n	8007e2c <_printf_i+0x25c>
 8007d32:	6811      	ldr	r1, [r2, #0]
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	1d08      	adds	r0, r1, #4
 8007d38:	6010      	str	r0, [r2, #0]
 8007d3a:	061d      	lsls	r5, r3, #24
 8007d3c:	d54a      	bpl.n	8007dd4 <_printf_i+0x204>
 8007d3e:	680a      	ldr	r2, [r1, #0]
 8007d40:	0016      	movs	r6, r2
 8007d42:	2a00      	cmp	r2, #0
 8007d44:	db03      	blt.n	8007d4e <_printf_i+0x17e>
 8007d46:	4b4b      	ldr	r3, [pc, #300]	; (8007e74 <_printf_i+0x2a4>)
 8007d48:	270a      	movs	r7, #10
 8007d4a:	469b      	mov	fp, r3
 8007d4c:	e77d      	b.n	8007c4a <_printf_i+0x7a>
 8007d4e:	2243      	movs	r2, #67	; 0x43
 8007d50:	212d      	movs	r1, #45	; 0x2d
 8007d52:	54a1      	strb	r1, [r4, r2]
 8007d54:	6862      	ldr	r2, [r4, #4]
 8007d56:	4276      	negs	r6, r6
 8007d58:	60a2      	str	r2, [r4, #8]
 8007d5a:	2a00      	cmp	r2, #0
 8007d5c:	db02      	blt.n	8007d64 <_printf_i+0x194>
 8007d5e:	2204      	movs	r2, #4
 8007d60:	4393      	bics	r3, r2
 8007d62:	6023      	str	r3, [r4, #0]
 8007d64:	4b43      	ldr	r3, [pc, #268]	; (8007e74 <_printf_i+0x2a4>)
 8007d66:	270a      	movs	r7, #10
 8007d68:	469b      	mov	fp, r3
 8007d6a:	9d03      	ldr	r5, [sp, #12]
 8007d6c:	e000      	b.n	8007d70 <_printf_i+0x1a0>
 8007d6e:	0006      	movs	r6, r0
 8007d70:	0039      	movs	r1, r7
 8007d72:	0030      	movs	r0, r6
 8007d74:	f7fc f8b2 	bl	8003edc <__aeabi_uidivmod>
 8007d78:	465b      	mov	r3, fp
 8007d7a:	5c5b      	ldrb	r3, [r3, r1]
 8007d7c:	3d01      	subs	r5, #1
 8007d7e:	702b      	strb	r3, [r5, #0]
 8007d80:	42be      	cmp	r6, r7
 8007d82:	d2f4      	bcs.n	8007d6e <_printf_i+0x19e>
 8007d84:	2f08      	cmp	r7, #8
 8007d86:	d000      	beq.n	8007d8a <_printf_i+0x1ba>
 8007d88:	e772      	b.n	8007c70 <_printf_i+0xa0>
 8007d8a:	6823      	ldr	r3, [r4, #0]
 8007d8c:	07db      	lsls	r3, r3, #31
 8007d8e:	d400      	bmi.n	8007d92 <_printf_i+0x1c2>
 8007d90:	e76e      	b.n	8007c70 <_printf_i+0xa0>
 8007d92:	6863      	ldr	r3, [r4, #4]
 8007d94:	6922      	ldr	r2, [r4, #16]
 8007d96:	4293      	cmp	r3, r2
 8007d98:	dd00      	ble.n	8007d9c <_printf_i+0x1cc>
 8007d9a:	e769      	b.n	8007c70 <_printf_i+0xa0>
 8007d9c:	2330      	movs	r3, #48	; 0x30
 8007d9e:	3d01      	subs	r5, #1
 8007da0:	702b      	strb	r3, [r5, #0]
 8007da2:	e765      	b.n	8007c70 <_printf_i+0xa0>
 8007da4:	4298      	cmp	r0, r3
 8007da6:	da95      	bge.n	8007cd4 <_printf_i+0x104>
 8007da8:	0018      	movs	r0, r3
 8007daa:	e793      	b.n	8007cd4 <_printf_i+0x104>
 8007dac:	6813      	ldr	r3, [r2, #0]
 8007dae:	6809      	ldr	r1, [r1, #0]
 8007db0:	1d1d      	adds	r5, r3, #4
 8007db2:	6960      	ldr	r0, [r4, #20]
 8007db4:	6015      	str	r5, [r2, #0]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	060e      	lsls	r6, r1, #24
 8007dba:	d401      	bmi.n	8007dc0 <_printf_i+0x1f0>
 8007dbc:	0649      	lsls	r1, r1, #25
 8007dbe:	d44b      	bmi.n	8007e58 <_printf_i+0x288>
 8007dc0:	6018      	str	r0, [r3, #0]
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	9d03      	ldr	r5, [sp, #12]
 8007dc6:	6123      	str	r3, [r4, #16]
 8007dc8:	e755      	b.n	8007c76 <_printf_i+0xa6>
 8007dca:	2320      	movs	r3, #32
 8007dcc:	6822      	ldr	r2, [r4, #0]
 8007dce:	439a      	bics	r2, r3
 8007dd0:	6022      	str	r2, [r4, #0]
 8007dd2:	e737      	b.n	8007c44 <_printf_i+0x74>
 8007dd4:	065d      	lsls	r5, r3, #25
 8007dd6:	d5b2      	bpl.n	8007d3e <_printf_i+0x16e>
 8007dd8:	2200      	movs	r2, #0
 8007dda:	5e8e      	ldrsh	r6, [r1, r2]
 8007ddc:	0032      	movs	r2, r6
 8007dde:	e7b0      	b.n	8007d42 <_printf_i+0x172>
 8007de0:	2e00      	cmp	r6, #0
 8007de2:	d1c2      	bne.n	8007d6a <_printf_i+0x19a>
 8007de4:	465b      	mov	r3, fp
 8007de6:	0025      	movs	r5, r4
 8007de8:	781a      	ldrb	r2, [r3, #0]
 8007dea:	2342      	movs	r3, #66	; 0x42
 8007dec:	3542      	adds	r5, #66	; 0x42
 8007dee:	54e2      	strb	r2, [r4, r3]
 8007df0:	e73b      	b.n	8007c6a <_printf_i+0x9a>
 8007df2:	6813      	ldr	r3, [r2, #0]
 8007df4:	0025      	movs	r5, r4
 8007df6:	1d19      	adds	r1, r3, #4
 8007df8:	6011      	str	r1, [r2, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	2342      	movs	r3, #66	; 0x42
 8007dfe:	54e2      	strb	r2, [r4, r3]
 8007e00:	3b41      	subs	r3, #65	; 0x41
 8007e02:	3542      	adds	r5, #66	; 0x42
 8007e04:	6123      	str	r3, [r4, #16]
 8007e06:	2343      	movs	r3, #67	; 0x43
 8007e08:	2200      	movs	r2, #0
 8007e0a:	54e2      	strb	r2, [r4, r3]
 8007e0c:	e733      	b.n	8007c76 <_printf_i+0xa6>
 8007e0e:	6811      	ldr	r1, [r2, #0]
 8007e10:	6820      	ldr	r0, [r4, #0]
 8007e12:	1d0d      	adds	r5, r1, #4
 8007e14:	6015      	str	r5, [r2, #0]
 8007e16:	0606      	lsls	r6, r0, #24
 8007e18:	d401      	bmi.n	8007e1e <_printf_i+0x24e>
 8007e1a:	0640      	lsls	r0, r0, #25
 8007e1c:	d41e      	bmi.n	8007e5c <_printf_i+0x28c>
 8007e1e:	680e      	ldr	r6, [r1, #0]
 8007e20:	2b6f      	cmp	r3, #111	; 0x6f
 8007e22:	d01d      	beq.n	8007e60 <_printf_i+0x290>
 8007e24:	4b13      	ldr	r3, [pc, #76]	; (8007e74 <_printf_i+0x2a4>)
 8007e26:	270a      	movs	r7, #10
 8007e28:	469b      	mov	fp, r3
 8007e2a:	e70b      	b.n	8007c44 <_printf_i+0x74>
 8007e2c:	2242      	movs	r2, #66	; 0x42
 8007e2e:	0025      	movs	r5, r4
 8007e30:	54a3      	strb	r3, [r4, r2]
 8007e32:	2301      	movs	r3, #1
 8007e34:	3542      	adds	r5, #66	; 0x42
 8007e36:	6123      	str	r3, [r4, #16]
 8007e38:	e7e5      	b.n	8007e06 <_printf_i+0x236>
 8007e3a:	6813      	ldr	r3, [r2, #0]
 8007e3c:	1d19      	adds	r1, r3, #4
 8007e3e:	6011      	str	r1, [r2, #0]
 8007e40:	681d      	ldr	r5, [r3, #0]
 8007e42:	6862      	ldr	r2, [r4, #4]
 8007e44:	2100      	movs	r1, #0
 8007e46:	0028      	movs	r0, r5
 8007e48:	f003 fca8 	bl	800b79c <memchr>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	d00b      	beq.n	8007e68 <_printf_i+0x298>
 8007e50:	1b40      	subs	r0, r0, r5
 8007e52:	6060      	str	r0, [r4, #4]
 8007e54:	6120      	str	r0, [r4, #16]
 8007e56:	e7d6      	b.n	8007e06 <_printf_i+0x236>
 8007e58:	8018      	strh	r0, [r3, #0]
 8007e5a:	e7b2      	b.n	8007dc2 <_printf_i+0x1f2>
 8007e5c:	880e      	ldrh	r6, [r1, #0]
 8007e5e:	e7df      	b.n	8007e20 <_printf_i+0x250>
 8007e60:	4b04      	ldr	r3, [pc, #16]	; (8007e74 <_printf_i+0x2a4>)
 8007e62:	2708      	movs	r7, #8
 8007e64:	469b      	mov	fp, r3
 8007e66:	e6ed      	b.n	8007c44 <_printf_i+0x74>
 8007e68:	6860      	ldr	r0, [r4, #4]
 8007e6a:	6120      	str	r0, [r4, #16]
 8007e6c:	e7cb      	b.n	8007e06 <_printf_i+0x236>
 8007e6e:	46c0      	nop			; (mov r8, r8)
 8007e70:	08013398 	.word	0x08013398
 8007e74:	08013384 	.word	0x08013384

08007e78 <_iprintf_r>:
 8007e78:	b40e      	push	{r1, r2, r3}
 8007e7a:	b510      	push	{r4, lr}
 8007e7c:	0004      	movs	r4, r0
 8007e7e:	b083      	sub	sp, #12
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d002      	beq.n	8007e8a <_iprintf_r+0x12>
 8007e84:	6983      	ldr	r3, [r0, #24]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d00b      	beq.n	8007ea2 <_iprintf_r+0x2a>
 8007e8a:	ab06      	add	r3, sp, #24
 8007e8c:	9a05      	ldr	r2, [sp, #20]
 8007e8e:	68a1      	ldr	r1, [r4, #8]
 8007e90:	0020      	movs	r0, r4
 8007e92:	9301      	str	r3, [sp, #4]
 8007e94:	f004 fa6e 	bl	800c374 <_vfiprintf_r>
 8007e98:	b003      	add	sp, #12
 8007e9a:	bc10      	pop	{r4}
 8007e9c:	bc08      	pop	{r3}
 8007e9e:	b003      	add	sp, #12
 8007ea0:	4718      	bx	r3
 8007ea2:	f002 ff69 	bl	800ad78 <__sinit>
 8007ea6:	e7f0      	b.n	8007e8a <_iprintf_r+0x12>

08007ea8 <iprintf>:
 8007ea8:	b40f      	push	{r0, r1, r2, r3}
 8007eaa:	b510      	push	{r4, lr}
 8007eac:	4b0b      	ldr	r3, [pc, #44]	; (8007edc <iprintf+0x34>)
 8007eae:	b082      	sub	sp, #8
 8007eb0:	681c      	ldr	r4, [r3, #0]
 8007eb2:	2c00      	cmp	r4, #0
 8007eb4:	d002      	beq.n	8007ebc <iprintf+0x14>
 8007eb6:	69a3      	ldr	r3, [r4, #24]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00b      	beq.n	8007ed4 <iprintf+0x2c>
 8007ebc:	ab05      	add	r3, sp, #20
 8007ebe:	9a04      	ldr	r2, [sp, #16]
 8007ec0:	68a1      	ldr	r1, [r4, #8]
 8007ec2:	0020      	movs	r0, r4
 8007ec4:	9301      	str	r3, [sp, #4]
 8007ec6:	f004 fa55 	bl	800c374 <_vfiprintf_r>
 8007eca:	b002      	add	sp, #8
 8007ecc:	bc10      	pop	{r4}
 8007ece:	bc08      	pop	{r3}
 8007ed0:	b004      	add	sp, #16
 8007ed2:	4718      	bx	r3
 8007ed4:	0020      	movs	r0, r4
 8007ed6:	f002 ff4f 	bl	800ad78 <__sinit>
 8007eda:	e7ef      	b.n	8007ebc <iprintf+0x14>
 8007edc:	20000004 	.word	0x20000004

08007ee0 <_puts_r>:
 8007ee0:	6983      	ldr	r3, [r0, #24]
 8007ee2:	b570      	push	{r4, r5, r6, lr}
 8007ee4:	0006      	movs	r6, r0
 8007ee6:	000d      	movs	r5, r1
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d032      	beq.n	8007f52 <_puts_r+0x72>
 8007eec:	6884      	ldr	r4, [r0, #8]
 8007eee:	4b2f      	ldr	r3, [pc, #188]	; (8007fac <_puts_r+0xcc>)
 8007ef0:	429c      	cmp	r4, r3
 8007ef2:	d03a      	beq.n	8007f6a <_puts_r+0x8a>
 8007ef4:	4b2e      	ldr	r3, [pc, #184]	; (8007fb0 <_puts_r+0xd0>)
 8007ef6:	429c      	cmp	r4, r3
 8007ef8:	d044      	beq.n	8007f84 <_puts_r+0xa4>
 8007efa:	4b2e      	ldr	r3, [pc, #184]	; (8007fb4 <_puts_r+0xd4>)
 8007efc:	429c      	cmp	r4, r3
 8007efe:	d052      	beq.n	8007fa6 <_puts_r+0xc6>
 8007f00:	89a3      	ldrh	r3, [r4, #12]
 8007f02:	071b      	lsls	r3, r3, #28
 8007f04:	d535      	bpl.n	8007f72 <_puts_r+0x92>
 8007f06:	6923      	ldr	r3, [r4, #16]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d032      	beq.n	8007f72 <_puts_r+0x92>
 8007f0c:	68a3      	ldr	r3, [r4, #8]
 8007f0e:	7829      	ldrb	r1, [r5, #0]
 8007f10:	3b01      	subs	r3, #1
 8007f12:	2900      	cmp	r1, #0
 8007f14:	d011      	beq.n	8007f3a <_puts_r+0x5a>
 8007f16:	3501      	adds	r5, #1
 8007f18:	60a3      	str	r3, [r4, #8]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	da04      	bge.n	8007f28 <_puts_r+0x48>
 8007f1e:	69a2      	ldr	r2, [r4, #24]
 8007f20:	429a      	cmp	r2, r3
 8007f22:	dc31      	bgt.n	8007f88 <_puts_r+0xa8>
 8007f24:	290a      	cmp	r1, #10
 8007f26:	d02f      	beq.n	8007f88 <_puts_r+0xa8>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	1c5a      	adds	r2, r3, #1
 8007f2c:	6022      	str	r2, [r4, #0]
 8007f2e:	7019      	strb	r1, [r3, #0]
 8007f30:	68a3      	ldr	r3, [r4, #8]
 8007f32:	7829      	ldrb	r1, [r5, #0]
 8007f34:	3b01      	subs	r3, #1
 8007f36:	2900      	cmp	r1, #0
 8007f38:	d1ed      	bne.n	8007f16 <_puts_r+0x36>
 8007f3a:	60a3      	str	r3, [r4, #8]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	da2c      	bge.n	8007f9a <_puts_r+0xba>
 8007f40:	0022      	movs	r2, r4
 8007f42:	310a      	adds	r1, #10
 8007f44:	0030      	movs	r0, r6
 8007f46:	f001 fb91 	bl	800966c <__swbuf_r>
 8007f4a:	1c43      	adds	r3, r0, #1
 8007f4c:	d017      	beq.n	8007f7e <_puts_r+0x9e>
 8007f4e:	200a      	movs	r0, #10
 8007f50:	bd70      	pop	{r4, r5, r6, pc}
 8007f52:	f002 ff11 	bl	800ad78 <__sinit>
 8007f56:	69b3      	ldr	r3, [r6, #24]
 8007f58:	68b4      	ldr	r4, [r6, #8]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d1c7      	bne.n	8007eee <_puts_r+0xe>
 8007f5e:	0030      	movs	r0, r6
 8007f60:	f002 ff0a 	bl	800ad78 <__sinit>
 8007f64:	4b11      	ldr	r3, [pc, #68]	; (8007fac <_puts_r+0xcc>)
 8007f66:	429c      	cmp	r4, r3
 8007f68:	d1c4      	bne.n	8007ef4 <_puts_r+0x14>
 8007f6a:	6874      	ldr	r4, [r6, #4]
 8007f6c:	89a3      	ldrh	r3, [r4, #12]
 8007f6e:	071b      	lsls	r3, r3, #28
 8007f70:	d4c9      	bmi.n	8007f06 <_puts_r+0x26>
 8007f72:	0021      	movs	r1, r4
 8007f74:	0030      	movs	r0, r6
 8007f76:	f001 fbef 	bl	8009758 <__swsetup_r>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d0c6      	beq.n	8007f0c <_puts_r+0x2c>
 8007f7e:	2001      	movs	r0, #1
 8007f80:	4240      	negs	r0, r0
 8007f82:	e7e5      	b.n	8007f50 <_puts_r+0x70>
 8007f84:	68b4      	ldr	r4, [r6, #8]
 8007f86:	e7bb      	b.n	8007f00 <_puts_r+0x20>
 8007f88:	0022      	movs	r2, r4
 8007f8a:	0030      	movs	r0, r6
 8007f8c:	f001 fb6e 	bl	800966c <__swbuf_r>
 8007f90:	1c43      	adds	r3, r0, #1
 8007f92:	d1bb      	bne.n	8007f0c <_puts_r+0x2c>
 8007f94:	2001      	movs	r0, #1
 8007f96:	4240      	negs	r0, r0
 8007f98:	e7da      	b.n	8007f50 <_puts_r+0x70>
 8007f9a:	6823      	ldr	r3, [r4, #0]
 8007f9c:	1c5a      	adds	r2, r3, #1
 8007f9e:	6022      	str	r2, [r4, #0]
 8007fa0:	220a      	movs	r2, #10
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e7d3      	b.n	8007f4e <_puts_r+0x6e>
 8007fa6:	68f4      	ldr	r4, [r6, #12]
 8007fa8:	e7aa      	b.n	8007f00 <_puts_r+0x20>
 8007faa:	46c0      	nop			; (mov r8, r8)
 8007fac:	08012bec 	.word	0x08012bec
 8007fb0:	08012bcc 	.word	0x08012bcc
 8007fb4:	08012bac 	.word	0x08012bac

08007fb8 <puts>:
 8007fb8:	b510      	push	{r4, lr}
 8007fba:	4b03      	ldr	r3, [pc, #12]	; (8007fc8 <puts+0x10>)
 8007fbc:	0001      	movs	r1, r0
 8007fbe:	6818      	ldr	r0, [r3, #0]
 8007fc0:	f7ff ff8e 	bl	8007ee0 <_puts_r>
 8007fc4:	bd10      	pop	{r4, pc}
 8007fc6:	46c0      	nop			; (mov r8, r8)
 8007fc8:	20000004 	.word	0x20000004

08007fcc <_sbrk_r>:
 8007fcc:	2300      	movs	r3, #0
 8007fce:	b570      	push	{r4, r5, r6, lr}
 8007fd0:	4c06      	ldr	r4, [pc, #24]	; (8007fec <_sbrk_r+0x20>)
 8007fd2:	0005      	movs	r5, r0
 8007fd4:	0008      	movs	r0, r1
 8007fd6:	6023      	str	r3, [r4, #0]
 8007fd8:	f007 fcec 	bl	800f9b4 <_sbrk>
 8007fdc:	1c43      	adds	r3, r0, #1
 8007fde:	d000      	beq.n	8007fe2 <_sbrk_r+0x16>
 8007fe0:	bd70      	pop	{r4, r5, r6, pc}
 8007fe2:	6823      	ldr	r3, [r4, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d0fb      	beq.n	8007fe0 <_sbrk_r+0x14>
 8007fe8:	602b      	str	r3, [r5, #0]
 8007fea:	e7f9      	b.n	8007fe0 <_sbrk_r+0x14>
 8007fec:	200016dc 	.word	0x200016dc

08007ff0 <setbuf>:
 8007ff0:	424a      	negs	r2, r1
 8007ff2:	414a      	adcs	r2, r1
 8007ff4:	2380      	movs	r3, #128	; 0x80
 8007ff6:	b510      	push	{r4, lr}
 8007ff8:	0052      	lsls	r2, r2, #1
 8007ffa:	00db      	lsls	r3, r3, #3
 8007ffc:	f000 f802 	bl	8008004 <setvbuf>
 8008000:	bd10      	pop	{r4, pc}
 8008002:	46c0      	nop			; (mov r8, r8)

08008004 <setvbuf>:
 8008004:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008006:	4647      	mov	r7, r8
 8008008:	46ce      	mov	lr, r9
 800800a:	b580      	push	{r7, lr}
 800800c:	001e      	movs	r6, r3
 800800e:	4b5a      	ldr	r3, [pc, #360]	; (8008178 <setvbuf+0x174>)
 8008010:	b083      	sub	sp, #12
 8008012:	681d      	ldr	r5, [r3, #0]
 8008014:	0004      	movs	r4, r0
 8008016:	4688      	mov	r8, r1
 8008018:	0017      	movs	r7, r2
 800801a:	2d00      	cmp	r5, #0
 800801c:	d002      	beq.n	8008024 <setvbuf+0x20>
 800801e:	69ab      	ldr	r3, [r5, #24]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d05d      	beq.n	80080e0 <setvbuf+0xdc>
 8008024:	4b55      	ldr	r3, [pc, #340]	; (800817c <setvbuf+0x178>)
 8008026:	429c      	cmp	r4, r3
 8008028:	d060      	beq.n	80080ec <setvbuf+0xe8>
 800802a:	4b55      	ldr	r3, [pc, #340]	; (8008180 <setvbuf+0x17c>)
 800802c:	429c      	cmp	r4, r3
 800802e:	d05f      	beq.n	80080f0 <setvbuf+0xec>
 8008030:	4b54      	ldr	r3, [pc, #336]	; (8008184 <setvbuf+0x180>)
 8008032:	429c      	cmp	r4, r3
 8008034:	d100      	bne.n	8008038 <setvbuf+0x34>
 8008036:	e099      	b.n	800816c <setvbuf+0x168>
 8008038:	2f02      	cmp	r7, #2
 800803a:	d005      	beq.n	8008048 <setvbuf+0x44>
 800803c:	2f01      	cmp	r7, #1
 800803e:	d900      	bls.n	8008042 <setvbuf+0x3e>
 8008040:	e096      	b.n	8008170 <setvbuf+0x16c>
 8008042:	2e00      	cmp	r6, #0
 8008044:	da00      	bge.n	8008048 <setvbuf+0x44>
 8008046:	e093      	b.n	8008170 <setvbuf+0x16c>
 8008048:	0021      	movs	r1, r4
 800804a:	0028      	movs	r0, r5
 800804c:	f002 fd5a 	bl	800ab04 <_fflush_r>
 8008050:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008052:	2900      	cmp	r1, #0
 8008054:	d008      	beq.n	8008068 <setvbuf+0x64>
 8008056:	0023      	movs	r3, r4
 8008058:	3344      	adds	r3, #68	; 0x44
 800805a:	4299      	cmp	r1, r3
 800805c:	d002      	beq.n	8008064 <setvbuf+0x60>
 800805e:	0028      	movs	r0, r5
 8008060:	f7ff f886 	bl	8007170 <_free_r>
 8008064:	2300      	movs	r3, #0
 8008066:	6363      	str	r3, [r4, #52]	; 0x34
 8008068:	2300      	movs	r3, #0
 800806a:	61a3      	str	r3, [r4, #24]
 800806c:	6063      	str	r3, [r4, #4]
 800806e:	220c      	movs	r2, #12
 8008070:	5ea3      	ldrsh	r3, [r4, r2]
 8008072:	061a      	lsls	r2, r3, #24
 8008074:	d44f      	bmi.n	8008116 <setvbuf+0x112>
 8008076:	4a44      	ldr	r2, [pc, #272]	; (8008188 <setvbuf+0x184>)
 8008078:	4013      	ands	r3, r2
 800807a:	81a3      	strh	r3, [r4, #12]
 800807c:	2f02      	cmp	r7, #2
 800807e:	d055      	beq.n	800812c <setvbuf+0x128>
 8008080:	ab01      	add	r3, sp, #4
 8008082:	466a      	mov	r2, sp
 8008084:	0021      	movs	r1, r4
 8008086:	0028      	movs	r0, r5
 8008088:	f003 faf6 	bl	800b678 <__swhatbuf_r>
 800808c:	89a3      	ldrh	r3, [r4, #12]
 800808e:	4303      	orrs	r3, r0
 8008090:	81a3      	strh	r3, [r4, #12]
 8008092:	2e00      	cmp	r6, #0
 8008094:	d12e      	bne.n	80080f4 <setvbuf+0xf0>
 8008096:	9e00      	ldr	r6, [sp, #0]
 8008098:	0030      	movs	r0, r6
 800809a:	f7fe ffad 	bl	8006ff8 <malloc>
 800809e:	4680      	mov	r8, r0
 80080a0:	2800      	cmp	r0, #0
 80080a2:	d053      	beq.n	800814c <setvbuf+0x148>
 80080a4:	2280      	movs	r2, #128	; 0x80
 80080a6:	89a3      	ldrh	r3, [r4, #12]
 80080a8:	4313      	orrs	r3, r2
 80080aa:	81a3      	strh	r3, [r4, #12]
 80080ac:	69ab      	ldr	r3, [r5, #24]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d026      	beq.n	8008100 <setvbuf+0xfc>
 80080b2:	220c      	movs	r2, #12
 80080b4:	5ea3      	ldrsh	r3, [r4, r2]
 80080b6:	2f01      	cmp	r7, #1
 80080b8:	d102      	bne.n	80080c0 <setvbuf+0xbc>
 80080ba:	2201      	movs	r2, #1
 80080bc:	4313      	orrs	r3, r2
 80080be:	81a3      	strh	r3, [r4, #12]
 80080c0:	4642      	mov	r2, r8
 80080c2:	6022      	str	r2, [r4, #0]
 80080c4:	6122      	str	r2, [r4, #16]
 80080c6:	2208      	movs	r2, #8
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	6166      	str	r6, [r4, #20]
 80080cc:	401a      	ands	r2, r3
 80080ce:	d01b      	beq.n	8008108 <setvbuf+0x104>
 80080d0:	07db      	lsls	r3, r3, #31
 80080d2:	d538      	bpl.n	8008146 <setvbuf+0x142>
 80080d4:	2300      	movs	r3, #0
 80080d6:	4276      	negs	r6, r6
 80080d8:	60a3      	str	r3, [r4, #8]
 80080da:	61a6      	str	r6, [r4, #24]
 80080dc:	2000      	movs	r0, #0
 80080de:	e015      	b.n	800810c <setvbuf+0x108>
 80080e0:	0028      	movs	r0, r5
 80080e2:	f002 fe49 	bl	800ad78 <__sinit>
 80080e6:	4b25      	ldr	r3, [pc, #148]	; (800817c <setvbuf+0x178>)
 80080e8:	429c      	cmp	r4, r3
 80080ea:	d19e      	bne.n	800802a <setvbuf+0x26>
 80080ec:	686c      	ldr	r4, [r5, #4]
 80080ee:	e7a3      	b.n	8008038 <setvbuf+0x34>
 80080f0:	68ac      	ldr	r4, [r5, #8]
 80080f2:	e7a1      	b.n	8008038 <setvbuf+0x34>
 80080f4:	4643      	mov	r3, r8
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d0ce      	beq.n	8008098 <setvbuf+0x94>
 80080fa:	69ab      	ldr	r3, [r5, #24]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1d8      	bne.n	80080b2 <setvbuf+0xae>
 8008100:	0028      	movs	r0, r5
 8008102:	f002 fe39 	bl	800ad78 <__sinit>
 8008106:	e7d4      	b.n	80080b2 <setvbuf+0xae>
 8008108:	2000      	movs	r0, #0
 800810a:	60a2      	str	r2, [r4, #8]
 800810c:	b003      	add	sp, #12
 800810e:	bc0c      	pop	{r2, r3}
 8008110:	4690      	mov	r8, r2
 8008112:	4699      	mov	r9, r3
 8008114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008116:	6921      	ldr	r1, [r4, #16]
 8008118:	0028      	movs	r0, r5
 800811a:	f7ff f829 	bl	8007170 <_free_r>
 800811e:	220c      	movs	r2, #12
 8008120:	5ea3      	ldrsh	r3, [r4, r2]
 8008122:	4a19      	ldr	r2, [pc, #100]	; (8008188 <setvbuf+0x184>)
 8008124:	4013      	ands	r3, r2
 8008126:	81a3      	strh	r3, [r4, #12]
 8008128:	2f02      	cmp	r7, #2
 800812a:	d1a9      	bne.n	8008080 <setvbuf+0x7c>
 800812c:	2000      	movs	r0, #0
 800812e:	2202      	movs	r2, #2
 8008130:	4313      	orrs	r3, r2
 8008132:	81a3      	strh	r3, [r4, #12]
 8008134:	2300      	movs	r3, #0
 8008136:	60a3      	str	r3, [r4, #8]
 8008138:	0023      	movs	r3, r4
 800813a:	3347      	adds	r3, #71	; 0x47
 800813c:	6023      	str	r3, [r4, #0]
 800813e:	6123      	str	r3, [r4, #16]
 8008140:	2301      	movs	r3, #1
 8008142:	6163      	str	r3, [r4, #20]
 8008144:	e7e2      	b.n	800810c <setvbuf+0x108>
 8008146:	60a6      	str	r6, [r4, #8]
 8008148:	2000      	movs	r0, #0
 800814a:	e7df      	b.n	800810c <setvbuf+0x108>
 800814c:	9b00      	ldr	r3, [sp, #0]
 800814e:	4699      	mov	r9, r3
 8008150:	42b3      	cmp	r3, r6
 8008152:	d006      	beq.n	8008162 <setvbuf+0x15e>
 8008154:	0018      	movs	r0, r3
 8008156:	f7fe ff4f 	bl	8006ff8 <malloc>
 800815a:	464e      	mov	r6, r9
 800815c:	4680      	mov	r8, r0
 800815e:	2800      	cmp	r0, #0
 8008160:	d1a0      	bne.n	80080a4 <setvbuf+0xa0>
 8008162:	2001      	movs	r0, #1
 8008164:	220c      	movs	r2, #12
 8008166:	5ea3      	ldrsh	r3, [r4, r2]
 8008168:	4240      	negs	r0, r0
 800816a:	e7e0      	b.n	800812e <setvbuf+0x12a>
 800816c:	68ec      	ldr	r4, [r5, #12]
 800816e:	e763      	b.n	8008038 <setvbuf+0x34>
 8008170:	2001      	movs	r0, #1
 8008172:	4240      	negs	r0, r0
 8008174:	e7ca      	b.n	800810c <setvbuf+0x108>
 8008176:	46c0      	nop			; (mov r8, r8)
 8008178:	20000004 	.word	0x20000004
 800817c:	08012bec 	.word	0x08012bec
 8008180:	08012bcc 	.word	0x08012bcc
 8008184:	08012bac 	.word	0x08012bac
 8008188:	fffff35c 	.word	0xfffff35c

0800818c <_init_signal_r.part.0>:
 800818c:	b510      	push	{r4, lr}
 800818e:	2180      	movs	r1, #128	; 0x80
 8008190:	0004      	movs	r4, r0
 8008192:	f7ff f843 	bl	800721c <_malloc_r>
 8008196:	6460      	str	r0, [r4, #68]	; 0x44
 8008198:	2800      	cmp	r0, #0
 800819a:	d007      	beq.n	80081ac <_init_signal_r.part.0+0x20>
 800819c:	0002      	movs	r2, r0
 800819e:	2300      	movs	r3, #0
 80081a0:	3280      	adds	r2, #128	; 0x80
 80081a2:	c008      	stmia	r0!, {r3}
 80081a4:	4290      	cmp	r0, r2
 80081a6:	d1fc      	bne.n	80081a2 <_init_signal_r.part.0+0x16>
 80081a8:	2000      	movs	r0, #0
 80081aa:	bd10      	pop	{r4, pc}
 80081ac:	2001      	movs	r0, #1
 80081ae:	4240      	negs	r0, r0
 80081b0:	e7fb      	b.n	80081aa <_init_signal_r.part.0+0x1e>
 80081b2:	46c0      	nop			; (mov r8, r8)

080081b4 <_init_signal_r>:
 80081b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80081b6:	b510      	push	{r4, lr}
 80081b8:	2300      	movs	r3, #0
 80081ba:	2a00      	cmp	r2, #0
 80081bc:	d001      	beq.n	80081c2 <_init_signal_r+0xe>
 80081be:	0018      	movs	r0, r3
 80081c0:	bd10      	pop	{r4, pc}
 80081c2:	f7ff ffe3 	bl	800818c <_init_signal_r.part.0>
 80081c6:	0003      	movs	r3, r0
 80081c8:	e7f9      	b.n	80081be <_init_signal_r+0xa>
 80081ca:	46c0      	nop			; (mov r8, r8)

080081cc <_signal_r>:
 80081cc:	b570      	push	{r4, r5, r6, lr}
 80081ce:	0005      	movs	r5, r0
 80081d0:	000c      	movs	r4, r1
 80081d2:	0016      	movs	r6, r2
 80081d4:	291f      	cmp	r1, #31
 80081d6:	d807      	bhi.n	80081e8 <_signal_r+0x1c>
 80081d8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d009      	beq.n	80081f2 <_signal_r+0x26>
 80081de:	00a4      	lsls	r4, r4, #2
 80081e0:	191b      	adds	r3, r3, r4
 80081e2:	6818      	ldr	r0, [r3, #0]
 80081e4:	601e      	str	r6, [r3, #0]
 80081e6:	bd70      	pop	{r4, r5, r6, pc}
 80081e8:	2316      	movs	r3, #22
 80081ea:	6003      	str	r3, [r0, #0]
 80081ec:	2001      	movs	r0, #1
 80081ee:	4240      	negs	r0, r0
 80081f0:	e7f9      	b.n	80081e6 <_signal_r+0x1a>
 80081f2:	f7ff ffcb 	bl	800818c <_init_signal_r.part.0>
 80081f6:	2800      	cmp	r0, #0
 80081f8:	d101      	bne.n	80081fe <_signal_r+0x32>
 80081fa:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80081fc:	e7ef      	b.n	80081de <_signal_r+0x12>
 80081fe:	2001      	movs	r0, #1
 8008200:	4240      	negs	r0, r0
 8008202:	e7f0      	b.n	80081e6 <_signal_r+0x1a>

08008204 <_raise_r>:
 8008204:	b570      	push	{r4, r5, r6, lr}
 8008206:	0005      	movs	r5, r0
 8008208:	000c      	movs	r4, r1
 800820a:	291f      	cmp	r1, #31
 800820c:	d820      	bhi.n	8008250 <_raise_r+0x4c>
 800820e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008210:	2b00      	cmp	r3, #0
 8008212:	d00e      	beq.n	8008232 <_raise_r+0x2e>
 8008214:	008a      	lsls	r2, r1, #2
 8008216:	189b      	adds	r3, r3, r2
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	2a00      	cmp	r2, #0
 800821c:	d009      	beq.n	8008232 <_raise_r+0x2e>
 800821e:	2a01      	cmp	r2, #1
 8008220:	d014      	beq.n	800824c <_raise_r+0x48>
 8008222:	1c51      	adds	r1, r2, #1
 8008224:	d00e      	beq.n	8008244 <_raise_r+0x40>
 8008226:	2100      	movs	r1, #0
 8008228:	0020      	movs	r0, r4
 800822a:	6019      	str	r1, [r3, #0]
 800822c:	4790      	blx	r2
 800822e:	2000      	movs	r0, #0
 8008230:	bd70      	pop	{r4, r5, r6, pc}
 8008232:	0028      	movs	r0, r5
 8008234:	f000 f87a 	bl	800832c <_getpid_r>
 8008238:	0022      	movs	r2, r4
 800823a:	0001      	movs	r1, r0
 800823c:	0028      	movs	r0, r5
 800823e:	f000 f861 	bl	8008304 <_kill_r>
 8008242:	e7f5      	b.n	8008230 <_raise_r+0x2c>
 8008244:	2316      	movs	r3, #22
 8008246:	6003      	str	r3, [r0, #0]
 8008248:	2001      	movs	r0, #1
 800824a:	e7f1      	b.n	8008230 <_raise_r+0x2c>
 800824c:	2000      	movs	r0, #0
 800824e:	e7ef      	b.n	8008230 <_raise_r+0x2c>
 8008250:	2316      	movs	r3, #22
 8008252:	6003      	str	r3, [r0, #0]
 8008254:	2001      	movs	r0, #1
 8008256:	4240      	negs	r0, r0
 8008258:	e7ea      	b.n	8008230 <_raise_r+0x2c>
 800825a:	46c0      	nop			; (mov r8, r8)

0800825c <__sigtramp_r>:
 800825c:	b570      	push	{r4, r5, r6, lr}
 800825e:	0005      	movs	r5, r0
 8008260:	000c      	movs	r4, r1
 8008262:	291f      	cmp	r1, #31
 8008264:	d81d      	bhi.n	80082a2 <__sigtramp_r+0x46>
 8008266:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8008268:	2b00      	cmp	r3, #0
 800826a:	d010      	beq.n	800828e <__sigtramp_r+0x32>
 800826c:	00a2      	lsls	r2, r4, #2
 800826e:	189b      	adds	r3, r3, r2
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	2a00      	cmp	r2, #0
 8008274:	d009      	beq.n	800828a <__sigtramp_r+0x2e>
 8008276:	1c51      	adds	r1, r2, #1
 8008278:	d011      	beq.n	800829e <__sigtramp_r+0x42>
 800827a:	2a01      	cmp	r2, #1
 800827c:	d00d      	beq.n	800829a <__sigtramp_r+0x3e>
 800827e:	2100      	movs	r1, #0
 8008280:	0020      	movs	r0, r4
 8008282:	6019      	str	r1, [r3, #0]
 8008284:	4790      	blx	r2
 8008286:	2000      	movs	r0, #0
 8008288:	bd70      	pop	{r4, r5, r6, pc}
 800828a:	2001      	movs	r0, #1
 800828c:	e7fc      	b.n	8008288 <__sigtramp_r+0x2c>
 800828e:	f7ff ff7d 	bl	800818c <_init_signal_r.part.0>
 8008292:	2800      	cmp	r0, #0
 8008294:	d105      	bne.n	80082a2 <__sigtramp_r+0x46>
 8008296:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8008298:	e7e8      	b.n	800826c <__sigtramp_r+0x10>
 800829a:	2003      	movs	r0, #3
 800829c:	e7f4      	b.n	8008288 <__sigtramp_r+0x2c>
 800829e:	2002      	movs	r0, #2
 80082a0:	e7f2      	b.n	8008288 <__sigtramp_r+0x2c>
 80082a2:	2001      	movs	r0, #1
 80082a4:	4240      	negs	r0, r0
 80082a6:	e7ef      	b.n	8008288 <__sigtramp_r+0x2c>

080082a8 <raise>:
 80082a8:	b510      	push	{r4, lr}
 80082aa:	4b03      	ldr	r3, [pc, #12]	; (80082b8 <raise+0x10>)
 80082ac:	0001      	movs	r1, r0
 80082ae:	6818      	ldr	r0, [r3, #0]
 80082b0:	f7ff ffa8 	bl	8008204 <_raise_r>
 80082b4:	bd10      	pop	{r4, pc}
 80082b6:	46c0      	nop			; (mov r8, r8)
 80082b8:	20000004 	.word	0x20000004

080082bc <signal>:
 80082bc:	b510      	push	{r4, lr}
 80082be:	4b04      	ldr	r3, [pc, #16]	; (80082d0 <signal+0x14>)
 80082c0:	000a      	movs	r2, r1
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	0001      	movs	r1, r0
 80082c6:	0018      	movs	r0, r3
 80082c8:	f7ff ff80 	bl	80081cc <_signal_r>
 80082cc:	bd10      	pop	{r4, pc}
 80082ce:	46c0      	nop			; (mov r8, r8)
 80082d0:	20000004 	.word	0x20000004

080082d4 <_init_signal>:
 80082d4:	4b05      	ldr	r3, [pc, #20]	; (80082ec <_init_signal+0x18>)
 80082d6:	b510      	push	{r4, lr}
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2000      	movs	r0, #0
 80082dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082de:	2a00      	cmp	r2, #0
 80082e0:	d000      	beq.n	80082e4 <_init_signal+0x10>
 80082e2:	bd10      	pop	{r4, pc}
 80082e4:	0018      	movs	r0, r3
 80082e6:	f7ff ff51 	bl	800818c <_init_signal_r.part.0>
 80082ea:	e7fa      	b.n	80082e2 <_init_signal+0xe>
 80082ec:	20000004 	.word	0x20000004

080082f0 <__sigtramp>:
 80082f0:	b510      	push	{r4, lr}
 80082f2:	4b03      	ldr	r3, [pc, #12]	; (8008300 <__sigtramp+0x10>)
 80082f4:	0001      	movs	r1, r0
 80082f6:	6818      	ldr	r0, [r3, #0]
 80082f8:	f7ff ffb0 	bl	800825c <__sigtramp_r>
 80082fc:	bd10      	pop	{r4, pc}
 80082fe:	46c0      	nop			; (mov r8, r8)
 8008300:	20000004 	.word	0x20000004

08008304 <_kill_r>:
 8008304:	2300      	movs	r3, #0
 8008306:	b570      	push	{r4, r5, r6, lr}
 8008308:	4c07      	ldr	r4, [pc, #28]	; (8008328 <_kill_r+0x24>)
 800830a:	0005      	movs	r5, r0
 800830c:	0008      	movs	r0, r1
 800830e:	0011      	movs	r1, r2
 8008310:	6023      	str	r3, [r4, #0]
 8008312:	f007 fb28 	bl	800f966 <_kill>
 8008316:	1c43      	adds	r3, r0, #1
 8008318:	d000      	beq.n	800831c <_kill_r+0x18>
 800831a:	bd70      	pop	{r4, r5, r6, pc}
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d0fb      	beq.n	800831a <_kill_r+0x16>
 8008322:	602b      	str	r3, [r5, #0]
 8008324:	e7f9      	b.n	800831a <_kill_r+0x16>
 8008326:	46c0      	nop			; (mov r8, r8)
 8008328:	200016dc 	.word	0x200016dc

0800832c <_getpid_r>:
 800832c:	b510      	push	{r4, lr}
 800832e:	f007 fb18 	bl	800f962 <_getpid>
 8008332:	bd10      	pop	{r4, pc}

08008334 <strlen>:
 8008334:	b510      	push	{r4, lr}
 8008336:	0783      	lsls	r3, r0, #30
 8008338:	d027      	beq.n	800838a <strlen+0x56>
 800833a:	7803      	ldrb	r3, [r0, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d026      	beq.n	800838e <strlen+0x5a>
 8008340:	0003      	movs	r3, r0
 8008342:	2103      	movs	r1, #3
 8008344:	e002      	b.n	800834c <strlen+0x18>
 8008346:	781a      	ldrb	r2, [r3, #0]
 8008348:	2a00      	cmp	r2, #0
 800834a:	d01c      	beq.n	8008386 <strlen+0x52>
 800834c:	3301      	adds	r3, #1
 800834e:	420b      	tst	r3, r1
 8008350:	d1f9      	bne.n	8008346 <strlen+0x12>
 8008352:	6819      	ldr	r1, [r3, #0]
 8008354:	4a0f      	ldr	r2, [pc, #60]	; (8008394 <strlen+0x60>)
 8008356:	4c10      	ldr	r4, [pc, #64]	; (8008398 <strlen+0x64>)
 8008358:	188a      	adds	r2, r1, r2
 800835a:	438a      	bics	r2, r1
 800835c:	4222      	tst	r2, r4
 800835e:	d10f      	bne.n	8008380 <strlen+0x4c>
 8008360:	3304      	adds	r3, #4
 8008362:	6819      	ldr	r1, [r3, #0]
 8008364:	4a0b      	ldr	r2, [pc, #44]	; (8008394 <strlen+0x60>)
 8008366:	188a      	adds	r2, r1, r2
 8008368:	438a      	bics	r2, r1
 800836a:	4222      	tst	r2, r4
 800836c:	d108      	bne.n	8008380 <strlen+0x4c>
 800836e:	3304      	adds	r3, #4
 8008370:	6819      	ldr	r1, [r3, #0]
 8008372:	4a08      	ldr	r2, [pc, #32]	; (8008394 <strlen+0x60>)
 8008374:	188a      	adds	r2, r1, r2
 8008376:	438a      	bics	r2, r1
 8008378:	4222      	tst	r2, r4
 800837a:	d0f1      	beq.n	8008360 <strlen+0x2c>
 800837c:	e000      	b.n	8008380 <strlen+0x4c>
 800837e:	3301      	adds	r3, #1
 8008380:	781a      	ldrb	r2, [r3, #0]
 8008382:	2a00      	cmp	r2, #0
 8008384:	d1fb      	bne.n	800837e <strlen+0x4a>
 8008386:	1a18      	subs	r0, r3, r0
 8008388:	bd10      	pop	{r4, pc}
 800838a:	0003      	movs	r3, r0
 800838c:	e7e1      	b.n	8008352 <strlen+0x1e>
 800838e:	2000      	movs	r0, #0
 8008390:	e7fa      	b.n	8008388 <strlen+0x54>
 8008392:	46c0      	nop			; (mov r8, r8)
 8008394:	fefefeff 	.word	0xfefefeff
 8008398:	80808080 	.word	0x80808080

0800839c <strncmp>:
 800839c:	b530      	push	{r4, r5, lr}
 800839e:	2a00      	cmp	r2, #0
 80083a0:	d039      	beq.n	8008416 <strncmp+0x7a>
 80083a2:	0003      	movs	r3, r0
 80083a4:	430b      	orrs	r3, r1
 80083a6:	079b      	lsls	r3, r3, #30
 80083a8:	d11f      	bne.n	80083ea <strncmp+0x4e>
 80083aa:	2a03      	cmp	r2, #3
 80083ac:	d91d      	bls.n	80083ea <strncmp+0x4e>
 80083ae:	6803      	ldr	r3, [r0, #0]
 80083b0:	680c      	ldr	r4, [r1, #0]
 80083b2:	42a3      	cmp	r3, r4
 80083b4:	d131      	bne.n	800841a <strncmp+0x7e>
 80083b6:	3a04      	subs	r2, #4
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	d02c      	beq.n	8008416 <strncmp+0x7a>
 80083bc:	4c1a      	ldr	r4, [pc, #104]	; (8008428 <strncmp+0x8c>)
 80083be:	4d1b      	ldr	r5, [pc, #108]	; (800842c <strncmp+0x90>)
 80083c0:	191c      	adds	r4, r3, r4
 80083c2:	439c      	bics	r4, r3
 80083c4:	422c      	tst	r4, r5
 80083c6:	d00c      	beq.n	80083e2 <strncmp+0x46>
 80083c8:	e025      	b.n	8008416 <strncmp+0x7a>
 80083ca:	6803      	ldr	r3, [r0, #0]
 80083cc:	680c      	ldr	r4, [r1, #0]
 80083ce:	42a3      	cmp	r3, r4
 80083d0:	d123      	bne.n	800841a <strncmp+0x7e>
 80083d2:	3a04      	subs	r2, #4
 80083d4:	2a00      	cmp	r2, #0
 80083d6:	d01e      	beq.n	8008416 <strncmp+0x7a>
 80083d8:	4c13      	ldr	r4, [pc, #76]	; (8008428 <strncmp+0x8c>)
 80083da:	191c      	adds	r4, r3, r4
 80083dc:	439c      	bics	r4, r3
 80083de:	422c      	tst	r4, r5
 80083e0:	d119      	bne.n	8008416 <strncmp+0x7a>
 80083e2:	3004      	adds	r0, #4
 80083e4:	3104      	adds	r1, #4
 80083e6:	2a03      	cmp	r2, #3
 80083e8:	d8ef      	bhi.n	80083ca <strncmp+0x2e>
 80083ea:	7804      	ldrb	r4, [r0, #0]
 80083ec:	780d      	ldrb	r5, [r1, #0]
 80083ee:	3a01      	subs	r2, #1
 80083f0:	42a5      	cmp	r5, r4
 80083f2:	d10e      	bne.n	8008412 <strncmp+0x76>
 80083f4:	2a00      	cmp	r2, #0
 80083f6:	d00e      	beq.n	8008416 <strncmp+0x7a>
 80083f8:	2c00      	cmp	r4, #0
 80083fa:	d00c      	beq.n	8008416 <strncmp+0x7a>
 80083fc:	2301      	movs	r3, #1
 80083fe:	e004      	b.n	800840a <strncmp+0x6e>
 8008400:	429a      	cmp	r2, r3
 8008402:	d008      	beq.n	8008416 <strncmp+0x7a>
 8008404:	3301      	adds	r3, #1
 8008406:	2c00      	cmp	r4, #0
 8008408:	d005      	beq.n	8008416 <strncmp+0x7a>
 800840a:	5cc4      	ldrb	r4, [r0, r3]
 800840c:	5ccd      	ldrb	r5, [r1, r3]
 800840e:	42ac      	cmp	r4, r5
 8008410:	d0f6      	beq.n	8008400 <strncmp+0x64>
 8008412:	1b60      	subs	r0, r4, r5
 8008414:	e000      	b.n	8008418 <strncmp+0x7c>
 8008416:	2000      	movs	r0, #0
 8008418:	bd30      	pop	{r4, r5, pc}
 800841a:	7804      	ldrb	r4, [r0, #0]
 800841c:	780d      	ldrb	r5, [r1, #0]
 800841e:	3a01      	subs	r2, #1
 8008420:	42a5      	cmp	r5, r4
 8008422:	d0e9      	beq.n	80083f8 <strncmp+0x5c>
 8008424:	1b60      	subs	r0, r4, r5
 8008426:	e7f7      	b.n	8008418 <strncmp+0x7c>
 8008428:	fefefeff 	.word	0xfefefeff
 800842c:	80808080 	.word	0x80808080

08008430 <sulp>:
 8008430:	b570      	push	{r4, r5, r6, lr}
 8008432:	0016      	movs	r6, r2
 8008434:	000d      	movs	r5, r1
 8008436:	f003 fdcb 	bl	800bfd0 <__ulp>
 800843a:	2e00      	cmp	r6, #0
 800843c:	d00d      	beq.n	800845a <sulp+0x2a>
 800843e:	236b      	movs	r3, #107	; 0x6b
 8008440:	006a      	lsls	r2, r5, #1
 8008442:	0d52      	lsrs	r2, r2, #21
 8008444:	1a9b      	subs	r3, r3, r2
 8008446:	2b00      	cmp	r3, #0
 8008448:	dd07      	ble.n	800845a <sulp+0x2a>
 800844a:	2400      	movs	r4, #0
 800844c:	4a03      	ldr	r2, [pc, #12]	; (800845c <sulp+0x2c>)
 800844e:	051b      	lsls	r3, r3, #20
 8008450:	189d      	adds	r5, r3, r2
 8008452:	002b      	movs	r3, r5
 8008454:	0022      	movs	r2, r4
 8008456:	f7fd fe3b 	bl	80060d0 <__aeabi_dmul>
 800845a:	bd70      	pop	{r4, r5, r6, pc}
 800845c:	3ff00000 	.word	0x3ff00000

08008460 <_strtod_l>:
 8008460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008462:	46de      	mov	lr, fp
 8008464:	464e      	mov	r6, r9
 8008466:	4657      	mov	r7, sl
 8008468:	4645      	mov	r5, r8
 800846a:	b5e0      	push	{r5, r6, r7, lr}
 800846c:	001e      	movs	r6, r3
 800846e:	2300      	movs	r3, #0
 8008470:	b0a3      	sub	sp, #140	; 0x8c
 8008472:	931e      	str	r3, [sp, #120]	; 0x78
 8008474:	4b44      	ldr	r3, [pc, #272]	; (8008588 <_strtod_l+0x128>)
 8008476:	4681      	mov	r9, r0
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	468b      	mov	fp, r1
 800847c:	0018      	movs	r0, r3
 800847e:	9307      	str	r3, [sp, #28]
 8008480:	2400      	movs	r4, #0
 8008482:	4692      	mov	sl, r2
 8008484:	f7ff ff56 	bl	8008334 <strlen>
 8008488:	2300      	movs	r3, #0
 800848a:	9304      	str	r3, [sp, #16]
 800848c:	9405      	str	r4, [sp, #20]
 800848e:	465b      	mov	r3, fp
 8008490:	931d      	str	r3, [sp, #116]	; 0x74
 8008492:	781c      	ldrb	r4, [r3, #0]
 8008494:	9008      	str	r0, [sp, #32]
 8008496:	493d      	ldr	r1, [pc, #244]	; (800858c <_strtod_l+0x12c>)
 8008498:	001d      	movs	r5, r3
 800849a:	2c2d      	cmp	r4, #45	; 0x2d
 800849c:	d858      	bhi.n	8008550 <_strtod_l+0xf0>
 800849e:	00a2      	lsls	r2, r4, #2
 80084a0:	588a      	ldr	r2, [r1, r2]
 80084a2:	4697      	mov	pc, r2
 80084a4:	2201      	movs	r2, #1
 80084a6:	920b      	str	r2, [sp, #44]	; 0x2c
 80084a8:	2220      	movs	r2, #32
 80084aa:	0019      	movs	r1, r3
 80084ac:	4391      	bics	r1, r2
 80084ae:	000a      	movs	r2, r1
 80084b0:	2100      	movs	r1, #0
 80084b2:	9108      	str	r1, [sp, #32]
 80084b4:	2a45      	cmp	r2, #69	; 0x45
 80084b6:	d000      	beq.n	80084ba <_strtod_l+0x5a>
 80084b8:	e258      	b.n	800896c <_strtod_l+0x50c>
 80084ba:	0033      	movs	r3, r6
 80084bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084be:	4303      	orrs	r3, r0
 80084c0:	4313      	orrs	r3, r2
 80084c2:	d000      	beq.n	80084c6 <_strtod_l+0x66>
 80084c4:	e22f      	b.n	8008926 <_strtod_l+0x4c6>
 80084c6:	4653      	mov	r3, sl
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d001      	beq.n	80084d0 <_strtod_l+0x70>
 80084cc:	465a      	mov	r2, fp
 80084ce:	601a      	str	r2, [r3, #0]
 80084d0:	2600      	movs	r6, #0
 80084d2:	2700      	movs	r7, #0
 80084d4:	0030      	movs	r0, r6
 80084d6:	0039      	movs	r1, r7
 80084d8:	b023      	add	sp, #140	; 0x8c
 80084da:	bc3c      	pop	{r2, r3, r4, r5}
 80084dc:	4690      	mov	r8, r2
 80084de:	4699      	mov	r9, r3
 80084e0:	46a2      	mov	sl, r4
 80084e2:	46ab      	mov	fp, r5
 80084e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084e6:	2201      	movs	r2, #1
 80084e8:	920a      	str	r2, [sp, #40]	; 0x28
 80084ea:	1c5d      	adds	r5, r3, #1
 80084ec:	951d      	str	r5, [sp, #116]	; 0x74
 80084ee:	785c      	ldrb	r4, [r3, #1]
 80084f0:	2c00      	cmp	r4, #0
 80084f2:	d0e8      	beq.n	80084c6 <_strtod_l+0x66>
 80084f4:	2300      	movs	r3, #0
 80084f6:	9309      	str	r3, [sp, #36]	; 0x24
 80084f8:	2c30      	cmp	r4, #48	; 0x30
 80084fa:	d02f      	beq.n	800855c <_strtod_l+0xfc>
 80084fc:	0023      	movs	r3, r4
 80084fe:	3b30      	subs	r3, #48	; 0x30
 8008500:	b2da      	uxtb	r2, r3
 8008502:	2a09      	cmp	r2, #9
 8008504:	d901      	bls.n	800850a <_strtod_l+0xaa>
 8008506:	f000 fc7d 	bl	8008e04 <_strtod_l+0x9a4>
 800850a:	2200      	movs	r2, #0
 800850c:	2700      	movs	r7, #0
 800850e:	2600      	movs	r6, #0
 8008510:	0011      	movs	r1, r2
 8008512:	0038      	movs	r0, r7
 8008514:	e00c      	b.n	8008530 <_strtod_l+0xd0>
 8008516:	0087      	lsls	r7, r0, #2
 8008518:	183f      	adds	r7, r7, r0
 800851a:	007f      	lsls	r7, r7, #1
 800851c:	19d8      	adds	r0, r3, r7
 800851e:	3601      	adds	r6, #1
 8008520:	19aa      	adds	r2, r5, r6
 8008522:	921d      	str	r2, [sp, #116]	; 0x74
 8008524:	5dac      	ldrb	r4, [r5, r6]
 8008526:	0023      	movs	r3, r4
 8008528:	3b30      	subs	r3, #48	; 0x30
 800852a:	b2df      	uxtb	r7, r3
 800852c:	2f09      	cmp	r7, #9
 800852e:	d82f      	bhi.n	8008590 <_strtod_l+0x130>
 8008530:	2e08      	cmp	r6, #8
 8008532:	ddf0      	ble.n	8008516 <_strtod_l+0xb6>
 8008534:	008a      	lsls	r2, r1, #2
 8008536:	1852      	adds	r2, r2, r1
 8008538:	0052      	lsls	r2, r2, #1
 800853a:	1899      	adds	r1, r3, r2
 800853c:	e7ef      	b.n	800851e <_strtod_l+0xbe>
 800853e:	2200      	movs	r2, #0
 8008540:	920a      	str	r2, [sp, #40]	; 0x28
 8008542:	e7d2      	b.n	80084ea <_strtod_l+0x8a>
 8008544:	3301      	adds	r3, #1
 8008546:	931d      	str	r3, [sp, #116]	; 0x74
 8008548:	781c      	ldrb	r4, [r3, #0]
 800854a:	001d      	movs	r5, r3
 800854c:	2c2d      	cmp	r4, #45	; 0x2d
 800854e:	d9a6      	bls.n	800849e <_strtod_l+0x3e>
 8008550:	2300      	movs	r3, #0
 8008552:	930a      	str	r3, [sp, #40]	; 0x28
 8008554:	2300      	movs	r3, #0
 8008556:	9309      	str	r3, [sp, #36]	; 0x24
 8008558:	2c30      	cmp	r4, #48	; 0x30
 800855a:	d1cf      	bne.n	80084fc <_strtod_l+0x9c>
 800855c:	786a      	ldrb	r2, [r5, #1]
 800855e:	2a58      	cmp	r2, #88	; 0x58
 8008560:	d101      	bne.n	8008566 <_strtod_l+0x106>
 8008562:	f000 fcc4 	bl	8008eee <_strtod_l+0xa8e>
 8008566:	1c6b      	adds	r3, r5, #1
 8008568:	2a78      	cmp	r2, #120	; 0x78
 800856a:	d101      	bne.n	8008570 <_strtod_l+0x110>
 800856c:	f000 fcbf 	bl	8008eee <_strtod_l+0xa8e>
 8008570:	001d      	movs	r5, r3
 8008572:	931d      	str	r3, [sp, #116]	; 0x74
 8008574:	782c      	ldrb	r4, [r5, #0]
 8008576:	3301      	adds	r3, #1
 8008578:	2c30      	cmp	r4, #48	; 0x30
 800857a:	d0f9      	beq.n	8008570 <_strtod_l+0x110>
 800857c:	2c00      	cmp	r4, #0
 800857e:	d100      	bne.n	8008582 <_strtod_l+0x122>
 8008580:	e1ae      	b.n	80088e0 <_strtod_l+0x480>
 8008582:	2301      	movs	r3, #1
 8008584:	9309      	str	r3, [sp, #36]	; 0x24
 8008586:	e7b9      	b.n	80084fc <_strtod_l+0x9c>
 8008588:	08012d0c 	.word	0x08012d0c
 800858c:	08012988 	.word	0x08012988
 8008590:	4688      	mov	r8, r1
 8008592:	0007      	movs	r7, r0
 8008594:	9907      	ldr	r1, [sp, #28]
 8008596:	0010      	movs	r0, r2
 8008598:	9a08      	ldr	r2, [sp, #32]
 800859a:	f7ff feff 	bl	800839c <strncmp>
 800859e:	2800      	cmp	r0, #0
 80085a0:	d100      	bne.n	80085a4 <_strtod_l+0x144>
 80085a2:	e185      	b.n	80088b0 <_strtod_l+0x450>
 80085a4:	2320      	movs	r3, #32
 80085a6:	439c      	bics	r4, r3
 80085a8:	2c45      	cmp	r4, #69	; 0x45
 80085aa:	d100      	bne.n	80085ae <_strtod_l+0x14e>
 80085ac:	e1b6      	b.n	800891c <_strtod_l+0x4bc>
 80085ae:	2300      	movs	r3, #0
 80085b0:	46b3      	mov	fp, r6
 80085b2:	9308      	str	r3, [sp, #32]
 80085b4:	9307      	str	r3, [sp, #28]
 80085b6:	9b08      	ldr	r3, [sp, #32]
 80085b8:	9a07      	ldr	r2, [sp, #28]
 80085ba:	1a9b      	subs	r3, r3, r2
 80085bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80085be:	2e00      	cmp	r6, #0
 80085c0:	d100      	bne.n	80085c4 <_strtod_l+0x164>
 80085c2:	465e      	mov	r6, fp
 80085c4:	465c      	mov	r4, fp
 80085c6:	2c10      	cmp	r4, #16
 80085c8:	dd00      	ble.n	80085cc <_strtod_l+0x16c>
 80085ca:	2410      	movs	r4, #16
 80085cc:	0038      	movs	r0, r7
 80085ce:	f004 fc01 	bl	800cdd4 <__aeabi_ui2d>
 80085d2:	465b      	mov	r3, fp
 80085d4:	9004      	str	r0, [sp, #16]
 80085d6:	9105      	str	r1, [sp, #20]
 80085d8:	2b09      	cmp	r3, #9
 80085da:	dd15      	ble.n	8008608 <_strtod_l+0x1a8>
 80085dc:	0022      	movs	r2, r4
 80085de:	4bc8      	ldr	r3, [pc, #800]	; (8008900 <_strtod_l+0x4a0>)
 80085e0:	3a09      	subs	r2, #9
 80085e2:	00d2      	lsls	r2, r2, #3
 80085e4:	189b      	adds	r3, r3, r2
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	685b      	ldr	r3, [r3, #4]
 80085ea:	f7fd fd71 	bl	80060d0 <__aeabi_dmul>
 80085ee:	9004      	str	r0, [sp, #16]
 80085f0:	9105      	str	r1, [sp, #20]
 80085f2:	4640      	mov	r0, r8
 80085f4:	f004 fbee 	bl	800cdd4 <__aeabi_ui2d>
 80085f8:	0002      	movs	r2, r0
 80085fa:	000b      	movs	r3, r1
 80085fc:	9804      	ldr	r0, [sp, #16]
 80085fe:	9905      	ldr	r1, [sp, #20]
 8008600:	f7fc fdf6 	bl	80051f0 <__aeabi_dadd>
 8008604:	9004      	str	r0, [sp, #16]
 8008606:	9105      	str	r1, [sp, #20]
 8008608:	465b      	mov	r3, fp
 800860a:	2b0f      	cmp	r3, #15
 800860c:	dd00      	ble.n	8008610 <_strtod_l+0x1b0>
 800860e:	e1ee      	b.n	80089ee <_strtod_l+0x58e>
 8008610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008612:	2b00      	cmp	r3, #0
 8008614:	d101      	bne.n	800861a <_strtod_l+0x1ba>
 8008616:	f000 fbf2 	bl	8008dfe <_strtod_l+0x99e>
 800861a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800861c:	2b00      	cmp	r3, #0
 800861e:	dc01      	bgt.n	8008624 <_strtod_l+0x1c4>
 8008620:	f000 fcc0 	bl	8008fa4 <_strtod_l+0xb44>
 8008624:	2b16      	cmp	r3, #22
 8008626:	dc01      	bgt.n	800862c <_strtod_l+0x1cc>
 8008628:	f000 fd00 	bl	800902c <_strtod_l+0xbcc>
 800862c:	465a      	mov	r2, fp
 800862e:	2325      	movs	r3, #37	; 0x25
 8008630:	1a9b      	subs	r3, r3, r2
 8008632:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008634:	4293      	cmp	r3, r2
 8008636:	db01      	blt.n	800863c <_strtod_l+0x1dc>
 8008638:	f000 fd75 	bl	8009126 <_strtod_l+0xcc6>
 800863c:	465b      	mov	r3, fp
 800863e:	1b1c      	subs	r4, r3, r4
 8008640:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008642:	469c      	mov	ip, r3
 8008644:	4464      	add	r4, ip
 8008646:	230f      	movs	r3, #15
 8008648:	4023      	ands	r3, r4
 800864a:	d00a      	beq.n	8008662 <_strtod_l+0x202>
 800864c:	49ac      	ldr	r1, [pc, #688]	; (8008900 <_strtod_l+0x4a0>)
 800864e:	00db      	lsls	r3, r3, #3
 8008650:	18c9      	adds	r1, r1, r3
 8008652:	6808      	ldr	r0, [r1, #0]
 8008654:	6849      	ldr	r1, [r1, #4]
 8008656:	9a04      	ldr	r2, [sp, #16]
 8008658:	9b05      	ldr	r3, [sp, #20]
 800865a:	f7fd fd39 	bl	80060d0 <__aeabi_dmul>
 800865e:	9004      	str	r0, [sp, #16]
 8008660:	9105      	str	r1, [sp, #20]
 8008662:	230f      	movs	r3, #15
 8008664:	439c      	bics	r4, r3
 8008666:	d000      	beq.n	800866a <_strtod_l+0x20a>
 8008668:	e36a      	b.n	8008d40 <_strtod_l+0x8e0>
 800866a:	2300      	movs	r3, #0
 800866c:	9309      	str	r3, [sp, #36]	; 0x24
 800866e:	465b      	mov	r3, fp
 8008670:	9700      	str	r7, [sp, #0]
 8008672:	0032      	movs	r2, r6
 8008674:	0029      	movs	r1, r5
 8008676:	4648      	mov	r0, r9
 8008678:	f003 f990 	bl	800b99c <__s2b>
 800867c:	4683      	mov	fp, r0
 800867e:	2800      	cmp	r0, #0
 8008680:	d101      	bne.n	8008686 <_strtod_l+0x226>
 8008682:	f000 fc51 	bl	8008f28 <_strtod_l+0xac8>
 8008686:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008688:	9907      	ldr	r1, [sp, #28]
 800868a:	9808      	ldr	r0, [sp, #32]
 800868c:	17d3      	asrs	r3, r2, #31
 800868e:	1a0c      	subs	r4, r1, r0
 8008690:	4023      	ands	r3, r4
 8008692:	930e      	str	r3, [sp, #56]	; 0x38
 8008694:	43d3      	mvns	r3, r2
 8008696:	17db      	asrs	r3, r3, #31
 8008698:	401a      	ands	r2, r3
 800869a:	2300      	movs	r3, #0
 800869c:	4698      	mov	r8, r3
 800869e:	9307      	str	r3, [sp, #28]
 80086a0:	4653      	mov	r3, sl
 80086a2:	9214      	str	r2, [sp, #80]	; 0x50
 80086a4:	9315      	str	r3, [sp, #84]	; 0x54
 80086a6:	465b      	mov	r3, fp
 80086a8:	4648      	mov	r0, r9
 80086aa:	6859      	ldr	r1, [r3, #4]
 80086ac:	f003 f8ba 	bl	800b824 <_Balloc>
 80086b0:	1e03      	subs	r3, r0, #0
 80086b2:	9008      	str	r0, [sp, #32]
 80086b4:	d100      	bne.n	80086b8 <_strtod_l+0x258>
 80086b6:	e250      	b.n	8008b5a <_strtod_l+0x6fa>
 80086b8:	465a      	mov	r2, fp
 80086ba:	4659      	mov	r1, fp
 80086bc:	6912      	ldr	r2, [r2, #16]
 80086be:	330c      	adds	r3, #12
 80086c0:	3202      	adds	r2, #2
 80086c2:	0092      	lsls	r2, r2, #2
 80086c4:	310c      	adds	r1, #12
 80086c6:	0018      	movs	r0, r3
 80086c8:	f7fe fcaa 	bl	8007020 <memcpy>
 80086cc:	9e04      	ldr	r6, [sp, #16]
 80086ce:	9f05      	ldr	r7, [sp, #20]
 80086d0:	ab20      	add	r3, sp, #128	; 0x80
 80086d2:	9301      	str	r3, [sp, #4]
 80086d4:	ab1f      	add	r3, sp, #124	; 0x7c
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	0032      	movs	r2, r6
 80086da:	003b      	movs	r3, r7
 80086dc:	4648      	mov	r0, r9
 80086de:	f003 fcf7 	bl	800c0d0 <__d2b>
 80086e2:	901e      	str	r0, [sp, #120]	; 0x78
 80086e4:	2800      	cmp	r0, #0
 80086e6:	d100      	bne.n	80086ea <_strtod_l+0x28a>
 80086e8:	e226      	b.n	8008b38 <_strtod_l+0x6d8>
 80086ea:	2101      	movs	r1, #1
 80086ec:	4648      	mov	r0, r9
 80086ee:	f003 f9f5 	bl	800badc <__i2b>
 80086f2:	9007      	str	r0, [sp, #28]
 80086f4:	2800      	cmp	r0, #0
 80086f6:	d100      	bne.n	80086fa <_strtod_l+0x29a>
 80086f8:	e22f      	b.n	8008b5a <_strtod_l+0x6fa>
 80086fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	da00      	bge.n	8008702 <_strtod_l+0x2a2>
 8008700:	e21e      	b.n	8008b40 <_strtod_l+0x6e0>
 8008702:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008704:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8008706:	189d      	adds	r5, r3, r2
 8008708:	9909      	ldr	r1, [sp, #36]	; 0x24
 800870a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800870c:	1a5b      	subs	r3, r3, r1
 800870e:	2136      	movs	r1, #54	; 0x36
 8008710:	189b      	adds	r3, r3, r2
 8008712:	1a8a      	subs	r2, r1, r2
 8008714:	497b      	ldr	r1, [pc, #492]	; (8008904 <_strtod_l+0x4a4>)
 8008716:	3b01      	subs	r3, #1
 8008718:	428b      	cmp	r3, r1
 800871a:	db00      	blt.n	800871e <_strtod_l+0x2be>
 800871c:	e1ce      	b.n	8008abc <_strtod_l+0x65c>
 800871e:	1ac9      	subs	r1, r1, r3
 8008720:	1a52      	subs	r2, r2, r1
 8008722:	291f      	cmp	r1, #31
 8008724:	dd00      	ble.n	8008728 <_strtod_l+0x2c8>
 8008726:	e244      	b.n	8008bb2 <_strtod_l+0x752>
 8008728:	2301      	movs	r3, #1
 800872a:	408b      	lsls	r3, r1
 800872c:	9310      	str	r3, [sp, #64]	; 0x40
 800872e:	2300      	movs	r3, #0
 8008730:	9311      	str	r3, [sp, #68]	; 0x44
 8008732:	18ab      	adds	r3, r5, r2
 8008734:	469a      	mov	sl, r3
 8008736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008738:	18a4      	adds	r4, r4, r2
 800873a:	469c      	mov	ip, r3
 800873c:	002b      	movs	r3, r5
 800873e:	4464      	add	r4, ip
 8008740:	4555      	cmp	r5, sl
 8008742:	dd00      	ble.n	8008746 <_strtod_l+0x2e6>
 8008744:	4653      	mov	r3, sl
 8008746:	42a3      	cmp	r3, r4
 8008748:	dd00      	ble.n	800874c <_strtod_l+0x2ec>
 800874a:	0023      	movs	r3, r4
 800874c:	2b00      	cmp	r3, #0
 800874e:	dd04      	ble.n	800875a <_strtod_l+0x2fa>
 8008750:	4652      	mov	r2, sl
 8008752:	1ad2      	subs	r2, r2, r3
 8008754:	4692      	mov	sl, r2
 8008756:	1ae4      	subs	r4, r4, r3
 8008758:	1aed      	subs	r5, r5, r3
 800875a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800875c:	2b00      	cmp	r3, #0
 800875e:	dd00      	ble.n	8008762 <_strtod_l+0x302>
 8008760:	e1c7      	b.n	8008af2 <_strtod_l+0x692>
 8008762:	4653      	mov	r3, sl
 8008764:	2b00      	cmp	r3, #0
 8008766:	dd00      	ble.n	800876a <_strtod_l+0x30a>
 8008768:	e1dd      	b.n	8008b26 <_strtod_l+0x6c6>
 800876a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800876c:	2b00      	cmp	r3, #0
 800876e:	dd00      	ble.n	8008772 <_strtod_l+0x312>
 8008770:	e1ea      	b.n	8008b48 <_strtod_l+0x6e8>
 8008772:	2c00      	cmp	r4, #0
 8008774:	dd00      	ble.n	8008778 <_strtod_l+0x318>
 8008776:	e212      	b.n	8008b9e <_strtod_l+0x73e>
 8008778:	2d00      	cmp	r5, #0
 800877a:	dd08      	ble.n	800878e <_strtod_l+0x32e>
 800877c:	002a      	movs	r2, r5
 800877e:	9907      	ldr	r1, [sp, #28]
 8008780:	4648      	mov	r0, r9
 8008782:	f003 faf7 	bl	800bd74 <__lshift>
 8008786:	9007      	str	r0, [sp, #28]
 8008788:	2800      	cmp	r0, #0
 800878a:	d100      	bne.n	800878e <_strtod_l+0x32e>
 800878c:	e1e5      	b.n	8008b5a <_strtod_l+0x6fa>
 800878e:	9a08      	ldr	r2, [sp, #32]
 8008790:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008792:	4648      	mov	r0, r9
 8008794:	f003 fb78 	bl	800be88 <__mdiff>
 8008798:	4680      	mov	r8, r0
 800879a:	2800      	cmp	r0, #0
 800879c:	d100      	bne.n	80087a0 <_strtod_l+0x340>
 800879e:	e1dc      	b.n	8008b5a <_strtod_l+0x6fa>
 80087a0:	68c3      	ldr	r3, [r0, #12]
 80087a2:	9907      	ldr	r1, [sp, #28]
 80087a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087a6:	2300      	movs	r3, #0
 80087a8:	60c3      	str	r3, [r0, #12]
 80087aa:	f003 fb53 	bl	800be54 <__mcmp>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	da01      	bge.n	80087b6 <_strtod_l+0x356>
 80087b2:	f000 fcf5 	bl	80091a0 <_strtod_l+0xd40>
 80087b6:	9b05      	ldr	r3, [sp, #20]
 80087b8:	930c      	str	r3, [sp, #48]	; 0x30
 80087ba:	d101      	bne.n	80087c0 <_strtod_l+0x360>
 80087bc:	f000 fc74 	bl	80090a8 <_strtod_l+0xc48>
 80087c0:	9907      	ldr	r1, [sp, #28]
 80087c2:	4640      	mov	r0, r8
 80087c4:	f003 fcf0 	bl	800c1a8 <__ratio>
 80087c8:	2380      	movs	r3, #128	; 0x80
 80087ca:	2200      	movs	r2, #0
 80087cc:	05db      	lsls	r3, r3, #23
 80087ce:	0004      	movs	r4, r0
 80087d0:	000d      	movs	r5, r1
 80087d2:	f7fb fc93 	bl	80040fc <__aeabi_dcmple>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	d100      	bne.n	80087dc <_strtod_l+0x37c>
 80087da:	e174      	b.n	8008ac6 <_strtod_l+0x666>
 80087dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d100      	bne.n	80087e4 <_strtod_l+0x384>
 80087e2:	e1ee      	b.n	8008bc2 <_strtod_l+0x762>
 80087e4:	2300      	movs	r3, #0
 80087e6:	2400      	movs	r4, #0
 80087e8:	9310      	str	r3, [sp, #64]	; 0x40
 80087ea:	4b47      	ldr	r3, [pc, #284]	; (8008908 <_strtod_l+0x4a8>)
 80087ec:	4d46      	ldr	r5, [pc, #280]	; (8008908 <_strtod_l+0x4a8>)
 80087ee:	9311      	str	r3, [sp, #68]	; 0x44
 80087f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087f2:	4a46      	ldr	r2, [pc, #280]	; (800890c <_strtod_l+0x4ac>)
 80087f4:	4013      	ands	r3, r2
 80087f6:	469a      	mov	sl, r3
 80087f8:	4b45      	ldr	r3, [pc, #276]	; (8008910 <_strtod_l+0x4b0>)
 80087fa:	459a      	cmp	sl, r3
 80087fc:	d100      	bne.n	8008800 <_strtod_l+0x3a0>
 80087fe:	e213      	b.n	8008c28 <_strtod_l+0x7c8>
 8008800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008802:	2b00      	cmp	r3, #0
 8008804:	d029      	beq.n	800885a <_strtod_l+0x3fa>
 8008806:	23d4      	movs	r3, #212	; 0xd4
 8008808:	04db      	lsls	r3, r3, #19
 800880a:	459a      	cmp	sl, r3
 800880c:	d825      	bhi.n	800885a <_strtod_l+0x3fa>
 800880e:	4a41      	ldr	r2, [pc, #260]	; (8008914 <_strtod_l+0x4b4>)
 8008810:	4b41      	ldr	r3, [pc, #260]	; (8008918 <_strtod_l+0x4b8>)
 8008812:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008814:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008816:	f7fb fc71 	bl	80040fc <__aeabi_dcmple>
 800881a:	2800      	cmp	r0, #0
 800881c:	d018      	beq.n	8008850 <_strtod_l+0x3f0>
 800881e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8008820:	9911      	ldr	r1, [sp, #68]	; 0x44
 8008822:	f7fb fcfb 	bl	800421c <__aeabi_d2uiz>
 8008826:	2800      	cmp	r0, #0
 8008828:	d100      	bne.n	800882c <_strtod_l+0x3cc>
 800882a:	e3d9      	b.n	8008fe0 <_strtod_l+0xb80>
 800882c:	f004 fad2 	bl	800cdd4 <__aeabi_ui2d>
 8008830:	9010      	str	r0, [sp, #64]	; 0x40
 8008832:	9111      	str	r1, [sp, #68]	; 0x44
 8008834:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008836:	2b00      	cmp	r3, #0
 8008838:	d000      	beq.n	800883c <_strtod_l+0x3dc>
 800883a:	e3cc      	b.n	8008fd6 <_strtod_l+0xb76>
 800883c:	2280      	movs	r2, #128	; 0x80
 800883e:	0612      	lsls	r2, r2, #24
 8008840:	4694      	mov	ip, r2
 8008842:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008844:	9318      	str	r3, [sp, #96]	; 0x60
 8008846:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008848:	4463      	add	r3, ip
 800884a:	9319      	str	r3, [sp, #100]	; 0x64
 800884c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800884e:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008850:	23d6      	movs	r3, #214	; 0xd6
 8008852:	4652      	mov	r2, sl
 8008854:	04db      	lsls	r3, r3, #19
 8008856:	18eb      	adds	r3, r5, r3
 8008858:	1a9d      	subs	r5, r3, r2
 800885a:	0030      	movs	r0, r6
 800885c:	0039      	movs	r1, r7
 800885e:	f003 fbb7 	bl	800bfd0 <__ulp>
 8008862:	0002      	movs	r2, r0
 8008864:	000b      	movs	r3, r1
 8008866:	0020      	movs	r0, r4
 8008868:	0029      	movs	r1, r5
 800886a:	f7fd fc31 	bl	80060d0 <__aeabi_dmul>
 800886e:	003b      	movs	r3, r7
 8008870:	0032      	movs	r2, r6
 8008872:	f7fc fcbd 	bl	80051f0 <__aeabi_dadd>
 8008876:	0003      	movs	r3, r0
 8008878:	000c      	movs	r4, r1
 800887a:	9304      	str	r3, [sp, #16]
 800887c:	9405      	str	r4, [sp, #20]
 800887e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008880:	2b00      	cmp	r3, #0
 8008882:	d104      	bne.n	800888e <_strtod_l+0x42e>
 8008884:	4b21      	ldr	r3, [pc, #132]	; (800890c <_strtod_l+0x4ac>)
 8008886:	4023      	ands	r3, r4
 8008888:	459a      	cmp	sl, r3
 800888a:	d100      	bne.n	800888e <_strtod_l+0x42e>
 800888c:	e2f8      	b.n	8008e80 <_strtod_l+0xa20>
 800888e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008890:	4648      	mov	r0, r9
 8008892:	f003 f809 	bl	800b8a8 <_Bfree>
 8008896:	9908      	ldr	r1, [sp, #32]
 8008898:	4648      	mov	r0, r9
 800889a:	f003 f805 	bl	800b8a8 <_Bfree>
 800889e:	9907      	ldr	r1, [sp, #28]
 80088a0:	4648      	mov	r0, r9
 80088a2:	f003 f801 	bl	800b8a8 <_Bfree>
 80088a6:	4641      	mov	r1, r8
 80088a8:	4648      	mov	r0, r9
 80088aa:	f002 fffd 	bl	800b8a8 <_Bfree>
 80088ae:	e6fa      	b.n	80086a6 <_strtod_l+0x246>
 80088b0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80088b2:	9b08      	ldr	r3, [sp, #32]
 80088b4:	4694      	mov	ip, r2
 80088b6:	2200      	movs	r2, #0
 80088b8:	4463      	add	r3, ip
 80088ba:	931d      	str	r3, [sp, #116]	; 0x74
 80088bc:	781b      	ldrb	r3, [r3, #0]
 80088be:	960c      	str	r6, [sp, #48]	; 0x30
 80088c0:	9207      	str	r2, [sp, #28]
 80088c2:	001a      	movs	r2, r3
 80088c4:	3a30      	subs	r2, #48	; 0x30
 80088c6:	2a09      	cmp	r2, #9
 80088c8:	d900      	bls.n	80088cc <_strtod_l+0x46c>
 80088ca:	e5eb      	b.n	80084a4 <_strtod_l+0x44>
 80088cc:	3001      	adds	r0, #1
 80088ce:	9208      	str	r2, [sp, #32]
 80088d0:	991d      	ldr	r1, [sp, #116]	; 0x74
 80088d2:	2a00      	cmp	r2, #0
 80088d4:	d000      	beq.n	80088d8 <_strtod_l+0x478>
 80088d6:	e331      	b.n	8008f3c <_strtod_l+0xadc>
 80088d8:	1c4b      	adds	r3, r1, #1
 80088da:	931d      	str	r3, [sp, #116]	; 0x74
 80088dc:	784b      	ldrb	r3, [r1, #1]
 80088de:	e7f0      	b.n	80088c2 <_strtod_l+0x462>
 80088e0:	2600      	movs	r6, #0
 80088e2:	2700      	movs	r7, #0
 80088e4:	4653      	mov	r3, sl
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d001      	beq.n	80088ee <_strtod_l+0x48e>
 80088ea:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80088ec:	601a      	str	r2, [r3, #0]
 80088ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d100      	bne.n	80088f6 <_strtod_l+0x496>
 80088f4:	e5ee      	b.n	80084d4 <_strtod_l+0x74>
 80088f6:	2180      	movs	r1, #128	; 0x80
 80088f8:	0609      	lsls	r1, r1, #24
 80088fa:	187b      	adds	r3, r7, r1
 80088fc:	001f      	movs	r7, r3
 80088fe:	e5e9      	b.n	80084d4 <_strtod_l+0x74>
 8008900:	08012d78 	.word	0x08012d78
 8008904:	fffffc02 	.word	0xfffffc02
 8008908:	3ff00000 	.word	0x3ff00000
 800890c:	7ff00000 	.word	0x7ff00000
 8008910:	7fe00000 	.word	0x7fe00000
 8008914:	ffc00000 	.word	0xffc00000
 8008918:	41dfffff 	.word	0x41dfffff
 800891c:	2300      	movs	r3, #0
 800891e:	2000      	movs	r0, #0
 8008920:	960c      	str	r6, [sp, #48]	; 0x30
 8008922:	9307      	str	r3, [sp, #28]
 8008924:	930b      	str	r3, [sp, #44]	; 0x2c
 8008926:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008928:	469b      	mov	fp, r3
 800892a:	3301      	adds	r3, #1
 800892c:	931d      	str	r3, [sp, #116]	; 0x74
 800892e:	465b      	mov	r3, fp
 8008930:	785b      	ldrb	r3, [r3, #1]
 8008932:	2b2b      	cmp	r3, #43	; 0x2b
 8008934:	d100      	bne.n	8008938 <_strtod_l+0x4d8>
 8008936:	e2c8      	b.n	8008eca <_strtod_l+0xa6a>
 8008938:	2b2d      	cmp	r3, #45	; 0x2d
 800893a:	d100      	bne.n	800893e <_strtod_l+0x4de>
 800893c:	e167      	b.n	8008c0e <_strtod_l+0x7ae>
 800893e:	2200      	movs	r2, #0
 8008940:	920e      	str	r2, [sp, #56]	; 0x38
 8008942:	001a      	movs	r2, r3
 8008944:	3a30      	subs	r2, #48	; 0x30
 8008946:	2a09      	cmp	r2, #9
 8008948:	d900      	bls.n	800894c <_strtod_l+0x4ec>
 800894a:	e168      	b.n	8008c1e <_strtod_l+0x7be>
 800894c:	2b30      	cmp	r3, #48	; 0x30
 800894e:	d106      	bne.n	800895e <_strtod_l+0x4fe>
 8008950:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	921d      	str	r2, [sp, #116]	; 0x74
 8008956:	7813      	ldrb	r3, [r2, #0]
 8008958:	3201      	adds	r2, #1
 800895a:	2b30      	cmp	r3, #48	; 0x30
 800895c:	d0fa      	beq.n	8008954 <_strtod_l+0x4f4>
 800895e:	2200      	movs	r2, #0
 8008960:	9208      	str	r2, [sp, #32]
 8008962:	001a      	movs	r2, r3
 8008964:	3a31      	subs	r2, #49	; 0x31
 8008966:	2a08      	cmp	r2, #8
 8008968:	d800      	bhi.n	800896c <_strtod_l+0x50c>
 800896a:	e1b3      	b.n	8008cd4 <_strtod_l+0x874>
 800896c:	2e00      	cmp	r6, #0
 800896e:	d001      	beq.n	8008974 <_strtod_l+0x514>
 8008970:	f000 fcce 	bl	8009310 <_strtod_l+0xeb0>
 8008974:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008976:	4302      	orrs	r2, r0
 8008978:	d1b2      	bne.n	80088e0 <_strtod_l+0x480>
 800897a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800897c:	2a00      	cmp	r2, #0
 800897e:	d000      	beq.n	8008982 <_strtod_l+0x522>
 8008980:	e5a1      	b.n	80084c6 <_strtod_l+0x66>
 8008982:	2b4e      	cmp	r3, #78	; 0x4e
 8008984:	d005      	beq.n	8008992 <_strtod_l+0x532>
 8008986:	dd17      	ble.n	80089b8 <_strtod_l+0x558>
 8008988:	2b69      	cmp	r3, #105	; 0x69
 800898a:	d018      	beq.n	80089be <_strtod_l+0x55e>
 800898c:	2b6e      	cmp	r3, #110	; 0x6e
 800898e:	d000      	beq.n	8008992 <_strtod_l+0x532>
 8008990:	e599      	b.n	80084c6 <_strtod_l+0x66>
 8008992:	49c2      	ldr	r1, [pc, #776]	; (8008c9c <_strtod_l+0x83c>)
 8008994:	a81d      	add	r0, sp, #116	; 0x74
 8008996:	f002 fd79 	bl	800b48c <__match>
 800899a:	2800      	cmp	r0, #0
 800899c:	d100      	bne.n	80089a0 <_strtod_l+0x540>
 800899e:	e592      	b.n	80084c6 <_strtod_l+0x66>
 80089a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	2b28      	cmp	r3, #40	; 0x28
 80089a6:	d101      	bne.n	80089ac <_strtod_l+0x54c>
 80089a8:	f000 fbe6 	bl	8009178 <_strtod_l+0xd18>
 80089ac:	48bc      	ldr	r0, [pc, #752]	; (8008ca0 <_strtod_l+0x840>)
 80089ae:	f003 fe6b 	bl	800c688 <nan>
 80089b2:	0006      	movs	r6, r0
 80089b4:	000f      	movs	r7, r1
 80089b6:	e795      	b.n	80088e4 <_strtod_l+0x484>
 80089b8:	2b49      	cmp	r3, #73	; 0x49
 80089ba:	d000      	beq.n	80089be <_strtod_l+0x55e>
 80089bc:	e583      	b.n	80084c6 <_strtod_l+0x66>
 80089be:	49b9      	ldr	r1, [pc, #740]	; (8008ca4 <_strtod_l+0x844>)
 80089c0:	a81d      	add	r0, sp, #116	; 0x74
 80089c2:	f002 fd63 	bl	800b48c <__match>
 80089c6:	2800      	cmp	r0, #0
 80089c8:	d100      	bne.n	80089cc <_strtod_l+0x56c>
 80089ca:	e57c      	b.n	80084c6 <_strtod_l+0x66>
 80089cc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089ce:	49b6      	ldr	r1, [pc, #728]	; (8008ca8 <_strtod_l+0x848>)
 80089d0:	3b01      	subs	r3, #1
 80089d2:	a81d      	add	r0, sp, #116	; 0x74
 80089d4:	931d      	str	r3, [sp, #116]	; 0x74
 80089d6:	f002 fd59 	bl	800b48c <__match>
 80089da:	2800      	cmp	r0, #0
 80089dc:	d102      	bne.n	80089e4 <_strtod_l+0x584>
 80089de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80089e0:	3301      	adds	r3, #1
 80089e2:	931d      	str	r3, [sp, #116]	; 0x74
 80089e4:	4bb1      	ldr	r3, [pc, #708]	; (8008cac <_strtod_l+0x84c>)
 80089e6:	9305      	str	r3, [sp, #20]
 80089e8:	9e04      	ldr	r6, [sp, #16]
 80089ea:	9f05      	ldr	r7, [sp, #20]
 80089ec:	e77a      	b.n	80088e4 <_strtod_l+0x484>
 80089ee:	465b      	mov	r3, fp
 80089f0:	1b1c      	subs	r4, r3, r4
 80089f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089f4:	469c      	mov	ip, r3
 80089f6:	4464      	add	r4, ip
 80089f8:	2c00      	cmp	r4, #0
 80089fa:	dd00      	ble.n	80089fe <_strtod_l+0x59e>
 80089fc:	e623      	b.n	8008646 <_strtod_l+0x1e6>
 80089fe:	d100      	bne.n	8008a02 <_strtod_l+0x5a2>
 8008a00:	e633      	b.n	800866a <_strtod_l+0x20a>
 8008a02:	230f      	movs	r3, #15
 8008a04:	4264      	negs	r4, r4
 8008a06:	4023      	ands	r3, r4
 8008a08:	d00a      	beq.n	8008a20 <_strtod_l+0x5c0>
 8008a0a:	9804      	ldr	r0, [sp, #16]
 8008a0c:	9905      	ldr	r1, [sp, #20]
 8008a0e:	4aa8      	ldr	r2, [pc, #672]	; (8008cb0 <_strtod_l+0x850>)
 8008a10:	00db      	lsls	r3, r3, #3
 8008a12:	18d3      	adds	r3, r2, r3
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	f7fc ff54 	bl	80058c4 <__aeabi_ddiv>
 8008a1c:	9004      	str	r0, [sp, #16]
 8008a1e:	9105      	str	r1, [sp, #20]
 8008a20:	1124      	asrs	r4, r4, #4
 8008a22:	d100      	bne.n	8008a26 <_strtod_l+0x5c6>
 8008a24:	e621      	b.n	800866a <_strtod_l+0x20a>
 8008a26:	2c1f      	cmp	r4, #31
 8008a28:	dc42      	bgt.n	8008ab0 <_strtod_l+0x650>
 8008a2a:	2310      	movs	r3, #16
 8008a2c:	4023      	ands	r3, r4
 8008a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8008a30:	d001      	beq.n	8008a36 <_strtod_l+0x5d6>
 8008a32:	236a      	movs	r3, #106	; 0x6a
 8008a34:	9309      	str	r3, [sp, #36]	; 0x24
 8008a36:	2228      	movs	r2, #40	; 0x28
 8008a38:	9804      	ldr	r0, [sp, #16]
 8008a3a:	9905      	ldr	r1, [sp, #20]
 8008a3c:	4690      	mov	r8, r2
 8008a3e:	002a      	movs	r2, r5
 8008a40:	4b9c      	ldr	r3, [pc, #624]	; (8008cb4 <_strtod_l+0x854>)
 8008a42:	4498      	add	r8, r3
 8008a44:	4645      	mov	r5, r8
 8008a46:	2300      	movs	r3, #0
 8008a48:	4690      	mov	r8, r2
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	4222      	tst	r2, r4
 8008a4e:	d004      	beq.n	8008a5a <_strtod_l+0x5fa>
 8008a50:	682a      	ldr	r2, [r5, #0]
 8008a52:	686b      	ldr	r3, [r5, #4]
 8008a54:	f7fd fb3c 	bl	80060d0 <__aeabi_dmul>
 8008a58:	2301      	movs	r3, #1
 8008a5a:	1064      	asrs	r4, r4, #1
 8008a5c:	3508      	adds	r5, #8
 8008a5e:	2c00      	cmp	r4, #0
 8008a60:	d1f3      	bne.n	8008a4a <_strtod_l+0x5ea>
 8008a62:	4645      	mov	r5, r8
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d001      	beq.n	8008a6c <_strtod_l+0x60c>
 8008a68:	9004      	str	r0, [sp, #16]
 8008a6a:	9105      	str	r1, [sp, #20]
 8008a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d015      	beq.n	8008a9e <_strtod_l+0x63e>
 8008a72:	9b04      	ldr	r3, [sp, #16]
 8008a74:	9c05      	ldr	r4, [sp, #20]
 8008a76:	236b      	movs	r3, #107	; 0x6b
 8008a78:	0061      	lsls	r1, r4, #1
 8008a7a:	0d49      	lsrs	r1, r1, #21
 8008a7c:	0022      	movs	r2, r4
 8008a7e:	1a5b      	subs	r3, r3, r1
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	dd0c      	ble.n	8008a9e <_strtod_l+0x63e>
 8008a84:	2b1f      	cmp	r3, #31
 8008a86:	dc01      	bgt.n	8008a8c <_strtod_l+0x62c>
 8008a88:	f000 fc1e 	bl	80092c8 <_strtod_l+0xe68>
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	9104      	str	r1, [sp, #16]
 8008a90:	2b34      	cmp	r3, #52	; 0x34
 8008a92:	dc01      	bgt.n	8008a98 <_strtod_l+0x638>
 8008a94:	f000 fc26 	bl	80092e4 <_strtod_l+0xe84>
 8008a98:	23dc      	movs	r3, #220	; 0xdc
 8008a9a:	049b      	lsls	r3, r3, #18
 8008a9c:	9305      	str	r3, [sp, #20]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	9804      	ldr	r0, [sp, #16]
 8008aa2:	9905      	ldr	r1, [sp, #20]
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	f7fb fb19 	bl	80040dc <__aeabi_dcmpeq>
 8008aaa:	2800      	cmp	r0, #0
 8008aac:	d100      	bne.n	8008ab0 <_strtod_l+0x650>
 8008aae:	e5de      	b.n	800866e <_strtod_l+0x20e>
 8008ab0:	2322      	movs	r3, #34	; 0x22
 8008ab2:	464a      	mov	r2, r9
 8008ab4:	2600      	movs	r6, #0
 8008ab6:	6013      	str	r3, [r2, #0]
 8008ab8:	2700      	movs	r7, #0
 8008aba:	e713      	b.n	80088e4 <_strtod_l+0x484>
 8008abc:	2300      	movs	r3, #0
 8008abe:	9311      	str	r3, [sp, #68]	; 0x44
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	9310      	str	r3, [sp, #64]	; 0x40
 8008ac4:	e635      	b.n	8008732 <_strtod_l+0x2d2>
 8008ac6:	4b7c      	ldr	r3, [pc, #496]	; (8008cb8 <_strtod_l+0x858>)
 8008ac8:	2200      	movs	r2, #0
 8008aca:	0020      	movs	r0, r4
 8008acc:	0029      	movs	r1, r5
 8008ace:	f7fd faff 	bl	80060d0 <__aeabi_dmul>
 8008ad2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ad4:	9010      	str	r0, [sp, #64]	; 0x40
 8008ad6:	9111      	str	r1, [sp, #68]	; 0x44
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d000      	beq.n	8008ade <_strtod_l+0x67e>
 8008adc:	e092      	b.n	8008c04 <_strtod_l+0x7a4>
 8008ade:	2280      	movs	r2, #128	; 0x80
 8008ae0:	0612      	lsls	r2, r2, #24
 8008ae2:	000b      	movs	r3, r1
 8008ae4:	4694      	mov	ip, r2
 8008ae6:	4463      	add	r3, ip
 8008ae8:	9012      	str	r0, [sp, #72]	; 0x48
 8008aea:	9313      	str	r3, [sp, #76]	; 0x4c
 8008aec:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8008aee:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8008af0:	e67e      	b.n	80087f0 <_strtod_l+0x390>
 8008af2:	001a      	movs	r2, r3
 8008af4:	9907      	ldr	r1, [sp, #28]
 8008af6:	4648      	mov	r0, r9
 8008af8:	f003 f8cc 	bl	800bc94 <__pow5mult>
 8008afc:	9007      	str	r0, [sp, #28]
 8008afe:	2800      	cmp	r0, #0
 8008b00:	d02b      	beq.n	8008b5a <_strtod_l+0x6fa>
 8008b02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008b04:	9907      	ldr	r1, [sp, #28]
 8008b06:	4648      	mov	r0, r9
 8008b08:	f002 fffe 	bl	800bb08 <__multiply>
 8008b0c:	900c      	str	r0, [sp, #48]	; 0x30
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	d023      	beq.n	8008b5a <_strtod_l+0x6fa>
 8008b12:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008b14:	4648      	mov	r0, r9
 8008b16:	f002 fec7 	bl	800b8a8 <_Bfree>
 8008b1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b1c:	931e      	str	r3, [sp, #120]	; 0x78
 8008b1e:	4653      	mov	r3, sl
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	dc00      	bgt.n	8008b26 <_strtod_l+0x6c6>
 8008b24:	e621      	b.n	800876a <_strtod_l+0x30a>
 8008b26:	4652      	mov	r2, sl
 8008b28:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008b2a:	4648      	mov	r0, r9
 8008b2c:	f003 f922 	bl	800bd74 <__lshift>
 8008b30:	901e      	str	r0, [sp, #120]	; 0x78
 8008b32:	2800      	cmp	r0, #0
 8008b34:	d000      	beq.n	8008b38 <_strtod_l+0x6d8>
 8008b36:	e618      	b.n	800876a <_strtod_l+0x30a>
 8008b38:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b3a:	0004      	movs	r4, r0
 8008b3c:	469a      	mov	sl, r3
 8008b3e:	e010      	b.n	8008b62 <_strtod_l+0x702>
 8008b40:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b42:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008b44:	1ad4      	subs	r4, r2, r3
 8008b46:	e5df      	b.n	8008708 <_strtod_l+0x2a8>
 8008b48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008b4a:	9908      	ldr	r1, [sp, #32]
 8008b4c:	4648      	mov	r0, r9
 8008b4e:	f003 f8a1 	bl	800bc94 <__pow5mult>
 8008b52:	9008      	str	r0, [sp, #32]
 8008b54:	2800      	cmp	r0, #0
 8008b56:	d000      	beq.n	8008b5a <_strtod_l+0x6fa>
 8008b58:	e60b      	b.n	8008772 <_strtod_l+0x312>
 8008b5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008b5c:	469a      	mov	sl, r3
 8008b5e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008b60:	001c      	movs	r4, r3
 8008b62:	2322      	movs	r3, #34	; 0x22
 8008b64:	464a      	mov	r2, r9
 8008b66:	6013      	str	r3, [r2, #0]
 8008b68:	4b50      	ldr	r3, [pc, #320]	; (8008cac <_strtod_l+0x84c>)
 8008b6a:	9305      	str	r3, [sp, #20]
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9304      	str	r3, [sp, #16]
 8008b70:	9e04      	ldr	r6, [sp, #16]
 8008b72:	9f05      	ldr	r7, [sp, #20]
 8008b74:	0021      	movs	r1, r4
 8008b76:	4648      	mov	r0, r9
 8008b78:	f002 fe96 	bl	800b8a8 <_Bfree>
 8008b7c:	9908      	ldr	r1, [sp, #32]
 8008b7e:	4648      	mov	r0, r9
 8008b80:	f002 fe92 	bl	800b8a8 <_Bfree>
 8008b84:	9907      	ldr	r1, [sp, #28]
 8008b86:	4648      	mov	r0, r9
 8008b88:	f002 fe8e 	bl	800b8a8 <_Bfree>
 8008b8c:	4659      	mov	r1, fp
 8008b8e:	4648      	mov	r0, r9
 8008b90:	f002 fe8a 	bl	800b8a8 <_Bfree>
 8008b94:	4641      	mov	r1, r8
 8008b96:	4648      	mov	r0, r9
 8008b98:	f002 fe86 	bl	800b8a8 <_Bfree>
 8008b9c:	e6a2      	b.n	80088e4 <_strtod_l+0x484>
 8008b9e:	0022      	movs	r2, r4
 8008ba0:	9908      	ldr	r1, [sp, #32]
 8008ba2:	4648      	mov	r0, r9
 8008ba4:	f003 f8e6 	bl	800bd74 <__lshift>
 8008ba8:	9008      	str	r0, [sp, #32]
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d000      	beq.n	8008bb0 <_strtod_l+0x750>
 8008bae:	e5e3      	b.n	8008778 <_strtod_l+0x318>
 8008bb0:	e7d3      	b.n	8008b5a <_strtod_l+0x6fa>
 8008bb2:	4942      	ldr	r1, [pc, #264]	; (8008cbc <_strtod_l+0x85c>)
 8008bb4:	1acb      	subs	r3, r1, r3
 8008bb6:	2101      	movs	r1, #1
 8008bb8:	4099      	lsls	r1, r3
 8008bba:	2301      	movs	r3, #1
 8008bbc:	9111      	str	r1, [sp, #68]	; 0x44
 8008bbe:	9310      	str	r3, [sp, #64]	; 0x40
 8008bc0:	e5b7      	b.n	8008732 <_strtod_l+0x2d2>
 8008bc2:	9b04      	ldr	r3, [sp, #16]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d15b      	bne.n	8008c80 <_strtod_l+0x820>
 8008bc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bca:	031b      	lsls	r3, r3, #12
 8008bcc:	d15e      	bne.n	8008c8c <_strtod_l+0x82c>
 8008bce:	2200      	movs	r2, #0
 8008bd0:	4b3b      	ldr	r3, [pc, #236]	; (8008cc0 <_strtod_l+0x860>)
 8008bd2:	0020      	movs	r0, r4
 8008bd4:	0029      	movs	r1, r5
 8008bd6:	f7fb fa87 	bl	80040e8 <__aeabi_dcmplt>
 8008bda:	2800      	cmp	r0, #0
 8008bdc:	d000      	beq.n	8008be0 <_strtod_l+0x780>
 8008bde:	e231      	b.n	8009044 <_strtod_l+0xbe4>
 8008be0:	2200      	movs	r2, #0
 8008be2:	4b35      	ldr	r3, [pc, #212]	; (8008cb8 <_strtod_l+0x858>)
 8008be4:	0020      	movs	r0, r4
 8008be6:	0029      	movs	r1, r5
 8008be8:	f7fd fa72 	bl	80060d0 <__aeabi_dmul>
 8008bec:	2280      	movs	r2, #128	; 0x80
 8008bee:	0612      	lsls	r2, r2, #24
 8008bf0:	000b      	movs	r3, r1
 8008bf2:	4694      	mov	ip, r2
 8008bf4:	4463      	add	r3, ip
 8008bf6:	9010      	str	r0, [sp, #64]	; 0x40
 8008bf8:	9111      	str	r1, [sp, #68]	; 0x44
 8008bfa:	901a      	str	r0, [sp, #104]	; 0x68
 8008bfc:	931b      	str	r3, [sp, #108]	; 0x6c
 8008bfe:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008c00:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8008c02:	e5f5      	b.n	80087f0 <_strtod_l+0x390>
 8008c04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c06:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c08:	9212      	str	r2, [sp, #72]	; 0x48
 8008c0a:	9313      	str	r3, [sp, #76]	; 0x4c
 8008c0c:	e76e      	b.n	8008aec <_strtod_l+0x68c>
 8008c0e:	2301      	movs	r3, #1
 8008c10:	930e      	str	r3, [sp, #56]	; 0x38
 8008c12:	465b      	mov	r3, fp
 8008c14:	3302      	adds	r3, #2
 8008c16:	931d      	str	r3, [sp, #116]	; 0x74
 8008c18:	465b      	mov	r3, fp
 8008c1a:	789b      	ldrb	r3, [r3, #2]
 8008c1c:	e691      	b.n	8008942 <_strtod_l+0x4e2>
 8008c1e:	465a      	mov	r2, fp
 8008c20:	921d      	str	r2, [sp, #116]	; 0x74
 8008c22:	2200      	movs	r2, #0
 8008c24:	9208      	str	r2, [sp, #32]
 8008c26:	e6a1      	b.n	800896c <_strtod_l+0x50c>
 8008c28:	4a26      	ldr	r2, [pc, #152]	; (8008cc4 <_strtod_l+0x864>)
 8008c2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c2c:	4694      	mov	ip, r2
 8008c2e:	4463      	add	r3, ip
 8008c30:	9305      	str	r3, [sp, #20]
 8008c32:	940c      	str	r4, [sp, #48]	; 0x30
 8008c34:	950d      	str	r5, [sp, #52]	; 0x34
 8008c36:	9c04      	ldr	r4, [sp, #16]
 8008c38:	9d05      	ldr	r5, [sp, #20]
 8008c3a:	0020      	movs	r0, r4
 8008c3c:	0029      	movs	r1, r5
 8008c3e:	9616      	str	r6, [sp, #88]	; 0x58
 8008c40:	9717      	str	r7, [sp, #92]	; 0x5c
 8008c42:	f003 f9c5 	bl	800bfd0 <__ulp>
 8008c46:	0002      	movs	r2, r0
 8008c48:	000b      	movs	r3, r1
 8008c4a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008c4c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008c4e:	f7fd fa3f 	bl	80060d0 <__aeabi_dmul>
 8008c52:	0022      	movs	r2, r4
 8008c54:	002b      	movs	r3, r5
 8008c56:	f7fc facb 	bl	80051f0 <__aeabi_dadd>
 8008c5a:	4b14      	ldr	r3, [pc, #80]	; (8008cac <_strtod_l+0x84c>)
 8008c5c:	4a1a      	ldr	r2, [pc, #104]	; (8008cc8 <_strtod_l+0x868>)
 8008c5e:	9004      	str	r0, [sp, #16]
 8008c60:	9105      	str	r1, [sp, #20]
 8008c62:	400b      	ands	r3, r1
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d966      	bls.n	8008d36 <_strtod_l+0x8d6>
 8008c68:	4a18      	ldr	r2, [pc, #96]	; (8008ccc <_strtod_l+0x86c>)
 8008c6a:	4297      	cmp	r7, r2
 8008c6c:	d102      	bne.n	8008c74 <_strtod_l+0x814>
 8008c6e:	1c73      	adds	r3, r6, #1
 8008c70:	d100      	bne.n	8008c74 <_strtod_l+0x814>
 8008c72:	e772      	b.n	8008b5a <_strtod_l+0x6fa>
 8008c74:	4b15      	ldr	r3, [pc, #84]	; (8008ccc <_strtod_l+0x86c>)
 8008c76:	9305      	str	r3, [sp, #20]
 8008c78:	2301      	movs	r3, #1
 8008c7a:	425b      	negs	r3, r3
 8008c7c:	9304      	str	r3, [sp, #16]
 8008c7e:	e606      	b.n	800888e <_strtod_l+0x42e>
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d103      	bne.n	8008c8c <_strtod_l+0x82c>
 8008c84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d100      	bne.n	8008c8c <_strtod_l+0x82c>
 8008c8a:	e328      	b.n	80092de <_strtod_l+0xe7e>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	9310      	str	r3, [sp, #64]	; 0x40
 8008c90:	4b0b      	ldr	r3, [pc, #44]	; (8008cc0 <_strtod_l+0x860>)
 8008c92:	2400      	movs	r4, #0
 8008c94:	4d0e      	ldr	r5, [pc, #56]	; (8008cd0 <_strtod_l+0x870>)
 8008c96:	9311      	str	r3, [sp, #68]	; 0x44
 8008c98:	e5aa      	b.n	80087f0 <_strtod_l+0x390>
 8008c9a:	46c0      	nop			; (mov r8, r8)
 8008c9c:	080133b8 	.word	0x080133b8
 8008ca0:	080134cc 	.word	0x080134cc
 8008ca4:	080133ac 	.word	0x080133ac
 8008ca8:	080133b0 	.word	0x080133b0
 8008cac:	7ff00000 	.word	0x7ff00000
 8008cb0:	08012d78 	.word	0x08012d78
 8008cb4:	08012a58 	.word	0x08012a58
 8008cb8:	3fe00000 	.word	0x3fe00000
 8008cbc:	fffffbe2 	.word	0xfffffbe2
 8008cc0:	3ff00000 	.word	0x3ff00000
 8008cc4:	fcb00000 	.word	0xfcb00000
 8008cc8:	7c9fffff 	.word	0x7c9fffff
 8008ccc:	7fefffff 	.word	0x7fefffff
 8008cd0:	bff00000 	.word	0xbff00000
 8008cd4:	991d      	ldr	r1, [sp, #116]	; 0x74
 8008cd6:	3b30      	subs	r3, #48	; 0x30
 8008cd8:	001c      	movs	r4, r3
 8008cda:	1c4b      	adds	r3, r1, #1
 8008cdc:	931d      	str	r3, [sp, #116]	; 0x74
 8008cde:	784b      	ldrb	r3, [r1, #1]
 8008ce0:	9108      	str	r1, [sp, #32]
 8008ce2:	001a      	movs	r2, r3
 8008ce4:	3a30      	subs	r2, #48	; 0x30
 8008ce6:	2a09      	cmp	r2, #9
 8008ce8:	d900      	bls.n	8008cec <_strtod_l+0x88c>
 8008cea:	e16e      	b.n	8008fca <_strtod_l+0xb6a>
 8008cec:	1c8a      	adds	r2, r1, #2
 8008cee:	4684      	mov	ip, r0
 8008cf0:	0019      	movs	r1, r3
 8008cf2:	00a3      	lsls	r3, r4, #2
 8008cf4:	191b      	adds	r3, r3, r4
 8008cf6:	921d      	str	r2, [sp, #116]	; 0x74
 8008cf8:	005b      	lsls	r3, r3, #1
 8008cfa:	185b      	adds	r3, r3, r1
 8008cfc:	7811      	ldrb	r1, [r2, #0]
 8008cfe:	3b30      	subs	r3, #48	; 0x30
 8008d00:	001c      	movs	r4, r3
 8008d02:	000b      	movs	r3, r1
 8008d04:	3b30      	subs	r3, #48	; 0x30
 8008d06:	0010      	movs	r0, r2
 8008d08:	3201      	adds	r2, #1
 8008d0a:	2b09      	cmp	r3, #9
 8008d0c:	d9f1      	bls.n	8008cf2 <_strtod_l+0x892>
 8008d0e:	4662      	mov	r2, ip
 8008d10:	4684      	mov	ip, r0
 8008d12:	0010      	movs	r0, r2
 8008d14:	4662      	mov	r2, ip
 8008d16:	000b      	movs	r3, r1
 8008d18:	9908      	ldr	r1, [sp, #32]
 8008d1a:	1a52      	subs	r2, r2, r1
 8008d1c:	2a08      	cmp	r2, #8
 8008d1e:	dc00      	bgt.n	8008d22 <_strtod_l+0x8c2>
 8008d20:	e153      	b.n	8008fca <_strtod_l+0xb6a>
 8008d22:	4acd      	ldr	r2, [pc, #820]	; (8009058 <_strtod_l+0xbf8>)
 8008d24:	9208      	str	r2, [sp, #32]
 8008d26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008d28:	2a00      	cmp	r2, #0
 8008d2a:	d100      	bne.n	8008d2e <_strtod_l+0x8ce>
 8008d2c:	e61e      	b.n	800896c <_strtod_l+0x50c>
 8008d2e:	9a08      	ldr	r2, [sp, #32]
 8008d30:	4252      	negs	r2, r2
 8008d32:	9208      	str	r2, [sp, #32]
 8008d34:	e61a      	b.n	800896c <_strtod_l+0x50c>
 8008d36:	23d4      	movs	r3, #212	; 0xd4
 8008d38:	049b      	lsls	r3, r3, #18
 8008d3a:	18cc      	adds	r4, r1, r3
 8008d3c:	9405      	str	r4, [sp, #20]
 8008d3e:	e59e      	b.n	800887e <_strtod_l+0x41e>
 8008d40:	3326      	adds	r3, #38	; 0x26
 8008d42:	33ff      	adds	r3, #255	; 0xff
 8008d44:	429c      	cmp	r4, r3
 8008d46:	dd00      	ble.n	8008d4a <_strtod_l+0x8ea>
 8008d48:	e0ee      	b.n	8008f28 <_strtod_l+0xac8>
 8008d4a:	1124      	asrs	r4, r4, #4
 8008d4c:	2c01      	cmp	r4, #1
 8008d4e:	dc00      	bgt.n	8008d52 <_strtod_l+0x8f2>
 8008d50:	e266      	b.n	8009220 <_strtod_l+0xdc0>
 8008d52:	9804      	ldr	r0, [sp, #16]
 8008d54:	9905      	ldr	r1, [sp, #20]
 8008d56:	4bc1      	ldr	r3, [pc, #772]	; (800905c <_strtod_l+0xbfc>)
 8008d58:	2200      	movs	r2, #0
 8008d5a:	4698      	mov	r8, r3
 8008d5c:	9309      	str	r3, [sp, #36]	; 0x24
 8008d5e:	970c      	str	r7, [sp, #48]	; 0x30
 8008d60:	2300      	movs	r3, #0
 8008d62:	4647      	mov	r7, r8
 8008d64:	46a8      	mov	r8, r5
 8008d66:	0015      	movs	r5, r2
 8008d68:	2201      	movs	r2, #1
 8008d6a:	4222      	tst	r2, r4
 8008d6c:	d004      	beq.n	8008d78 <_strtod_l+0x918>
 8008d6e:	683a      	ldr	r2, [r7, #0]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	f7fd f9ad 	bl	80060d0 <__aeabi_dmul>
 8008d76:	2301      	movs	r3, #1
 8008d78:	3501      	adds	r5, #1
 8008d7a:	1064      	asrs	r4, r4, #1
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	2c01      	cmp	r4, #1
 8008d80:	d1f2      	bne.n	8008d68 <_strtod_l+0x908>
 8008d82:	002c      	movs	r4, r5
 8008d84:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8008d86:	4645      	mov	r5, r8
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d001      	beq.n	8008d90 <_strtod_l+0x930>
 8008d8c:	9004      	str	r0, [sp, #16]
 8008d8e:	9105      	str	r1, [sp, #20]
 8008d90:	4ab3      	ldr	r2, [pc, #716]	; (8009060 <_strtod_l+0xc00>)
 8008d92:	9b05      	ldr	r3, [sp, #20]
 8008d94:	4694      	mov	ip, r2
 8008d96:	4463      	add	r3, ip
 8008d98:	9305      	str	r3, [sp, #20]
 8008d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d9c:	00e1      	lsls	r1, r4, #3
 8008d9e:	469c      	mov	ip, r3
 8008da0:	9a04      	ldr	r2, [sp, #16]
 8008da2:	9b05      	ldr	r3, [sp, #20]
 8008da4:	4461      	add	r1, ip
 8008da6:	6808      	ldr	r0, [r1, #0]
 8008da8:	6849      	ldr	r1, [r1, #4]
 8008daa:	f7fd f991 	bl	80060d0 <__aeabi_dmul>
 8008dae:	4aad      	ldr	r2, [pc, #692]	; (8009064 <_strtod_l+0xc04>)
 8008db0:	4cad      	ldr	r4, [pc, #692]	; (8009068 <_strtod_l+0xc08>)
 8008db2:	0013      	movs	r3, r2
 8008db4:	9004      	str	r0, [sp, #16]
 8008db6:	9105      	str	r1, [sp, #20]
 8008db8:	400b      	ands	r3, r1
 8008dba:	42a3      	cmp	r3, r4
 8008dbc:	d900      	bls.n	8008dc0 <_strtod_l+0x960>
 8008dbe:	e1d4      	b.n	800916a <_strtod_l+0xd0a>
 8008dc0:	4aaa      	ldr	r2, [pc, #680]	; (800906c <_strtod_l+0xc0c>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d800      	bhi.n	8008dc8 <_strtod_l+0x968>
 8008dc6:	e1c6      	b.n	8009156 <_strtod_l+0xcf6>
 8008dc8:	4ba9      	ldr	r3, [pc, #676]	; (8009070 <_strtod_l+0xc10>)
 8008dca:	9305      	str	r3, [sp, #20]
 8008dcc:	2301      	movs	r3, #1
 8008dce:	425b      	negs	r3, r3
 8008dd0:	9304      	str	r3, [sp, #16]
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8008dd6:	e44a      	b.n	800866e <_strtod_l+0x20e>
 8008dd8:	49a6      	ldr	r1, [pc, #664]	; (8009074 <_strtod_l+0xc14>)
 8008dda:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008ddc:	468c      	mov	ip, r1
 8008dde:	9304      	str	r3, [sp, #16]
 8008de0:	4aa5      	ldr	r2, [pc, #660]	; (8009078 <_strtod_l+0xc18>)
 8008de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008de4:	401a      	ands	r2, r3
 8008de6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008de8:	4463      	add	r3, ip
 8008dea:	051b      	lsls	r3, r3, #20
 8008dec:	431a      	orrs	r2, r3
 8008dee:	9205      	str	r2, [sp, #20]
 8008df0:	0733      	lsls	r3, r6, #28
 8008df2:	d504      	bpl.n	8008dfe <_strtod_l+0x99e>
 8008df4:	2380      	movs	r3, #128	; 0x80
 8008df6:	9a05      	ldr	r2, [sp, #20]
 8008df8:	061b      	lsls	r3, r3, #24
 8008dfa:	431a      	orrs	r2, r3
 8008dfc:	9205      	str	r2, [sp, #20]
 8008dfe:	9e04      	ldr	r6, [sp, #16]
 8008e00:	9f05      	ldr	r7, [sp, #20]
 8008e02:	e56f      	b.n	80088e4 <_strtod_l+0x484>
 8008e04:	9a08      	ldr	r2, [sp, #32]
 8008e06:	9907      	ldr	r1, [sp, #28]
 8008e08:	0028      	movs	r0, r5
 8008e0a:	f7ff fac7 	bl	800839c <strncmp>
 8008e0e:	900c      	str	r0, [sp, #48]	; 0x30
 8008e10:	2800      	cmp	r0, #0
 8008e12:	d000      	beq.n	8008e16 <_strtod_l+0x9b6>
 8008e14:	e26e      	b.n	80092f4 <_strtod_l+0xe94>
 8008e16:	991d      	ldr	r1, [sp, #116]	; 0x74
 8008e18:	9b08      	ldr	r3, [sp, #32]
 8008e1a:	468c      	mov	ip, r1
 8008e1c:	4463      	add	r3, ip
 8008e1e:	001a      	movs	r2, r3
 8008e20:	2101      	movs	r1, #1
 8008e22:	931d      	str	r3, [sp, #116]	; 0x74
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	1a89      	subs	r1, r1, r2
 8008e28:	2000      	movs	r0, #0
 8008e2a:	2b30      	cmp	r3, #48	; 0x30
 8008e2c:	d105      	bne.n	8008e3a <_strtod_l+0x9da>
 8008e2e:	1850      	adds	r0, r2, r1
 8008e30:	3201      	adds	r2, #1
 8008e32:	921d      	str	r2, [sp, #116]	; 0x74
 8008e34:	7813      	ldrb	r3, [r2, #0]
 8008e36:	2b30      	cmp	r3, #48	; 0x30
 8008e38:	d0f9      	beq.n	8008e2e <_strtod_l+0x9ce>
 8008e3a:	001a      	movs	r2, r3
 8008e3c:	3a31      	subs	r2, #49	; 0x31
 8008e3e:	2a08      	cmp	r2, #8
 8008e40:	d815      	bhi.n	8008e6e <_strtod_l+0xa0e>
 8008e42:	2230      	movs	r2, #48	; 0x30
 8008e44:	4252      	negs	r2, r2
 8008e46:	4694      	mov	ip, r2
 8008e48:	449c      	add	ip, r3
 8008e4a:	4663      	mov	r3, ip
 8008e4c:	9308      	str	r3, [sp, #32]
 8008e4e:	1c43      	adds	r3, r0, #1
 8008e50:	9307      	str	r3, [sp, #28]
 8008e52:	2300      	movs	r3, #0
 8008e54:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8008e56:	2700      	movs	r7, #0
 8008e58:	0029      	movs	r1, r5
 8008e5a:	2601      	movs	r6, #1
 8008e5c:	4698      	mov	r8, r3
 8008e5e:	00bb      	lsls	r3, r7, #2
 8008e60:	19df      	adds	r7, r3, r7
 8008e62:	9b08      	ldr	r3, [sp, #32]
 8008e64:	007f      	lsls	r7, r7, #1
 8008e66:	469c      	mov	ip, r3
 8008e68:	2000      	movs	r0, #0
 8008e6a:	4467      	add	r7, ip
 8008e6c:	e534      	b.n	80088d8 <_strtod_l+0x478>
 8008e6e:	2200      	movs	r2, #0
 8008e70:	9207      	str	r2, [sp, #28]
 8008e72:	4690      	mov	r8, r2
 8008e74:	3201      	adds	r2, #1
 8008e76:	2600      	movs	r6, #0
 8008e78:	2700      	movs	r7, #0
 8008e7a:	920b      	str	r2, [sp, #44]	; 0x2c
 8008e7c:	f7ff fb14 	bl	80084a8 <_strtod_l+0x48>
 8008e80:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8008e82:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008e84:	0030      	movs	r0, r6
 8008e86:	0029      	movs	r1, r5
 8008e88:	f003 ff34 	bl	800ccf4 <__aeabi_d2lz>
 8008e8c:	f003 ff6e 	bl	800cd6c <__aeabi_l2d>
 8008e90:	0002      	movs	r2, r0
 8008e92:	000b      	movs	r3, r1
 8008e94:	0030      	movs	r0, r6
 8008e96:	0029      	movs	r1, r5
 8008e98:	f7fd fb86 	bl	80065a8 <__aeabi_dsub>
 8008e9c:	9a04      	ldr	r2, [sp, #16]
 8008e9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ea0:	0324      	lsls	r4, r4, #12
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	0b24      	lsrs	r4, r4, #12
 8008ea6:	0006      	movs	r6, r0
 8008ea8:	000f      	movs	r7, r1
 8008eaa:	431c      	orrs	r4, r3
 8008eac:	4a73      	ldr	r2, [pc, #460]	; (800907c <_strtod_l+0xc1c>)
 8008eae:	d10f      	bne.n	8008ed0 <_strtod_l+0xa70>
 8008eb0:	4b73      	ldr	r3, [pc, #460]	; (8009080 <_strtod_l+0xc20>)
 8008eb2:	f7fb f919 	bl	80040e8 <__aeabi_dcmplt>
 8008eb6:	2800      	cmp	r0, #0
 8008eb8:	d100      	bne.n	8008ebc <_strtod_l+0xa5c>
 8008eba:	e4e8      	b.n	800888e <_strtod_l+0x42e>
 8008ebc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ebe:	9e04      	ldr	r6, [sp, #16]
 8008ec0:	9f05      	ldr	r7, [sp, #20]
 8008ec2:	469a      	mov	sl, r3
 8008ec4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008ec6:	001c      	movs	r4, r3
 8008ec8:	e654      	b.n	8008b74 <_strtod_l+0x714>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	930e      	str	r3, [sp, #56]	; 0x38
 8008ece:	e6a0      	b.n	8008c12 <_strtod_l+0x7b2>
 8008ed0:	4b6c      	ldr	r3, [pc, #432]	; (8009084 <_strtod_l+0xc24>)
 8008ed2:	f7fb f909 	bl	80040e8 <__aeabi_dcmplt>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d1f0      	bne.n	8008ebc <_strtod_l+0xa5c>
 8008eda:	4a6b      	ldr	r2, [pc, #428]	; (8009088 <_strtod_l+0xc28>)
 8008edc:	4b6b      	ldr	r3, [pc, #428]	; (800908c <_strtod_l+0xc2c>)
 8008ede:	0030      	movs	r0, r6
 8008ee0:	0039      	movs	r1, r7
 8008ee2:	f7fb f915 	bl	8004110 <__aeabi_dcmpgt>
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	d100      	bne.n	8008eec <_strtod_l+0xa8c>
 8008eea:	e4d0      	b.n	800888e <_strtod_l+0x42e>
 8008eec:	e7e6      	b.n	8008ebc <_strtod_l+0xa5c>
 8008eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ef0:	9602      	str	r6, [sp, #8]
 8008ef2:	9301      	str	r3, [sp, #4]
 8008ef4:	ab1e      	add	r3, sp, #120	; 0x78
 8008ef6:	9300      	str	r3, [sp, #0]
 8008ef8:	4a65      	ldr	r2, [pc, #404]	; (8009090 <_strtod_l+0xc30>)
 8008efa:	ab1f      	add	r3, sp, #124	; 0x7c
 8008efc:	a91d      	add	r1, sp, #116	; 0x74
 8008efe:	4648      	mov	r0, r9
 8008f00:	f001 fffc 	bl	800aefc <__gethex>
 8008f04:	2407      	movs	r4, #7
 8008f06:	0006      	movs	r6, r0
 8008f08:	4004      	ands	r4, r0
 8008f0a:	d100      	bne.n	8008f0e <_strtod_l+0xaae>
 8008f0c:	e4e8      	b.n	80088e0 <_strtod_l+0x480>
 8008f0e:	2c06      	cmp	r4, #6
 8008f10:	d16c      	bne.n	8008fec <_strtod_l+0xb8c>
 8008f12:	4653      	mov	r3, sl
 8008f14:	3501      	adds	r5, #1
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d101      	bne.n	8008f1e <_strtod_l+0xabe>
 8008f1a:	f7ff fad9 	bl	80084d0 <_strtod_l+0x70>
 8008f1e:	601d      	str	r5, [r3, #0]
 8008f20:	2600      	movs	r6, #0
 8008f22:	2700      	movs	r7, #0
 8008f24:	f7ff fad6 	bl	80084d4 <_strtod_l+0x74>
 8008f28:	2322      	movs	r3, #34	; 0x22
 8008f2a:	464a      	mov	r2, r9
 8008f2c:	6013      	str	r3, [r2, #0]
 8008f2e:	4b4d      	ldr	r3, [pc, #308]	; (8009064 <_strtod_l+0xc04>)
 8008f30:	9305      	str	r3, [sp, #20]
 8008f32:	2300      	movs	r3, #0
 8008f34:	9304      	str	r3, [sp, #16]
 8008f36:	9e04      	ldr	r6, [sp, #16]
 8008f38:	9f05      	ldr	r7, [sp, #20]
 8008f3a:	e4d3      	b.n	80088e4 <_strtod_l+0x484>
 8008f3c:	9b07      	ldr	r3, [sp, #28]
 8008f3e:	1c74      	adds	r4, r6, #1
 8008f40:	469c      	mov	ip, r3
 8008f42:	4484      	add	ip, r0
 8008f44:	4663      	mov	r3, ip
 8008f46:	9307      	str	r3, [sp, #28]
 8008f48:	2801      	cmp	r0, #1
 8008f4a:	d100      	bne.n	8008f4e <_strtod_l+0xaee>
 8008f4c:	e1e4      	b.n	8009318 <_strtod_l+0xeb8>
 8008f4e:	0013      	movs	r3, r2
 8008f50:	1980      	adds	r0, r0, r6
 8008f52:	4694      	mov	ip, r2
 8008f54:	1e44      	subs	r4, r0, #1
 8008f56:	4642      	mov	r2, r8
 8008f58:	4698      	mov	r8, r3
 8008f5a:	e006      	b.n	8008f6a <_strtod_l+0xb0a>
 8008f5c:	00bb      	lsls	r3, r7, #2
 8008f5e:	19df      	adds	r7, r3, r7
 8008f60:	007f      	lsls	r7, r7, #1
 8008f62:	1c73      	adds	r3, r6, #1
 8008f64:	001e      	movs	r6, r3
 8008f66:	42a3      	cmp	r3, r4
 8008f68:	d008      	beq.n	8008f7c <_strtod_l+0xb1c>
 8008f6a:	2e08      	cmp	r6, #8
 8008f6c:	ddf6      	ble.n	8008f5c <_strtod_l+0xafc>
 8008f6e:	1c73      	adds	r3, r6, #1
 8008f70:	2b10      	cmp	r3, #16
 8008f72:	dcf7      	bgt.n	8008f64 <_strtod_l+0xb04>
 8008f74:	0096      	lsls	r6, r2, #2
 8008f76:	18b2      	adds	r2, r6, r2
 8008f78:	0052      	lsls	r2, r2, #1
 8008f7a:	e7f3      	b.n	8008f64 <_strtod_l+0xb04>
 8008f7c:	4664      	mov	r4, ip
 8008f7e:	9408      	str	r4, [sp, #32]
 8008f80:	4644      	mov	r4, r8
 8008f82:	0006      	movs	r6, r0
 8008f84:	4690      	mov	r8, r2
 8008f86:	0022      	movs	r2, r4
 8008f88:	2b08      	cmp	r3, #8
 8008f8a:	dc00      	bgt.n	8008f8e <_strtod_l+0xb2e>
 8008f8c:	e767      	b.n	8008e5e <_strtod_l+0x9fe>
 8008f8e:	2000      	movs	r0, #0
 8008f90:	2e10      	cmp	r6, #16
 8008f92:	dd00      	ble.n	8008f96 <_strtod_l+0xb36>
 8008f94:	e4a0      	b.n	80088d8 <_strtod_l+0x478>
 8008f96:	4643      	mov	r3, r8
 8008f98:	009b      	lsls	r3, r3, #2
 8008f9a:	4443      	add	r3, r8
 8008f9c:	4690      	mov	r8, r2
 8008f9e:	005b      	lsls	r3, r3, #1
 8008fa0:	4498      	add	r8, r3
 8008fa2:	e499      	b.n	80088d8 <_strtod_l+0x478>
 8008fa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fa6:	3316      	adds	r3, #22
 8008fa8:	da00      	bge.n	8008fac <_strtod_l+0xb4c>
 8008faa:	e520      	b.n	80089ee <_strtod_l+0x58e>
 8008fac:	9804      	ldr	r0, [sp, #16]
 8008fae:	9905      	ldr	r1, [sp, #20]
 8008fb0:	9b07      	ldr	r3, [sp, #28]
 8008fb2:	9a08      	ldr	r2, [sp, #32]
 8008fb4:	1a9c      	subs	r4, r3, r2
 8008fb6:	4b37      	ldr	r3, [pc, #220]	; (8009094 <_strtod_l+0xc34>)
 8008fb8:	00e4      	lsls	r4, r4, #3
 8008fba:	191b      	adds	r3, r3, r4
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	685b      	ldr	r3, [r3, #4]
 8008fc0:	f7fc fc80 	bl	80058c4 <__aeabi_ddiv>
 8008fc4:	0006      	movs	r6, r0
 8008fc6:	000f      	movs	r7, r1
 8008fc8:	e48c      	b.n	80088e4 <_strtod_l+0x484>
 8008fca:	4a23      	ldr	r2, [pc, #140]	; (8009058 <_strtod_l+0xbf8>)
 8008fcc:	9408      	str	r4, [sp, #32]
 8008fce:	4294      	cmp	r4, r2
 8008fd0:	dc00      	bgt.n	8008fd4 <_strtod_l+0xb74>
 8008fd2:	e6a8      	b.n	8008d26 <_strtod_l+0x8c6>
 8008fd4:	e6a6      	b.n	8008d24 <_strtod_l+0x8c4>
 8008fd6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008fd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008fda:	9218      	str	r2, [sp, #96]	; 0x60
 8008fdc:	9319      	str	r3, [sp, #100]	; 0x64
 8008fde:	e435      	b.n	800884c <_strtod_l+0x3ec>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	9310      	str	r3, [sp, #64]	; 0x40
 8008fe4:	4b2c      	ldr	r3, [pc, #176]	; (8009098 <_strtod_l+0xc38>)
 8008fe6:	9311      	str	r3, [sp, #68]	; 0x44
 8008fe8:	f7ff fc24 	bl	8008834 <_strtod_l+0x3d4>
 8008fec:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008fee:	2a00      	cmp	r2, #0
 8008ff0:	d007      	beq.n	8009002 <_strtod_l+0xba2>
 8008ff2:	2135      	movs	r1, #53	; 0x35
 8008ff4:	a820      	add	r0, sp, #128	; 0x80
 8008ff6:	f003 f92b 	bl	800c250 <__copybits>
 8008ffa:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008ffc:	4648      	mov	r0, r9
 8008ffe:	f002 fc53 	bl	800b8a8 <_Bfree>
 8009002:	2c05      	cmp	r4, #5
 8009004:	d900      	bls.n	8009008 <_strtod_l+0xba8>
 8009006:	e6f3      	b.n	8008df0 <_strtod_l+0x990>
 8009008:	4b24      	ldr	r3, [pc, #144]	; (800909c <_strtod_l+0xc3c>)
 800900a:	00a4      	lsls	r4, r4, #2
 800900c:	591b      	ldr	r3, [r3, r4]
 800900e:	469f      	mov	pc, r3
 8009010:	4b14      	ldr	r3, [pc, #80]	; (8009064 <_strtod_l+0xc04>)
 8009012:	9305      	str	r3, [sp, #20]
 8009014:	e6ec      	b.n	8008df0 <_strtod_l+0x990>
 8009016:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009018:	9304      	str	r3, [sp, #16]
 800901a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800901c:	9305      	str	r3, [sp, #20]
 800901e:	e6e7      	b.n	8008df0 <_strtod_l+0x990>
 8009020:	4b1f      	ldr	r3, [pc, #124]	; (80090a0 <_strtod_l+0xc40>)
 8009022:	9305      	str	r3, [sp, #20]
 8009024:	2301      	movs	r3, #1
 8009026:	425b      	negs	r3, r3
 8009028:	9304      	str	r3, [sp, #16]
 800902a:	e6e1      	b.n	8008df0 <_strtod_l+0x990>
 800902c:	4919      	ldr	r1, [pc, #100]	; (8009094 <_strtod_l+0xc34>)
 800902e:	00db      	lsls	r3, r3, #3
 8009030:	18c9      	adds	r1, r1, r3
 8009032:	6808      	ldr	r0, [r1, #0]
 8009034:	6849      	ldr	r1, [r1, #4]
 8009036:	9a04      	ldr	r2, [sp, #16]
 8009038:	9b05      	ldr	r3, [sp, #20]
 800903a:	f7fd f849 	bl	80060d0 <__aeabi_dmul>
 800903e:	0006      	movs	r6, r0
 8009040:	000f      	movs	r7, r1
 8009042:	e44f      	b.n	80088e4 <_strtod_l+0x484>
 8009044:	2300      	movs	r3, #0
 8009046:	4c17      	ldr	r4, [pc, #92]	; (80090a4 <_strtod_l+0xc44>)
 8009048:	931a      	str	r3, [sp, #104]	; 0x68
 800904a:	941b      	str	r4, [sp, #108]	; 0x6c
 800904c:	2300      	movs	r3, #0
 800904e:	9310      	str	r3, [sp, #64]	; 0x40
 8009050:	4b0e      	ldr	r3, [pc, #56]	; (800908c <_strtod_l+0xc2c>)
 8009052:	9311      	str	r3, [sp, #68]	; 0x44
 8009054:	e5d3      	b.n	8008bfe <_strtod_l+0x79e>
 8009056:	46c0      	nop			; (mov r8, r8)
 8009058:	00004e1f 	.word	0x00004e1f
 800905c:	08012d50 	.word	0x08012d50
 8009060:	fcb00000 	.word	0xfcb00000
 8009064:	7ff00000 	.word	0x7ff00000
 8009068:	7ca00000 	.word	0x7ca00000
 800906c:	7c900000 	.word	0x7c900000
 8009070:	7fefffff 	.word	0x7fefffff
 8009074:	00000433 	.word	0x00000433
 8009078:	ffefffff 	.word	0xffefffff
 800907c:	94a03595 	.word	0x94a03595
 8009080:	3fcfffff 	.word	0x3fcfffff
 8009084:	3fdfffff 	.word	0x3fdfffff
 8009088:	35afe535 	.word	0x35afe535
 800908c:	3fe00000 	.word	0x3fe00000
 8009090:	08012a58 	.word	0x08012a58
 8009094:	08012d78 	.word	0x08012d78
 8009098:	3ff00000 	.word	0x3ff00000
 800909c:	08012a40 	.word	0x08012a40
 80090a0:	7fffffff 	.word	0x7fffffff
 80090a4:	bfe00000 	.word	0xbfe00000
 80090a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80090ac:	469a      	mov	sl, r3
 80090ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80090b0:	031b      	lsls	r3, r3, #12
 80090b2:	0b1b      	lsrs	r3, r3, #12
 80090b4:	2a00      	cmp	r2, #0
 80090b6:	d100      	bne.n	80090ba <_strtod_l+0xc5a>
 80090b8:	e0a7      	b.n	800920a <_strtod_l+0xdaa>
 80090ba:	4a99      	ldr	r2, [pc, #612]	; (8009320 <_strtod_l+0xec0>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d100      	bne.n	80090c2 <_strtod_l+0xc62>
 80090c0:	e0b3      	b.n	800922a <_strtod_l+0xdca>
 80090c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d100      	bne.n	80090ca <_strtod_l+0xc6a>
 80090c8:	e0a4      	b.n	8009214 <_strtod_l+0xdb4>
 80090ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090cc:	4213      	tst	r3, r2
 80090ce:	d010      	beq.n	80090f2 <_strtod_l+0xc92>
 80090d0:	9804      	ldr	r0, [sp, #16]
 80090d2:	9905      	ldr	r1, [sp, #20]
 80090d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80090d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d100      	bne.n	80090de <_strtod_l+0xc7e>
 80090dc:	e0cb      	b.n	8009276 <_strtod_l+0xe16>
 80090de:	f7ff f9a7 	bl	8008430 <sulp>
 80090e2:	0002      	movs	r2, r0
 80090e4:	000b      	movs	r3, r1
 80090e6:	0030      	movs	r0, r6
 80090e8:	0039      	movs	r1, r7
 80090ea:	f7fc f881 	bl	80051f0 <__aeabi_dadd>
 80090ee:	0006      	movs	r6, r0
 80090f0:	000f      	movs	r7, r1
 80090f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80090f4:	001c      	movs	r4, r3
 80090f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d100      	bne.n	80090fe <_strtod_l+0xc9e>
 80090fc:	e53a      	b.n	8008b74 <_strtod_l+0x714>
 80090fe:	4b89      	ldr	r3, [pc, #548]	; (8009324 <_strtod_l+0xec4>)
 8009100:	0030      	movs	r0, r6
 8009102:	9317      	str	r3, [sp, #92]	; 0x5c
 8009104:	2300      	movs	r3, #0
 8009106:	9316      	str	r3, [sp, #88]	; 0x58
 8009108:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800910a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800910c:	0039      	movs	r1, r7
 800910e:	f7fc ffdf 	bl	80060d0 <__aeabi_dmul>
 8009112:	0003      	movs	r3, r0
 8009114:	0006      	movs	r6, r0
 8009116:	000f      	movs	r7, r1
 8009118:	430b      	orrs	r3, r1
 800911a:	d000      	beq.n	800911e <_strtod_l+0xcbe>
 800911c:	e52a      	b.n	8008b74 <_strtod_l+0x714>
 800911e:	464a      	mov	r2, r9
 8009120:	3322      	adds	r3, #34	; 0x22
 8009122:	6013      	str	r3, [r2, #0]
 8009124:	e526      	b.n	8008b74 <_strtod_l+0x714>
 8009126:	465b      	mov	r3, fp
 8009128:	240f      	movs	r4, #15
 800912a:	4d7f      	ldr	r5, [pc, #508]	; (8009328 <_strtod_l+0xec8>)
 800912c:	1ae4      	subs	r4, r4, r3
 800912e:	00e1      	lsls	r1, r4, #3
 8009130:	1869      	adds	r1, r5, r1
 8009132:	9a04      	ldr	r2, [sp, #16]
 8009134:	9b05      	ldr	r3, [sp, #20]
 8009136:	6808      	ldr	r0, [r1, #0]
 8009138:	6849      	ldr	r1, [r1, #4]
 800913a:	f7fc ffc9 	bl	80060d0 <__aeabi_dmul>
 800913e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009140:	1b1c      	subs	r4, r3, r4
 8009142:	00e4      	lsls	r4, r4, #3
 8009144:	192c      	adds	r4, r5, r4
 8009146:	6822      	ldr	r2, [r4, #0]
 8009148:	6863      	ldr	r3, [r4, #4]
 800914a:	f7fc ffc1 	bl	80060d0 <__aeabi_dmul>
 800914e:	0006      	movs	r6, r0
 8009150:	000f      	movs	r7, r1
 8009152:	f7ff fbc7 	bl	80088e4 <_strtod_l+0x484>
 8009156:	22d4      	movs	r2, #212	; 0xd4
 8009158:	0492      	lsls	r2, r2, #18
 800915a:	000b      	movs	r3, r1
 800915c:	4694      	mov	ip, r2
 800915e:	4463      	add	r3, ip
 8009160:	9305      	str	r3, [sp, #20]
 8009162:	2300      	movs	r3, #0
 8009164:	9309      	str	r3, [sp, #36]	; 0x24
 8009166:	f7ff fa82 	bl	800866e <_strtod_l+0x20e>
 800916a:	2322      	movs	r3, #34	; 0x22
 800916c:	4649      	mov	r1, r9
 800916e:	600b      	str	r3, [r1, #0]
 8009170:	2300      	movs	r3, #0
 8009172:	9205      	str	r2, [sp, #20]
 8009174:	9304      	str	r3, [sp, #16]
 8009176:	e642      	b.n	8008dfe <_strtod_l+0x99e>
 8009178:	496c      	ldr	r1, [pc, #432]	; (800932c <_strtod_l+0xecc>)
 800917a:	aa20      	add	r2, sp, #128	; 0x80
 800917c:	3114      	adds	r1, #20
 800917e:	a81d      	add	r0, sp, #116	; 0x74
 8009180:	f002 f99a 	bl	800b4b8 <__hexnan>
 8009184:	2805      	cmp	r0, #5
 8009186:	d001      	beq.n	800918c <_strtod_l+0xd2c>
 8009188:	f7ff fc10 	bl	80089ac <_strtod_l+0x54c>
 800918c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800918e:	4a68      	ldr	r2, [pc, #416]	; (8009330 <_strtod_l+0xed0>)
 8009190:	431a      	orrs	r2, r3
 8009192:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009194:	9205      	str	r2, [sp, #20]
 8009196:	9304      	str	r3, [sp, #16]
 8009198:	9e04      	ldr	r6, [sp, #16]
 800919a:	9f05      	ldr	r7, [sp, #20]
 800919c:	f7ff fba2 	bl	80088e4 <_strtod_l+0x484>
 80091a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091a2:	9904      	ldr	r1, [sp, #16]
 80091a4:	9a05      	ldr	r2, [sp, #20]
 80091a6:	469a      	mov	sl, r3
 80091a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091aa:	430b      	orrs	r3, r1
 80091ac:	d1a1      	bne.n	80090f2 <_strtod_l+0xc92>
 80091ae:	920c      	str	r2, [sp, #48]	; 0x30
 80091b0:	0313      	lsls	r3, r2, #12
 80091b2:	d19e      	bne.n	80090f2 <_strtod_l+0xc92>
 80091b4:	4b5e      	ldr	r3, [pc, #376]	; (8009330 <_strtod_l+0xed0>)
 80091b6:	4013      	ands	r3, r2
 80091b8:	22d6      	movs	r2, #214	; 0xd6
 80091ba:	04d2      	lsls	r2, r2, #19
 80091bc:	4293      	cmp	r3, r2
 80091be:	d998      	bls.n	80090f2 <_strtod_l+0xc92>
 80091c0:	4643      	mov	r3, r8
 80091c2:	695b      	ldr	r3, [r3, #20]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d103      	bne.n	80091d0 <_strtod_l+0xd70>
 80091c8:	4643      	mov	r3, r8
 80091ca:	691b      	ldr	r3, [r3, #16]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	dd90      	ble.n	80090f2 <_strtod_l+0xc92>
 80091d0:	4641      	mov	r1, r8
 80091d2:	2201      	movs	r2, #1
 80091d4:	4648      	mov	r0, r9
 80091d6:	f002 fdcd 	bl	800bd74 <__lshift>
 80091da:	9907      	ldr	r1, [sp, #28]
 80091dc:	4680      	mov	r8, r0
 80091de:	f002 fe39 	bl	800be54 <__mcmp>
 80091e2:	2800      	cmp	r0, #0
 80091e4:	dc00      	bgt.n	80091e8 <_strtod_l+0xd88>
 80091e6:	e784      	b.n	80090f2 <_strtod_l+0xc92>
 80091e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d05c      	beq.n	80092a8 <_strtod_l+0xe48>
 80091ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80091f0:	4b4f      	ldr	r3, [pc, #316]	; (8009330 <_strtod_l+0xed0>)
 80091f2:	4013      	ands	r3, r2
 80091f4:	22d6      	movs	r2, #214	; 0xd6
 80091f6:	04d2      	lsls	r2, r2, #19
 80091f8:	4293      	cmp	r3, r2
 80091fa:	dc55      	bgt.n	80092a8 <_strtod_l+0xe48>
 80091fc:	22dc      	movs	r2, #220	; 0xdc
 80091fe:	0492      	lsls	r2, r2, #18
 8009200:	4293      	cmp	r3, r2
 8009202:	dd49      	ble.n	8009298 <_strtod_l+0xe38>
 8009204:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009206:	001c      	movs	r4, r3
 8009208:	e779      	b.n	80090fe <_strtod_l+0xc9e>
 800920a:	9a04      	ldr	r2, [sp, #16]
 800920c:	4313      	orrs	r3, r2
 800920e:	d000      	beq.n	8009212 <_strtod_l+0xdb2>
 8009210:	e757      	b.n	80090c2 <_strtod_l+0xc62>
 8009212:	e7e9      	b.n	80091e8 <_strtod_l+0xd88>
 8009214:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009216:	9a04      	ldr	r2, [sp, #16]
 8009218:	4213      	tst	r3, r2
 800921a:	d100      	bne.n	800921e <_strtod_l+0xdbe>
 800921c:	e769      	b.n	80090f2 <_strtod_l+0xc92>
 800921e:	e757      	b.n	80090d0 <_strtod_l+0xc70>
 8009220:	2300      	movs	r3, #0
 8009222:	001c      	movs	r4, r3
 8009224:	4b43      	ldr	r3, [pc, #268]	; (8009334 <_strtod_l+0xed4>)
 8009226:	9309      	str	r3, [sp, #36]	; 0x24
 8009228:	e5b2      	b.n	8008d90 <_strtod_l+0x930>
 800922a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800922c:	9a04      	ldr	r2, [sp, #16]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d052      	beq.n	80092d8 <_strtod_l+0xe78>
 8009232:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009234:	4b3e      	ldr	r3, [pc, #248]	; (8009330 <_strtod_l+0xed0>)
 8009236:	400b      	ands	r3, r1
 8009238:	21d4      	movs	r1, #212	; 0xd4
 800923a:	04c9      	lsls	r1, r1, #19
 800923c:	428b      	cmp	r3, r1
 800923e:	d84b      	bhi.n	80092d8 <_strtod_l+0xe78>
 8009240:	216b      	movs	r1, #107	; 0x6b
 8009242:	0d1b      	lsrs	r3, r3, #20
 8009244:	1ac9      	subs	r1, r1, r3
 8009246:	2301      	movs	r3, #1
 8009248:	425b      	negs	r3, r3
 800924a:	408b      	lsls	r3, r1
 800924c:	429a      	cmp	r2, r3
 800924e:	d000      	beq.n	8009252 <_strtod_l+0xdf2>
 8009250:	e737      	b.n	80090c2 <_strtod_l+0xc62>
 8009252:	4b39      	ldr	r3, [pc, #228]	; (8009338 <_strtod_l+0xed8>)
 8009254:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009256:	4299      	cmp	r1, r3
 8009258:	d057      	beq.n	800930a <_strtod_l+0xeaa>
 800925a:	4b35      	ldr	r3, [pc, #212]	; (8009330 <_strtod_l+0xed0>)
 800925c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800925e:	401a      	ands	r2, r3
 8009260:	0013      	movs	r3, r2
 8009262:	2280      	movs	r2, #128	; 0x80
 8009264:	0352      	lsls	r2, r2, #13
 8009266:	4694      	mov	ip, r2
 8009268:	4463      	add	r3, ip
 800926a:	9305      	str	r3, [sp, #20]
 800926c:	2300      	movs	r3, #0
 800926e:	9304      	str	r3, [sp, #16]
 8009270:	9e04      	ldr	r6, [sp, #16]
 8009272:	9f05      	ldr	r7, [sp, #20]
 8009274:	e73d      	b.n	80090f2 <_strtod_l+0xc92>
 8009276:	f7ff f8db 	bl	8008430 <sulp>
 800927a:	0002      	movs	r2, r0
 800927c:	000b      	movs	r3, r1
 800927e:	0030      	movs	r0, r6
 8009280:	0039      	movs	r1, r7
 8009282:	f7fd f991 	bl	80065a8 <__aeabi_dsub>
 8009286:	2200      	movs	r2, #0
 8009288:	2300      	movs	r3, #0
 800928a:	0006      	movs	r6, r0
 800928c:	000f      	movs	r7, r1
 800928e:	f7fa ff25 	bl	80040dc <__aeabi_dcmpeq>
 8009292:	2800      	cmp	r0, #0
 8009294:	d100      	bne.n	8009298 <_strtod_l+0xe38>
 8009296:	e72c      	b.n	80090f2 <_strtod_l+0xc92>
 8009298:	2322      	movs	r3, #34	; 0x22
 800929a:	464a      	mov	r2, r9
 800929c:	6013      	str	r3, [r2, #0]
 800929e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80092a0:	2600      	movs	r6, #0
 80092a2:	001c      	movs	r4, r3
 80092a4:	2700      	movs	r7, #0
 80092a6:	e465      	b.n	8008b74 <_strtod_l+0x714>
 80092a8:	4b21      	ldr	r3, [pc, #132]	; (8009330 <_strtod_l+0xed0>)
 80092aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092ac:	401a      	ands	r2, r3
 80092ae:	0013      	movs	r3, r2
 80092b0:	4a22      	ldr	r2, [pc, #136]	; (800933c <_strtod_l+0xedc>)
 80092b2:	4694      	mov	ip, r2
 80092b4:	4a1a      	ldr	r2, [pc, #104]	; (8009320 <_strtod_l+0xec0>)
 80092b6:	4463      	add	r3, ip
 80092b8:	431a      	orrs	r2, r3
 80092ba:	2301      	movs	r3, #1
 80092bc:	425b      	negs	r3, r3
 80092be:	9205      	str	r2, [sp, #20]
 80092c0:	9304      	str	r3, [sp, #16]
 80092c2:	9e04      	ldr	r6, [sp, #16]
 80092c4:	9f05      	ldr	r7, [sp, #20]
 80092c6:	e714      	b.n	80090f2 <_strtod_l+0xc92>
 80092c8:	2201      	movs	r2, #1
 80092ca:	4252      	negs	r2, r2
 80092cc:	409a      	lsls	r2, r3
 80092ce:	9b04      	ldr	r3, [sp, #16]
 80092d0:	4013      	ands	r3, r2
 80092d2:	9304      	str	r3, [sp, #16]
 80092d4:	f7ff fbe3 	bl	8008a9e <_strtod_l+0x63e>
 80092d8:	2301      	movs	r3, #1
 80092da:	425b      	negs	r3, r3
 80092dc:	e7b6      	b.n	800924c <_strtod_l+0xdec>
 80092de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092e0:	469a      	mov	sl, r3
 80092e2:	e7d9      	b.n	8009298 <_strtod_l+0xe38>
 80092e4:	2101      	movs	r1, #1
 80092e6:	3b20      	subs	r3, #32
 80092e8:	4249      	negs	r1, r1
 80092ea:	4099      	lsls	r1, r3
 80092ec:	400a      	ands	r2, r1
 80092ee:	9205      	str	r2, [sp, #20]
 80092f0:	f7ff fbd5 	bl	8008a9e <_strtod_l+0x63e>
 80092f4:	2200      	movs	r2, #0
 80092f6:	0023      	movs	r3, r4
 80092f8:	920c      	str	r2, [sp, #48]	; 0x30
 80092fa:	4690      	mov	r8, r2
 80092fc:	0017      	movs	r7, r2
 80092fe:	0010      	movs	r0, r2
 8009300:	9207      	str	r2, [sp, #28]
 8009302:	0016      	movs	r6, r2
 8009304:	920b      	str	r2, [sp, #44]	; 0x2c
 8009306:	f7ff f8cf 	bl	80084a8 <_strtod_l+0x48>
 800930a:	1c53      	adds	r3, r2, #1
 800930c:	d1a5      	bne.n	800925a <_strtod_l+0xdfa>
 800930e:	e426      	b.n	8008b5e <_strtod_l+0x6fe>
 8009310:	46b3      	mov	fp, r6
 8009312:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009314:	f7ff f94f 	bl	80085b6 <_strtod_l+0x156>
 8009318:	0033      	movs	r3, r6
 800931a:	0026      	movs	r6, r4
 800931c:	e634      	b.n	8008f88 <_strtod_l+0xb28>
 800931e:	46c0      	nop			; (mov r8, r8)
 8009320:	000fffff 	.word	0x000fffff
 8009324:	39500000 	.word	0x39500000
 8009328:	08012d78 	.word	0x08012d78
 800932c:	08012a58 	.word	0x08012a58
 8009330:	7ff00000 	.word	0x7ff00000
 8009334:	08012d50 	.word	0x08012d50
 8009338:	7fefffff 	.word	0x7fefffff
 800933c:	fff00000 	.word	0xfff00000

08009340 <_strtod_r>:
 8009340:	b510      	push	{r4, lr}
 8009342:	4b02      	ldr	r3, [pc, #8]	; (800934c <_strtod_r+0xc>)
 8009344:	f7ff f88c 	bl	8008460 <_strtod_l>
 8009348:	bd10      	pop	{r4, pc}
 800934a:	46c0      	nop			; (mov r8, r8)
 800934c:	2000006c 	.word	0x2000006c

08009350 <strtod_l>:
 8009350:	b510      	push	{r4, lr}
 8009352:	0004      	movs	r4, r0
 8009354:	0013      	movs	r3, r2
 8009356:	4a03      	ldr	r2, [pc, #12]	; (8009364 <strtod_l+0x14>)
 8009358:	6810      	ldr	r0, [r2, #0]
 800935a:	000a      	movs	r2, r1
 800935c:	0021      	movs	r1, r4
 800935e:	f7ff f87f 	bl	8008460 <_strtod_l>
 8009362:	bd10      	pop	{r4, pc}
 8009364:	20000004 	.word	0x20000004

08009368 <strtod>:
 8009368:	b510      	push	{r4, lr}
 800936a:	0004      	movs	r4, r0
 800936c:	4b03      	ldr	r3, [pc, #12]	; (800937c <strtod+0x14>)
 800936e:	000a      	movs	r2, r1
 8009370:	6818      	ldr	r0, [r3, #0]
 8009372:	0021      	movs	r1, r4
 8009374:	4b02      	ldr	r3, [pc, #8]	; (8009380 <strtod+0x18>)
 8009376:	f7ff f873 	bl	8008460 <_strtod_l>
 800937a:	bd10      	pop	{r4, pc}
 800937c:	20000004 	.word	0x20000004
 8009380:	2000006c 	.word	0x2000006c

08009384 <strtof_l>:
 8009384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009386:	46c6      	mov	lr, r8
 8009388:	4f26      	ldr	r7, [pc, #152]	; (8009424 <strtof_l+0xa0>)
 800938a:	0013      	movs	r3, r2
 800938c:	b500      	push	{lr}
 800938e:	000a      	movs	r2, r1
 8009390:	0001      	movs	r1, r0
 8009392:	6838      	ldr	r0, [r7, #0]
 8009394:	f7ff f864 	bl	8008460 <_strtod_l>
 8009398:	0002      	movs	r2, r0
 800939a:	000b      	movs	r3, r1
 800939c:	0005      	movs	r5, r0
 800939e:	000c      	movs	r4, r1
 80093a0:	f003 fcfa 	bl	800cd98 <__aeabi_dcmpun>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d12d      	bne.n	8009404 <strtof_l+0x80>
 80093a8:	0021      	movs	r1, r4
 80093aa:	0028      	movs	r0, r5
 80093ac:	f7fd fd3c 	bl	8006e28 <__aeabi_d2f>
 80093b0:	0046      	lsls	r6, r0, #1
 80093b2:	0876      	lsrs	r6, r6, #1
 80093b4:	4680      	mov	r8, r0
 80093b6:	491c      	ldr	r1, [pc, #112]	; (8009428 <strtof_l+0xa4>)
 80093b8:	1c30      	adds	r0, r6, #0
 80093ba:	f7fb fe61 	bl	8005080 <__aeabi_fcmpun>
 80093be:	2800      	cmp	r0, #0
 80093c0:	d11c      	bne.n	80093fc <strtof_l+0x78>
 80093c2:	4919      	ldr	r1, [pc, #100]	; (8009428 <strtof_l+0xa4>)
 80093c4:	1c30      	adds	r0, r6, #0
 80093c6:	f7fa fed3 	bl	8004170 <__aeabi_fcmple>
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d116      	bne.n	80093fc <strtof_l+0x78>
 80093ce:	2201      	movs	r2, #1
 80093d0:	0064      	lsls	r4, r4, #1
 80093d2:	0864      	lsrs	r4, r4, #1
 80093d4:	4252      	negs	r2, r2
 80093d6:	4b15      	ldr	r3, [pc, #84]	; (800942c <strtof_l+0xa8>)
 80093d8:	0028      	movs	r0, r5
 80093da:	0021      	movs	r1, r4
 80093dc:	f003 fcdc 	bl	800cd98 <__aeabi_dcmpun>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d108      	bne.n	80093f6 <strtof_l+0x72>
 80093e4:	2201      	movs	r2, #1
 80093e6:	4b11      	ldr	r3, [pc, #68]	; (800942c <strtof_l+0xa8>)
 80093e8:	4252      	negs	r2, r2
 80093ea:	0028      	movs	r0, r5
 80093ec:	0021      	movs	r1, r4
 80093ee:	f7fa fe85 	bl	80040fc <__aeabi_dcmple>
 80093f2:	2800      	cmp	r0, #0
 80093f4:	d002      	beq.n	80093fc <strtof_l+0x78>
 80093f6:	2222      	movs	r2, #34	; 0x22
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	4640      	mov	r0, r8
 80093fe:	bc04      	pop	{r2}
 8009400:	4690      	mov	r8, r2
 8009402:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009404:	480a      	ldr	r0, [pc, #40]	; (8009430 <strtof_l+0xac>)
 8009406:	2c00      	cmp	r4, #0
 8009408:	da07      	bge.n	800941a <strtof_l+0x96>
 800940a:	f003 f943 	bl	800c694 <nanf>
 800940e:	2380      	movs	r3, #128	; 0x80
 8009410:	061b      	lsls	r3, r3, #24
 8009412:	469c      	mov	ip, r3
 8009414:	4484      	add	ip, r0
 8009416:	46e0      	mov	r8, ip
 8009418:	e7f0      	b.n	80093fc <strtof_l+0x78>
 800941a:	f003 f93b 	bl	800c694 <nanf>
 800941e:	4680      	mov	r8, r0
 8009420:	e7ec      	b.n	80093fc <strtof_l+0x78>
 8009422:	46c0      	nop			; (mov r8, r8)
 8009424:	20000004 	.word	0x20000004
 8009428:	7f7fffff 	.word	0x7f7fffff
 800942c:	7fefffff 	.word	0x7fefffff
 8009430:	080134cc 	.word	0x080134cc

08009434 <strtof>:
 8009434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009436:	46c6      	mov	lr, r8
 8009438:	4f26      	ldr	r7, [pc, #152]	; (80094d4 <strtof+0xa0>)
 800943a:	000a      	movs	r2, r1
 800943c:	b500      	push	{lr}
 800943e:	4b26      	ldr	r3, [pc, #152]	; (80094d8 <strtof+0xa4>)
 8009440:	0001      	movs	r1, r0
 8009442:	6838      	ldr	r0, [r7, #0]
 8009444:	f7ff f80c 	bl	8008460 <_strtod_l>
 8009448:	0002      	movs	r2, r0
 800944a:	000b      	movs	r3, r1
 800944c:	0005      	movs	r5, r0
 800944e:	000c      	movs	r4, r1
 8009450:	f003 fca2 	bl	800cd98 <__aeabi_dcmpun>
 8009454:	2800      	cmp	r0, #0
 8009456:	d12d      	bne.n	80094b4 <strtof+0x80>
 8009458:	0021      	movs	r1, r4
 800945a:	0028      	movs	r0, r5
 800945c:	f7fd fce4 	bl	8006e28 <__aeabi_d2f>
 8009460:	0046      	lsls	r6, r0, #1
 8009462:	0876      	lsrs	r6, r6, #1
 8009464:	4680      	mov	r8, r0
 8009466:	491d      	ldr	r1, [pc, #116]	; (80094dc <strtof+0xa8>)
 8009468:	1c30      	adds	r0, r6, #0
 800946a:	f7fb fe09 	bl	8005080 <__aeabi_fcmpun>
 800946e:	2800      	cmp	r0, #0
 8009470:	d11c      	bne.n	80094ac <strtof+0x78>
 8009472:	491a      	ldr	r1, [pc, #104]	; (80094dc <strtof+0xa8>)
 8009474:	1c30      	adds	r0, r6, #0
 8009476:	f7fa fe7b 	bl	8004170 <__aeabi_fcmple>
 800947a:	2800      	cmp	r0, #0
 800947c:	d116      	bne.n	80094ac <strtof+0x78>
 800947e:	2201      	movs	r2, #1
 8009480:	0064      	lsls	r4, r4, #1
 8009482:	0864      	lsrs	r4, r4, #1
 8009484:	4252      	negs	r2, r2
 8009486:	4b16      	ldr	r3, [pc, #88]	; (80094e0 <strtof+0xac>)
 8009488:	0028      	movs	r0, r5
 800948a:	0021      	movs	r1, r4
 800948c:	f003 fc84 	bl	800cd98 <__aeabi_dcmpun>
 8009490:	2800      	cmp	r0, #0
 8009492:	d108      	bne.n	80094a6 <strtof+0x72>
 8009494:	2201      	movs	r2, #1
 8009496:	4b12      	ldr	r3, [pc, #72]	; (80094e0 <strtof+0xac>)
 8009498:	4252      	negs	r2, r2
 800949a:	0028      	movs	r0, r5
 800949c:	0021      	movs	r1, r4
 800949e:	f7fa fe2d 	bl	80040fc <__aeabi_dcmple>
 80094a2:	2800      	cmp	r0, #0
 80094a4:	d002      	beq.n	80094ac <strtof+0x78>
 80094a6:	2222      	movs	r2, #34	; 0x22
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	601a      	str	r2, [r3, #0]
 80094ac:	4640      	mov	r0, r8
 80094ae:	bc04      	pop	{r2}
 80094b0:	4690      	mov	r8, r2
 80094b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094b4:	480b      	ldr	r0, [pc, #44]	; (80094e4 <strtof+0xb0>)
 80094b6:	2c00      	cmp	r4, #0
 80094b8:	da07      	bge.n	80094ca <strtof+0x96>
 80094ba:	f003 f8eb 	bl	800c694 <nanf>
 80094be:	2380      	movs	r3, #128	; 0x80
 80094c0:	061b      	lsls	r3, r3, #24
 80094c2:	469c      	mov	ip, r3
 80094c4:	4484      	add	ip, r0
 80094c6:	46e0      	mov	r8, ip
 80094c8:	e7f0      	b.n	80094ac <strtof+0x78>
 80094ca:	f003 f8e3 	bl	800c694 <nanf>
 80094ce:	4680      	mov	r8, r0
 80094d0:	e7ec      	b.n	80094ac <strtof+0x78>
 80094d2:	46c0      	nop			; (mov r8, r8)
 80094d4:	20000004 	.word	0x20000004
 80094d8:	2000006c 	.word	0x2000006c
 80094dc:	7f7fffff 	.word	0x7f7fffff
 80094e0:	7fefffff 	.word	0x7fefffff
 80094e4:	080134cc 	.word	0x080134cc

080094e8 <_strtol_l.isra.0>:
 80094e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094ea:	4645      	mov	r5, r8
 80094ec:	4657      	mov	r7, sl
 80094ee:	464e      	mov	r6, r9
 80094f0:	46de      	mov	lr, fp
 80094f2:	b5e0      	push	{r5, r6, r7, lr}
 80094f4:	4681      	mov	r9, r0
 80094f6:	b083      	sub	sp, #12
 80094f8:	468a      	mov	sl, r1
 80094fa:	4690      	mov	r8, r2
 80094fc:	001d      	movs	r5, r3
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d03e      	beq.n	8009580 <_strtol_l.isra.0+0x98>
 8009502:	9300      	str	r3, [sp, #0]
 8009504:	2b24      	cmp	r3, #36	; 0x24
 8009506:	d83b      	bhi.n	8009580 <_strtol_l.isra.0+0x98>
 8009508:	000a      	movs	r2, r1
 800950a:	2008      	movs	r0, #8
 800950c:	4e47      	ldr	r6, [pc, #284]	; (800962c <_strtol_l.isra.0+0x144>)
 800950e:	0013      	movs	r3, r2
 8009510:	781c      	ldrb	r4, [r3, #0]
 8009512:	1c57      	adds	r7, r2, #1
 8009514:	5d31      	ldrb	r1, [r6, r4]
 8009516:	003a      	movs	r2, r7
 8009518:	4208      	tst	r0, r1
 800951a:	d1f8      	bne.n	800950e <_strtol_l.isra.0+0x26>
 800951c:	2c2d      	cmp	r4, #45	; 0x2d
 800951e:	d100      	bne.n	8009522 <_strtol_l.isra.0+0x3a>
 8009520:	e077      	b.n	8009612 <_strtol_l.isra.0+0x12a>
 8009522:	2c2b      	cmp	r4, #43	; 0x2b
 8009524:	d05d      	beq.n	80095e2 <_strtol_l.isra.0+0xfa>
 8009526:	2300      	movs	r3, #0
 8009528:	469b      	mov	fp, r3
 800952a:	2d00      	cmp	r5, #0
 800952c:	d048      	beq.n	80095c0 <_strtol_l.isra.0+0xd8>
 800952e:	2d10      	cmp	r5, #16
 8009530:	d05a      	beq.n	80095e8 <_strtol_l.isra.0+0x100>
 8009532:	4b3f      	ldr	r3, [pc, #252]	; (8009630 <_strtol_l.isra.0+0x148>)
 8009534:	9900      	ldr	r1, [sp, #0]
 8009536:	445b      	add	r3, fp
 8009538:	0018      	movs	r0, r3
 800953a:	9301      	str	r3, [sp, #4]
 800953c:	f7fa fcce 	bl	8003edc <__aeabi_uidivmod>
 8009540:	000b      	movs	r3, r1
 8009542:	0006      	movs	r6, r0
 8009544:	0021      	movs	r1, r4
 8009546:	2200      	movs	r2, #0
 8009548:	2000      	movs	r0, #0
 800954a:	001c      	movs	r4, r3
 800954c:	000b      	movs	r3, r1
 800954e:	3b30      	subs	r3, #48	; 0x30
 8009550:	2b09      	cmp	r3, #9
 8009552:	d907      	bls.n	8009564 <_strtol_l.isra.0+0x7c>
 8009554:	3b11      	subs	r3, #17
 8009556:	2b19      	cmp	r3, #25
 8009558:	d903      	bls.n	8009562 <_strtol_l.isra.0+0x7a>
 800955a:	000b      	movs	r3, r1
 800955c:	3b61      	subs	r3, #97	; 0x61
 800955e:	2b19      	cmp	r3, #25
 8009560:	d81a      	bhi.n	8009598 <_strtol_l.isra.0+0xb0>
 8009562:	330a      	adds	r3, #10
 8009564:	429d      	cmp	r5, r3
 8009566:	dd17      	ble.n	8009598 <_strtol_l.isra.0+0xb0>
 8009568:	2a00      	cmp	r2, #0
 800956a:	db26      	blt.n	80095ba <_strtol_l.isra.0+0xd2>
 800956c:	4286      	cmp	r6, r0
 800956e:	d324      	bcc.n	80095ba <_strtol_l.isra.0+0xd2>
 8009570:	d021      	beq.n	80095b6 <_strtol_l.isra.0+0xce>
 8009572:	9a00      	ldr	r2, [sp, #0]
 8009574:	4350      	muls	r0, r2
 8009576:	2201      	movs	r2, #1
 8009578:	1818      	adds	r0, r3, r0
 800957a:	7839      	ldrb	r1, [r7, #0]
 800957c:	3701      	adds	r7, #1
 800957e:	e7e5      	b.n	800954c <_strtol_l.isra.0+0x64>
 8009580:	f7fd fd12 	bl	8006fa8 <__errno>
 8009584:	2316      	movs	r3, #22
 8009586:	6003      	str	r3, [r0, #0]
 8009588:	2000      	movs	r0, #0
 800958a:	b003      	add	sp, #12
 800958c:	bc3c      	pop	{r2, r3, r4, r5}
 800958e:	4690      	mov	r8, r2
 8009590:	4699      	mov	r9, r3
 8009592:	46a2      	mov	sl, r4
 8009594:	46ab      	mov	fp, r5
 8009596:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009598:	2a00      	cmp	r2, #0
 800959a:	db30      	blt.n	80095fe <_strtol_l.isra.0+0x116>
 800959c:	465b      	mov	r3, fp
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d000      	beq.n	80095a4 <_strtol_l.isra.0+0xbc>
 80095a2:	4240      	negs	r0, r0
 80095a4:	4643      	mov	r3, r8
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d0ef      	beq.n	800958a <_strtol_l.isra.0+0xa2>
 80095aa:	2a00      	cmp	r2, #0
 80095ac:	d138      	bne.n	8009620 <_strtol_l.isra.0+0x138>
 80095ae:	4643      	mov	r3, r8
 80095b0:	4652      	mov	r2, sl
 80095b2:	601a      	str	r2, [r3, #0]
 80095b4:	e7e9      	b.n	800958a <_strtol_l.isra.0+0xa2>
 80095b6:	429c      	cmp	r4, r3
 80095b8:	dadb      	bge.n	8009572 <_strtol_l.isra.0+0x8a>
 80095ba:	2201      	movs	r2, #1
 80095bc:	4252      	negs	r2, r2
 80095be:	e7dc      	b.n	800957a <_strtol_l.isra.0+0x92>
 80095c0:	2c30      	cmp	r4, #48	; 0x30
 80095c2:	d003      	beq.n	80095cc <_strtol_l.isra.0+0xe4>
 80095c4:	230a      	movs	r3, #10
 80095c6:	250a      	movs	r5, #10
 80095c8:	9300      	str	r3, [sp, #0]
 80095ca:	e7b2      	b.n	8009532 <_strtol_l.isra.0+0x4a>
 80095cc:	2220      	movs	r2, #32
 80095ce:	783b      	ldrb	r3, [r7, #0]
 80095d0:	4393      	bics	r3, r2
 80095d2:	2b58      	cmp	r3, #88	; 0x58
 80095d4:	d126      	bne.n	8009624 <_strtol_l.isra.0+0x13c>
 80095d6:	2310      	movs	r3, #16
 80095d8:	787c      	ldrb	r4, [r7, #1]
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	3702      	adds	r7, #2
 80095de:	2510      	movs	r5, #16
 80095e0:	e7a7      	b.n	8009532 <_strtol_l.isra.0+0x4a>
 80095e2:	783c      	ldrb	r4, [r7, #0]
 80095e4:	1c9f      	adds	r7, r3, #2
 80095e6:	e79e      	b.n	8009526 <_strtol_l.isra.0+0x3e>
 80095e8:	2310      	movs	r3, #16
 80095ea:	9300      	str	r3, [sp, #0]
 80095ec:	2c30      	cmp	r4, #48	; 0x30
 80095ee:	d1a0      	bne.n	8009532 <_strtol_l.isra.0+0x4a>
 80095f0:	2220      	movs	r2, #32
 80095f2:	783b      	ldrb	r3, [r7, #0]
 80095f4:	4393      	bics	r3, r2
 80095f6:	2b58      	cmp	r3, #88	; 0x58
 80095f8:	d0ed      	beq.n	80095d6 <_strtol_l.isra.0+0xee>
 80095fa:	9500      	str	r5, [sp, #0]
 80095fc:	e799      	b.n	8009532 <_strtol_l.isra.0+0x4a>
 80095fe:	2322      	movs	r3, #34	; 0x22
 8009600:	464a      	mov	r2, r9
 8009602:	6013      	str	r3, [r2, #0]
 8009604:	4643      	mov	r3, r8
 8009606:	2b00      	cmp	r3, #0
 8009608:	d008      	beq.n	800961c <_strtol_l.isra.0+0x134>
 800960a:	1e7b      	subs	r3, r7, #1
 800960c:	469a      	mov	sl, r3
 800960e:	9801      	ldr	r0, [sp, #4]
 8009610:	e7cd      	b.n	80095ae <_strtol_l.isra.0+0xc6>
 8009612:	783c      	ldrb	r4, [r7, #0]
 8009614:	1c9f      	adds	r7, r3, #2
 8009616:	2301      	movs	r3, #1
 8009618:	469b      	mov	fp, r3
 800961a:	e786      	b.n	800952a <_strtol_l.isra.0+0x42>
 800961c:	9801      	ldr	r0, [sp, #4]
 800961e:	e7b4      	b.n	800958a <_strtol_l.isra.0+0xa2>
 8009620:	9001      	str	r0, [sp, #4]
 8009622:	e7f2      	b.n	800960a <_strtol_l.isra.0+0x122>
 8009624:	2308      	movs	r3, #8
 8009626:	2508      	movs	r5, #8
 8009628:	9300      	str	r3, [sp, #0]
 800962a:	e782      	b.n	8009532 <_strtol_l.isra.0+0x4a>
 800962c:	08012aa9 	.word	0x08012aa9
 8009630:	7fffffff 	.word	0x7fffffff

08009634 <_strtol_r>:
 8009634:	b510      	push	{r4, lr}
 8009636:	f7ff ff57 	bl	80094e8 <_strtol_l.isra.0>
 800963a:	bd10      	pop	{r4, pc}

0800963c <strtol_l>:
 800963c:	b510      	push	{r4, lr}
 800963e:	0004      	movs	r4, r0
 8009640:	0013      	movs	r3, r2
 8009642:	4a03      	ldr	r2, [pc, #12]	; (8009650 <strtol_l+0x14>)
 8009644:	6810      	ldr	r0, [r2, #0]
 8009646:	000a      	movs	r2, r1
 8009648:	0021      	movs	r1, r4
 800964a:	f7ff ff4d 	bl	80094e8 <_strtol_l.isra.0>
 800964e:	bd10      	pop	{r4, pc}
 8009650:	20000004 	.word	0x20000004

08009654 <strtol>:
 8009654:	b510      	push	{r4, lr}
 8009656:	0004      	movs	r4, r0
 8009658:	0013      	movs	r3, r2
 800965a:	4a03      	ldr	r2, [pc, #12]	; (8009668 <strtol+0x14>)
 800965c:	6810      	ldr	r0, [r2, #0]
 800965e:	000a      	movs	r2, r1
 8009660:	0021      	movs	r1, r4
 8009662:	f7ff ff41 	bl	80094e8 <_strtol_l.isra.0>
 8009666:	bd10      	pop	{r4, pc}
 8009668:	20000004 	.word	0x20000004

0800966c <__swbuf_r>:
 800966c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800966e:	0005      	movs	r5, r0
 8009670:	000e      	movs	r6, r1
 8009672:	0014      	movs	r4, r2
 8009674:	2800      	cmp	r0, #0
 8009676:	d002      	beq.n	800967e <__swbuf_r+0x12>
 8009678:	6983      	ldr	r3, [r0, #24]
 800967a:	2b00      	cmp	r3, #0
 800967c:	d029      	beq.n	80096d2 <__swbuf_r+0x66>
 800967e:	4b2d      	ldr	r3, [pc, #180]	; (8009734 <__swbuf_r+0xc8>)
 8009680:	429c      	cmp	r4, r3
 8009682:	d02b      	beq.n	80096dc <__swbuf_r+0x70>
 8009684:	4b2c      	ldr	r3, [pc, #176]	; (8009738 <__swbuf_r+0xcc>)
 8009686:	429c      	cmp	r4, r3
 8009688:	d046      	beq.n	8009718 <__swbuf_r+0xac>
 800968a:	4b2c      	ldr	r3, [pc, #176]	; (800973c <__swbuf_r+0xd0>)
 800968c:	429c      	cmp	r4, r3
 800968e:	d04e      	beq.n	800972e <__swbuf_r+0xc2>
 8009690:	69a3      	ldr	r3, [r4, #24]
 8009692:	60a3      	str	r3, [r4, #8]
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	071b      	lsls	r3, r3, #28
 8009698:	d526      	bpl.n	80096e8 <__swbuf_r+0x7c>
 800969a:	6923      	ldr	r3, [r4, #16]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d023      	beq.n	80096e8 <__swbuf_r+0x7c>
 80096a0:	22ff      	movs	r2, #255	; 0xff
 80096a2:	b2f7      	uxtb	r7, r6
 80096a4:	6961      	ldr	r1, [r4, #20]
 80096a6:	4016      	ands	r6, r2
 80096a8:	6822      	ldr	r2, [r4, #0]
 80096aa:	1ad3      	subs	r3, r2, r3
 80096ac:	4299      	cmp	r1, r3
 80096ae:	dd2a      	ble.n	8009706 <__swbuf_r+0x9a>
 80096b0:	3301      	adds	r3, #1
 80096b2:	68a1      	ldr	r1, [r4, #8]
 80096b4:	3901      	subs	r1, #1
 80096b6:	60a1      	str	r1, [r4, #8]
 80096b8:	1c51      	adds	r1, r2, #1
 80096ba:	6021      	str	r1, [r4, #0]
 80096bc:	7017      	strb	r7, [r2, #0]
 80096be:	6962      	ldr	r2, [r4, #20]
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d02b      	beq.n	800971c <__swbuf_r+0xb0>
 80096c4:	89a3      	ldrh	r3, [r4, #12]
 80096c6:	07db      	lsls	r3, r3, #31
 80096c8:	d501      	bpl.n	80096ce <__swbuf_r+0x62>
 80096ca:	2e0a      	cmp	r6, #10
 80096cc:	d026      	beq.n	800971c <__swbuf_r+0xb0>
 80096ce:	0030      	movs	r0, r6
 80096d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096d2:	f001 fb51 	bl	800ad78 <__sinit>
 80096d6:	4b17      	ldr	r3, [pc, #92]	; (8009734 <__swbuf_r+0xc8>)
 80096d8:	429c      	cmp	r4, r3
 80096da:	d1d3      	bne.n	8009684 <__swbuf_r+0x18>
 80096dc:	686c      	ldr	r4, [r5, #4]
 80096de:	69a3      	ldr	r3, [r4, #24]
 80096e0:	60a3      	str	r3, [r4, #8]
 80096e2:	89a3      	ldrh	r3, [r4, #12]
 80096e4:	071b      	lsls	r3, r3, #28
 80096e6:	d4d8      	bmi.n	800969a <__swbuf_r+0x2e>
 80096e8:	0021      	movs	r1, r4
 80096ea:	0028      	movs	r0, r5
 80096ec:	f000 f834 	bl	8009758 <__swsetup_r>
 80096f0:	2800      	cmp	r0, #0
 80096f2:	d119      	bne.n	8009728 <__swbuf_r+0xbc>
 80096f4:	22ff      	movs	r2, #255	; 0xff
 80096f6:	6923      	ldr	r3, [r4, #16]
 80096f8:	b2f7      	uxtb	r7, r6
 80096fa:	6961      	ldr	r1, [r4, #20]
 80096fc:	4016      	ands	r6, r2
 80096fe:	6822      	ldr	r2, [r4, #0]
 8009700:	1ad3      	subs	r3, r2, r3
 8009702:	4299      	cmp	r1, r3
 8009704:	dcd4      	bgt.n	80096b0 <__swbuf_r+0x44>
 8009706:	0021      	movs	r1, r4
 8009708:	0028      	movs	r0, r5
 800970a:	f001 f9fb 	bl	800ab04 <_fflush_r>
 800970e:	2800      	cmp	r0, #0
 8009710:	d10a      	bne.n	8009728 <__swbuf_r+0xbc>
 8009712:	6822      	ldr	r2, [r4, #0]
 8009714:	2301      	movs	r3, #1
 8009716:	e7cc      	b.n	80096b2 <__swbuf_r+0x46>
 8009718:	68ac      	ldr	r4, [r5, #8]
 800971a:	e7b9      	b.n	8009690 <__swbuf_r+0x24>
 800971c:	0021      	movs	r1, r4
 800971e:	0028      	movs	r0, r5
 8009720:	f001 f9f0 	bl	800ab04 <_fflush_r>
 8009724:	2800      	cmp	r0, #0
 8009726:	d0d2      	beq.n	80096ce <__swbuf_r+0x62>
 8009728:	2601      	movs	r6, #1
 800972a:	4276      	negs	r6, r6
 800972c:	e7cf      	b.n	80096ce <__swbuf_r+0x62>
 800972e:	68ec      	ldr	r4, [r5, #12]
 8009730:	e7ae      	b.n	8009690 <__swbuf_r+0x24>
 8009732:	46c0      	nop			; (mov r8, r8)
 8009734:	08012bec 	.word	0x08012bec
 8009738:	08012bcc 	.word	0x08012bcc
 800973c:	08012bac 	.word	0x08012bac

08009740 <__swbuf>:
 8009740:	b510      	push	{r4, lr}
 8009742:	4b04      	ldr	r3, [pc, #16]	; (8009754 <__swbuf+0x14>)
 8009744:	000a      	movs	r2, r1
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	0001      	movs	r1, r0
 800974a:	0018      	movs	r0, r3
 800974c:	f7ff ff8e 	bl	800966c <__swbuf_r>
 8009750:	bd10      	pop	{r4, pc}
 8009752:	46c0      	nop			; (mov r8, r8)
 8009754:	20000004 	.word	0x20000004

08009758 <__swsetup_r>:
 8009758:	4b3e      	ldr	r3, [pc, #248]	; (8009854 <__swsetup_r+0xfc>)
 800975a:	b570      	push	{r4, r5, r6, lr}
 800975c:	681d      	ldr	r5, [r3, #0]
 800975e:	0006      	movs	r6, r0
 8009760:	000c      	movs	r4, r1
 8009762:	2d00      	cmp	r5, #0
 8009764:	d002      	beq.n	800976c <__swsetup_r+0x14>
 8009766:	69ab      	ldr	r3, [r5, #24]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d01b      	beq.n	80097a4 <__swsetup_r+0x4c>
 800976c:	4b3a      	ldr	r3, [pc, #232]	; (8009858 <__swsetup_r+0x100>)
 800976e:	429c      	cmp	r4, r3
 8009770:	d01e      	beq.n	80097b0 <__swsetup_r+0x58>
 8009772:	4b3a      	ldr	r3, [pc, #232]	; (800985c <__swsetup_r+0x104>)
 8009774:	429c      	cmp	r4, r3
 8009776:	d04c      	beq.n	8009812 <__swsetup_r+0xba>
 8009778:	4b39      	ldr	r3, [pc, #228]	; (8009860 <__swsetup_r+0x108>)
 800977a:	429c      	cmp	r4, r3
 800977c:	d060      	beq.n	8009840 <__swsetup_r+0xe8>
 800977e:	230c      	movs	r3, #12
 8009780:	5ee2      	ldrsh	r2, [r4, r3]
 8009782:	b293      	uxth	r3, r2
 8009784:	0719      	lsls	r1, r3, #28
 8009786:	d519      	bpl.n	80097bc <__swsetup_r+0x64>
 8009788:	6921      	ldr	r1, [r4, #16]
 800978a:	2900      	cmp	r1, #0
 800978c:	d021      	beq.n	80097d2 <__swsetup_r+0x7a>
 800978e:	07da      	lsls	r2, r3, #31
 8009790:	d52e      	bpl.n	80097f0 <__swsetup_r+0x98>
 8009792:	2300      	movs	r3, #0
 8009794:	60a3      	str	r3, [r4, #8]
 8009796:	6963      	ldr	r3, [r4, #20]
 8009798:	2000      	movs	r0, #0
 800979a:	425b      	negs	r3, r3
 800979c:	61a3      	str	r3, [r4, #24]
 800979e:	2900      	cmp	r1, #0
 80097a0:	d02e      	beq.n	8009800 <__swsetup_r+0xa8>
 80097a2:	bd70      	pop	{r4, r5, r6, pc}
 80097a4:	0028      	movs	r0, r5
 80097a6:	f001 fae7 	bl	800ad78 <__sinit>
 80097aa:	4b2b      	ldr	r3, [pc, #172]	; (8009858 <__swsetup_r+0x100>)
 80097ac:	429c      	cmp	r4, r3
 80097ae:	d1e0      	bne.n	8009772 <__swsetup_r+0x1a>
 80097b0:	686c      	ldr	r4, [r5, #4]
 80097b2:	230c      	movs	r3, #12
 80097b4:	5ee2      	ldrsh	r2, [r4, r3]
 80097b6:	b293      	uxth	r3, r2
 80097b8:	0719      	lsls	r1, r3, #28
 80097ba:	d4e5      	bmi.n	8009788 <__swsetup_r+0x30>
 80097bc:	06d9      	lsls	r1, r3, #27
 80097be:	d541      	bpl.n	8009844 <__swsetup_r+0xec>
 80097c0:	075b      	lsls	r3, r3, #29
 80097c2:	d428      	bmi.n	8009816 <__swsetup_r+0xbe>
 80097c4:	6921      	ldr	r1, [r4, #16]
 80097c6:	2308      	movs	r3, #8
 80097c8:	4313      	orrs	r3, r2
 80097ca:	81a3      	strh	r3, [r4, #12]
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	2900      	cmp	r1, #0
 80097d0:	d1dd      	bne.n	800978e <__swsetup_r+0x36>
 80097d2:	22a0      	movs	r2, #160	; 0xa0
 80097d4:	2080      	movs	r0, #128	; 0x80
 80097d6:	0092      	lsls	r2, r2, #2
 80097d8:	0080      	lsls	r0, r0, #2
 80097da:	401a      	ands	r2, r3
 80097dc:	4282      	cmp	r2, r0
 80097de:	d0d6      	beq.n	800978e <__swsetup_r+0x36>
 80097e0:	0021      	movs	r1, r4
 80097e2:	0030      	movs	r0, r6
 80097e4:	f001 ff70 	bl	800b6c8 <__smakebuf_r>
 80097e8:	89a3      	ldrh	r3, [r4, #12]
 80097ea:	6921      	ldr	r1, [r4, #16]
 80097ec:	07da      	lsls	r2, r3, #31
 80097ee:	d4d0      	bmi.n	8009792 <__swsetup_r+0x3a>
 80097f0:	2200      	movs	r2, #0
 80097f2:	079b      	lsls	r3, r3, #30
 80097f4:	d400      	bmi.n	80097f8 <__swsetup_r+0xa0>
 80097f6:	6962      	ldr	r2, [r4, #20]
 80097f8:	60a2      	str	r2, [r4, #8]
 80097fa:	2000      	movs	r0, #0
 80097fc:	2900      	cmp	r1, #0
 80097fe:	d1d0      	bne.n	80097a2 <__swsetup_r+0x4a>
 8009800:	220c      	movs	r2, #12
 8009802:	5ea3      	ldrsh	r3, [r4, r2]
 8009804:	061a      	lsls	r2, r3, #24
 8009806:	d5cc      	bpl.n	80097a2 <__swsetup_r+0x4a>
 8009808:	2240      	movs	r2, #64	; 0x40
 800980a:	4313      	orrs	r3, r2
 800980c:	81a3      	strh	r3, [r4, #12]
 800980e:	3801      	subs	r0, #1
 8009810:	e7c7      	b.n	80097a2 <__swsetup_r+0x4a>
 8009812:	68ac      	ldr	r4, [r5, #8]
 8009814:	e7b3      	b.n	800977e <__swsetup_r+0x26>
 8009816:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009818:	2900      	cmp	r1, #0
 800981a:	d00a      	beq.n	8009832 <__swsetup_r+0xda>
 800981c:	0023      	movs	r3, r4
 800981e:	3344      	adds	r3, #68	; 0x44
 8009820:	4299      	cmp	r1, r3
 8009822:	d004      	beq.n	800982e <__swsetup_r+0xd6>
 8009824:	0030      	movs	r0, r6
 8009826:	f7fd fca3 	bl	8007170 <_free_r>
 800982a:	230c      	movs	r3, #12
 800982c:	5ee2      	ldrsh	r2, [r4, r3]
 800982e:	2300      	movs	r3, #0
 8009830:	6363      	str	r3, [r4, #52]	; 0x34
 8009832:	2324      	movs	r3, #36	; 0x24
 8009834:	439a      	bics	r2, r3
 8009836:	2300      	movs	r3, #0
 8009838:	6921      	ldr	r1, [r4, #16]
 800983a:	6063      	str	r3, [r4, #4]
 800983c:	6021      	str	r1, [r4, #0]
 800983e:	e7c2      	b.n	80097c6 <__swsetup_r+0x6e>
 8009840:	68ec      	ldr	r4, [r5, #12]
 8009842:	e79c      	b.n	800977e <__swsetup_r+0x26>
 8009844:	2309      	movs	r3, #9
 8009846:	6033      	str	r3, [r6, #0]
 8009848:	2340      	movs	r3, #64	; 0x40
 800984a:	2001      	movs	r0, #1
 800984c:	431a      	orrs	r2, r3
 800984e:	81a2      	strh	r2, [r4, #12]
 8009850:	4240      	negs	r0, r0
 8009852:	e7a6      	b.n	80097a2 <__swsetup_r+0x4a>
 8009854:	20000004 	.word	0x20000004
 8009858:	08012bec 	.word	0x08012bec
 800985c:	08012bcc 	.word	0x08012bcc
 8009860:	08012bac 	.word	0x08012bac

08009864 <quorem>:
 8009864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009866:	4657      	mov	r7, sl
 8009868:	4645      	mov	r5, r8
 800986a:	46de      	mov	lr, fp
 800986c:	464e      	mov	r6, r9
 800986e:	b5e0      	push	{r5, r6, r7, lr}
 8009870:	690c      	ldr	r4, [r1, #16]
 8009872:	6903      	ldr	r3, [r0, #16]
 8009874:	b085      	sub	sp, #20
 8009876:	0007      	movs	r7, r0
 8009878:	4688      	mov	r8, r1
 800987a:	42a3      	cmp	r3, r4
 800987c:	da00      	bge.n	8009880 <quorem+0x1c>
 800987e:	e099      	b.n	80099b4 <quorem+0x150>
 8009880:	2114      	movs	r1, #20
 8009882:	2214      	movs	r2, #20
 8009884:	468c      	mov	ip, r1
 8009886:	3c01      	subs	r4, #1
 8009888:	4484      	add	ip, r0
 800988a:	4442      	add	r2, r8
 800988c:	00a3      	lsls	r3, r4, #2
 800988e:	18d6      	adds	r6, r2, r3
 8009890:	4463      	add	r3, ip
 8009892:	9303      	str	r3, [sp, #12]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4661      	mov	r1, ip
 8009898:	469a      	mov	sl, r3
 800989a:	6833      	ldr	r3, [r6, #0]
 800989c:	9101      	str	r1, [sp, #4]
 800989e:	3301      	adds	r3, #1
 80098a0:	0019      	movs	r1, r3
 80098a2:	4650      	mov	r0, sl
 80098a4:	9202      	str	r2, [sp, #8]
 80098a6:	4699      	mov	r9, r3
 80098a8:	f7fa fa92 	bl	8003dd0 <__udivsi3>
 80098ac:	0005      	movs	r5, r0
 80098ae:	45ca      	cmp	sl, r9
 80098b0:	d341      	bcc.n	8009936 <quorem+0xd2>
 80098b2:	9901      	ldr	r1, [sp, #4]
 80098b4:	2300      	movs	r3, #0
 80098b6:	468a      	mov	sl, r1
 80098b8:	46a4      	mov	ip, r4
 80098ba:	4650      	mov	r0, sl
 80098bc:	2100      	movs	r1, #0
 80098be:	001c      	movs	r4, r3
 80098c0:	46ba      	mov	sl, r7
 80098c2:	9a02      	ldr	r2, [sp, #8]
 80098c4:	9600      	str	r6, [sp, #0]
 80098c6:	ca08      	ldmia	r2!, {r3}
 80098c8:	041e      	lsls	r6, r3, #16
 80098ca:	0c36      	lsrs	r6, r6, #16
 80098cc:	436e      	muls	r6, r5
 80098ce:	46b3      	mov	fp, r6
 80098d0:	44a3      	add	fp, r4
 80098d2:	465c      	mov	r4, fp
 80098d4:	0c1b      	lsrs	r3, r3, #16
 80098d6:	436b      	muls	r3, r5
 80098d8:	0c26      	lsrs	r6, r4, #16
 80098da:	199e      	adds	r6, r3, r6
 80098dc:	6803      	ldr	r3, [r0, #0]
 80098de:	0c34      	lsrs	r4, r6, #16
 80098e0:	041f      	lsls	r7, r3, #16
 80098e2:	0c3f      	lsrs	r7, r7, #16
 80098e4:	187f      	adds	r7, r7, r1
 80098e6:	4659      	mov	r1, fp
 80098e8:	0409      	lsls	r1, r1, #16
 80098ea:	0c09      	lsrs	r1, r1, #16
 80098ec:	1a7f      	subs	r7, r7, r1
 80098ee:	0431      	lsls	r1, r6, #16
 80098f0:	0c09      	lsrs	r1, r1, #16
 80098f2:	0c1b      	lsrs	r3, r3, #16
 80098f4:	1a5b      	subs	r3, r3, r1
 80098f6:	1439      	asrs	r1, r7, #16
 80098f8:	185b      	adds	r3, r3, r1
 80098fa:	043e      	lsls	r6, r7, #16
 80098fc:	1419      	asrs	r1, r3, #16
 80098fe:	0c36      	lsrs	r6, r6, #16
 8009900:	041b      	lsls	r3, r3, #16
 8009902:	4333      	orrs	r3, r6
 8009904:	c008      	stmia	r0!, {r3}
 8009906:	9b00      	ldr	r3, [sp, #0]
 8009908:	4293      	cmp	r3, r2
 800990a:	d2dc      	bcs.n	80098c6 <quorem+0x62>
 800990c:	001e      	movs	r6, r3
 800990e:	9b03      	ldr	r3, [sp, #12]
 8009910:	4664      	mov	r4, ip
 8009912:	681a      	ldr	r2, [r3, #0]
 8009914:	4657      	mov	r7, sl
 8009916:	9200      	str	r2, [sp, #0]
 8009918:	2a00      	cmp	r2, #0
 800991a:	d10c      	bne.n	8009936 <quorem+0xd2>
 800991c:	9a01      	ldr	r2, [sp, #4]
 800991e:	3b04      	subs	r3, #4
 8009920:	4293      	cmp	r3, r2
 8009922:	d804      	bhi.n	800992e <quorem+0xca>
 8009924:	e006      	b.n	8009934 <quorem+0xd0>
 8009926:	3b04      	subs	r3, #4
 8009928:	3c01      	subs	r4, #1
 800992a:	4293      	cmp	r3, r2
 800992c:	d902      	bls.n	8009934 <quorem+0xd0>
 800992e:	6819      	ldr	r1, [r3, #0]
 8009930:	2900      	cmp	r1, #0
 8009932:	d0f8      	beq.n	8009926 <quorem+0xc2>
 8009934:	613c      	str	r4, [r7, #16]
 8009936:	4641      	mov	r1, r8
 8009938:	0038      	movs	r0, r7
 800993a:	f002 fa8b 	bl	800be54 <__mcmp>
 800993e:	2800      	cmp	r0, #0
 8009940:	db30      	blt.n	80099a4 <quorem+0x140>
 8009942:	2300      	movs	r3, #0
 8009944:	3501      	adds	r5, #1
 8009946:	46a0      	mov	r8, r4
 8009948:	46ac      	mov	ip, r5
 800994a:	001c      	movs	r4, r3
 800994c:	9901      	ldr	r1, [sp, #4]
 800994e:	9802      	ldr	r0, [sp, #8]
 8009950:	680b      	ldr	r3, [r1, #0]
 8009952:	c820      	ldmia	r0!, {r5}
 8009954:	041a      	lsls	r2, r3, #16
 8009956:	0c12      	lsrs	r2, r2, #16
 8009958:	1912      	adds	r2, r2, r4
 800995a:	042c      	lsls	r4, r5, #16
 800995c:	0c24      	lsrs	r4, r4, #16
 800995e:	1b12      	subs	r2, r2, r4
 8009960:	0c1b      	lsrs	r3, r3, #16
 8009962:	0c2c      	lsrs	r4, r5, #16
 8009964:	1b1b      	subs	r3, r3, r4
 8009966:	1414      	asrs	r4, r2, #16
 8009968:	191b      	adds	r3, r3, r4
 800996a:	0412      	lsls	r2, r2, #16
 800996c:	141c      	asrs	r4, r3, #16
 800996e:	0c12      	lsrs	r2, r2, #16
 8009970:	041b      	lsls	r3, r3, #16
 8009972:	4313      	orrs	r3, r2
 8009974:	c108      	stmia	r1!, {r3}
 8009976:	4286      	cmp	r6, r0
 8009978:	d2ea      	bcs.n	8009950 <quorem+0xec>
 800997a:	9a01      	ldr	r2, [sp, #4]
 800997c:	4644      	mov	r4, r8
 800997e:	4665      	mov	r5, ip
 8009980:	4694      	mov	ip, r2
 8009982:	00a3      	lsls	r3, r4, #2
 8009984:	4463      	add	r3, ip
 8009986:	6819      	ldr	r1, [r3, #0]
 8009988:	2900      	cmp	r1, #0
 800998a:	d10b      	bne.n	80099a4 <quorem+0x140>
 800998c:	3b04      	subs	r3, #4
 800998e:	4293      	cmp	r3, r2
 8009990:	d804      	bhi.n	800999c <quorem+0x138>
 8009992:	e006      	b.n	80099a2 <quorem+0x13e>
 8009994:	3b04      	subs	r3, #4
 8009996:	3c01      	subs	r4, #1
 8009998:	4293      	cmp	r3, r2
 800999a:	d902      	bls.n	80099a2 <quorem+0x13e>
 800999c:	6819      	ldr	r1, [r3, #0]
 800999e:	2900      	cmp	r1, #0
 80099a0:	d0f8      	beq.n	8009994 <quorem+0x130>
 80099a2:	613c      	str	r4, [r7, #16]
 80099a4:	0028      	movs	r0, r5
 80099a6:	b005      	add	sp, #20
 80099a8:	bc3c      	pop	{r2, r3, r4, r5}
 80099aa:	4690      	mov	r8, r2
 80099ac:	4699      	mov	r9, r3
 80099ae:	46a2      	mov	sl, r4
 80099b0:	46ab      	mov	fp, r5
 80099b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099b4:	2000      	movs	r0, #0
 80099b6:	e7f6      	b.n	80099a6 <quorem+0x142>

080099b8 <_dtoa_r>:
 80099b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80099ba:	4657      	mov	r7, sl
 80099bc:	464e      	mov	r6, r9
 80099be:	4645      	mov	r5, r8
 80099c0:	46de      	mov	lr, fp
 80099c2:	0014      	movs	r4, r2
 80099c4:	b5e0      	push	{r5, r6, r7, lr}
 80099c6:	001d      	movs	r5, r3
 80099c8:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099ca:	b09b      	sub	sp, #108	; 0x6c
 80099cc:	4682      	mov	sl, r0
 80099ce:	9f27      	ldr	r7, [sp, #156]	; 0x9c
 80099d0:	9402      	str	r4, [sp, #8]
 80099d2:	9503      	str	r5, [sp, #12]
 80099d4:	2e00      	cmp	r6, #0
 80099d6:	d100      	bne.n	80099da <_dtoa_r+0x22>
 80099d8:	e3c2      	b.n	800a160 <_dtoa_r+0x7a8>
 80099da:	6831      	ldr	r1, [r6, #0]
 80099dc:	2900      	cmp	r1, #0
 80099de:	d00a      	beq.n	80099f6 <_dtoa_r+0x3e>
 80099e0:	2301      	movs	r3, #1
 80099e2:	6872      	ldr	r2, [r6, #4]
 80099e4:	4093      	lsls	r3, r2
 80099e6:	604a      	str	r2, [r1, #4]
 80099e8:	608b      	str	r3, [r1, #8]
 80099ea:	f001 ff5d 	bl	800b8a8 <_Bfree>
 80099ee:	4653      	mov	r3, sl
 80099f0:	2200      	movs	r2, #0
 80099f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f4:	601a      	str	r2, [r3, #0]
 80099f6:	1e2e      	subs	r6, r5, #0
 80099f8:	da00      	bge.n	80099fc <_dtoa_r+0x44>
 80099fa:	e224      	b.n	8009e46 <_dtoa_r+0x48e>
 80099fc:	2300      	movs	r3, #0
 80099fe:	0032      	movs	r2, r6
 8009a00:	603b      	str	r3, [r7, #0]
 8009a02:	4bd3      	ldr	r3, [pc, #844]	; (8009d50 <_dtoa_r+0x398>)
 8009a04:	401a      	ands	r2, r3
 8009a06:	429a      	cmp	r2, r3
 8009a08:	d100      	bne.n	8009a0c <_dtoa_r+0x54>
 8009a0a:	e227      	b.n	8009e5c <_dtoa_r+0x4a4>
 8009a0c:	9b02      	ldr	r3, [sp, #8]
 8009a0e:	9c03      	ldr	r4, [sp, #12]
 8009a10:	0018      	movs	r0, r3
 8009a12:	0021      	movs	r1, r4
 8009a14:	2200      	movs	r2, #0
 8009a16:	2300      	movs	r3, #0
 8009a18:	9008      	str	r0, [sp, #32]
 8009a1a:	9109      	str	r1, [sp, #36]	; 0x24
 8009a1c:	f7fa fb5e 	bl	80040dc <__aeabi_dcmpeq>
 8009a20:	2800      	cmp	r0, #0
 8009a22:	d013      	beq.n	8009a4c <_dtoa_r+0x94>
 8009a24:	2301      	movs	r3, #1
 8009a26:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009a28:	6013      	str	r3, [r2, #0]
 8009a2a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d100      	bne.n	8009a32 <_dtoa_r+0x7a>
 8009a30:	e3a4      	b.n	800a17c <_dtoa_r+0x7c4>
 8009a32:	4bc8      	ldr	r3, [pc, #800]	; (8009d54 <_dtoa_r+0x39c>)
 8009a34:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8009a36:	6013      	str	r3, [r2, #0]
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	9306      	str	r3, [sp, #24]
 8009a3c:	9806      	ldr	r0, [sp, #24]
 8009a3e:	b01b      	add	sp, #108	; 0x6c
 8009a40:	bc3c      	pop	{r2, r3, r4, r5}
 8009a42:	4690      	mov	r8, r2
 8009a44:	4699      	mov	r9, r3
 8009a46:	46a2      	mov	sl, r4
 8009a48:	46ab      	mov	fp, r5
 8009a4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a4c:	ab18      	add	r3, sp, #96	; 0x60
 8009a4e:	9301      	str	r3, [sp, #4]
 8009a50:	ab19      	add	r3, sp, #100	; 0x64
 8009a52:	9c08      	ldr	r4, [sp, #32]
 8009a54:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8009a56:	9300      	str	r3, [sp, #0]
 8009a58:	0022      	movs	r2, r4
 8009a5a:	002b      	movs	r3, r5
 8009a5c:	4650      	mov	r0, sl
 8009a5e:	f002 fb37 	bl	800c0d0 <__d2b>
 8009a62:	0d33      	lsrs	r3, r6, #20
 8009a64:	4683      	mov	fp, r0
 8009a66:	d000      	beq.n	8009a6a <_dtoa_r+0xb2>
 8009a68:	e20b      	b.n	8009e82 <_dtoa_r+0x4ca>
 8009a6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009a6c:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8009a6e:	18fc      	adds	r4, r7, r3
 8009a70:	4bb9      	ldr	r3, [pc, #740]	; (8009d58 <_dtoa_r+0x3a0>)
 8009a72:	18e3      	adds	r3, r4, r3
 8009a74:	2b20      	cmp	r3, #32
 8009a76:	dc01      	bgt.n	8009a7c <_dtoa_r+0xc4>
 8009a78:	f000 fc50 	bl	800a31c <_dtoa_r+0x964>
 8009a7c:	2240      	movs	r2, #64	; 0x40
 8009a7e:	1ad3      	subs	r3, r2, r3
 8009a80:	409e      	lsls	r6, r3
 8009a82:	4bb6      	ldr	r3, [pc, #728]	; (8009d5c <_dtoa_r+0x3a4>)
 8009a84:	9802      	ldr	r0, [sp, #8]
 8009a86:	18e3      	adds	r3, r4, r3
 8009a88:	40d8      	lsrs	r0, r3
 8009a8a:	4330      	orrs	r0, r6
 8009a8c:	f003 f9a2 	bl	800cdd4 <__aeabi_ui2d>
 8009a90:	2301      	movs	r3, #1
 8009a92:	4db3      	ldr	r5, [pc, #716]	; (8009d60 <_dtoa_r+0x3a8>)
 8009a94:	1e66      	subs	r6, r4, #1
 8009a96:	1949      	adds	r1, r1, r5
 8009a98:	930f      	str	r3, [sp, #60]	; 0x3c
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	4bb1      	ldr	r3, [pc, #708]	; (8009d64 <_dtoa_r+0x3ac>)
 8009a9e:	f7fc fd83 	bl	80065a8 <__aeabi_dsub>
 8009aa2:	4ab1      	ldr	r2, [pc, #708]	; (8009d68 <_dtoa_r+0x3b0>)
 8009aa4:	4bb1      	ldr	r3, [pc, #708]	; (8009d6c <_dtoa_r+0x3b4>)
 8009aa6:	f7fc fb13 	bl	80060d0 <__aeabi_dmul>
 8009aaa:	4ab1      	ldr	r2, [pc, #708]	; (8009d70 <_dtoa_r+0x3b8>)
 8009aac:	4bb1      	ldr	r3, [pc, #708]	; (8009d74 <_dtoa_r+0x3bc>)
 8009aae:	f7fb fb9f 	bl	80051f0 <__aeabi_dadd>
 8009ab2:	0004      	movs	r4, r0
 8009ab4:	0030      	movs	r0, r6
 8009ab6:	000d      	movs	r5, r1
 8009ab8:	f7fd f93e 	bl	8006d38 <__aeabi_i2d>
 8009abc:	4aae      	ldr	r2, [pc, #696]	; (8009d78 <_dtoa_r+0x3c0>)
 8009abe:	4baf      	ldr	r3, [pc, #700]	; (8009d7c <_dtoa_r+0x3c4>)
 8009ac0:	f7fc fb06 	bl	80060d0 <__aeabi_dmul>
 8009ac4:	0002      	movs	r2, r0
 8009ac6:	000b      	movs	r3, r1
 8009ac8:	0020      	movs	r0, r4
 8009aca:	0029      	movs	r1, r5
 8009acc:	f7fb fb90 	bl	80051f0 <__aeabi_dadd>
 8009ad0:	0004      	movs	r4, r0
 8009ad2:	000d      	movs	r5, r1
 8009ad4:	f7fd f8fa 	bl	8006ccc <__aeabi_d2iz>
 8009ad8:	2200      	movs	r2, #0
 8009ada:	4681      	mov	r9, r0
 8009adc:	2300      	movs	r3, #0
 8009ade:	0020      	movs	r0, r4
 8009ae0:	0029      	movs	r1, r5
 8009ae2:	f7fa fb01 	bl	80040e8 <__aeabi_dcmplt>
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	d00b      	beq.n	8009b02 <_dtoa_r+0x14a>
 8009aea:	4648      	mov	r0, r9
 8009aec:	f7fd f924 	bl	8006d38 <__aeabi_i2d>
 8009af0:	002b      	movs	r3, r5
 8009af2:	0022      	movs	r2, r4
 8009af4:	f7fa faf2 	bl	80040dc <__aeabi_dcmpeq>
 8009af8:	4243      	negs	r3, r0
 8009afa:	4158      	adcs	r0, r3
 8009afc:	464b      	mov	r3, r9
 8009afe:	1a1b      	subs	r3, r3, r0
 8009b00:	4699      	mov	r9, r3
 8009b02:	1bbe      	subs	r6, r7, r6
 8009b04:	1e73      	subs	r3, r6, #1
 8009b06:	4698      	mov	r8, r3
 8009b08:	464b      	mov	r3, r9
 8009b0a:	2b16      	cmp	r3, #22
 8009b0c:	d900      	bls.n	8009b10 <_dtoa_r+0x158>
 8009b0e:	e2f4      	b.n	800a0fa <_dtoa_r+0x742>
 8009b10:	9808      	ldr	r0, [sp, #32]
 8009b12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b14:	00da      	lsls	r2, r3, #3
 8009b16:	4b9a      	ldr	r3, [pc, #616]	; (8009d80 <_dtoa_r+0x3c8>)
 8009b18:	189b      	adds	r3, r3, r2
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	685b      	ldr	r3, [r3, #4]
 8009b1e:	f7fa fae3 	bl	80040e8 <__aeabi_dcmplt>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	d100      	bne.n	8009b28 <_dtoa_r+0x170>
 8009b26:	e2c8      	b.n	800a0ba <_dtoa_r+0x702>
 8009b28:	2301      	movs	r3, #1
 8009b2a:	425b      	negs	r3, r3
 8009b2c:	469c      	mov	ip, r3
 8009b2e:	2300      	movs	r3, #0
 8009b30:	930d      	str	r3, [sp, #52]	; 0x34
 8009b32:	2300      	movs	r3, #0
 8009b34:	9304      	str	r3, [sp, #16]
 8009b36:	4643      	mov	r3, r8
 8009b38:	44e1      	add	r9, ip
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	da00      	bge.n	8009b40 <_dtoa_r+0x188>
 8009b3e:	e2e4      	b.n	800a10a <_dtoa_r+0x752>
 8009b40:	464b      	mov	r3, r9
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	db00      	blt.n	8009b48 <_dtoa_r+0x190>
 8009b46:	e2bf      	b.n	800a0c8 <_dtoa_r+0x710>
 8009b48:	464a      	mov	r2, r9
 8009b4a:	9b04      	ldr	r3, [sp, #16]
 8009b4c:	9207      	str	r2, [sp, #28]
 8009b4e:	1a9b      	subs	r3, r3, r2
 8009b50:	9304      	str	r3, [sp, #16]
 8009b52:	4253      	negs	r3, r2
 8009b54:	930c      	str	r3, [sp, #48]	; 0x30
 8009b56:	2300      	movs	r3, #0
 8009b58:	4699      	mov	r9, r3
 8009b5a:	4653      	mov	r3, sl
 8009b5c:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8009b5e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009b60:	2401      	movs	r4, #1
 8009b62:	2b09      	cmp	r3, #9
 8009b64:	d900      	bls.n	8009b68 <_dtoa_r+0x1b0>
 8009b66:	e2bb      	b.n	800a0e0 <_dtoa_r+0x728>
 8009b68:	2b05      	cmp	r3, #5
 8009b6a:	dd02      	ble.n	8009b72 <_dtoa_r+0x1ba>
 8009b6c:	2400      	movs	r4, #0
 8009b6e:	3b04      	subs	r3, #4
 8009b70:	9324      	str	r3, [sp, #144]	; 0x90
 8009b72:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009b74:	2b03      	cmp	r3, #3
 8009b76:	d101      	bne.n	8009b7c <_dtoa_r+0x1c4>
 8009b78:	f000 fd12 	bl	800a5a0 <_dtoa_r+0xbe8>
 8009b7c:	dc00      	bgt.n	8009b80 <_dtoa_r+0x1c8>
 8009b7e:	e193      	b.n	8009ea8 <_dtoa_r+0x4f0>
 8009b80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009b82:	2b04      	cmp	r3, #4
 8009b84:	d000      	beq.n	8009b88 <_dtoa_r+0x1d0>
 8009b86:	e2d9      	b.n	800a13c <_dtoa_r+0x784>
 8009b88:	2301      	movs	r3, #1
 8009b8a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b8c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	dc01      	bgt.n	8009b96 <_dtoa_r+0x1de>
 8009b92:	f000 fcb3 	bl	800a4fc <_dtoa_r+0xb44>
 8009b96:	001d      	movs	r5, r3
 8009b98:	9312      	str	r3, [sp, #72]	; 0x48
 8009b9a:	930a      	str	r3, [sp, #40]	; 0x28
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	6073      	str	r3, [r6, #4]
 8009ba0:	2d17      	cmp	r5, #23
 8009ba2:	dc01      	bgt.n	8009ba8 <_dtoa_r+0x1f0>
 8009ba4:	f000 fef6 	bl	800a994 <_dtoa_r+0xfdc>
 8009ba8:	2201      	movs	r2, #1
 8009baa:	3304      	adds	r3, #4
 8009bac:	005b      	lsls	r3, r3, #1
 8009bae:	0018      	movs	r0, r3
 8009bb0:	3014      	adds	r0, #20
 8009bb2:	0011      	movs	r1, r2
 8009bb4:	3201      	adds	r2, #1
 8009bb6:	42a8      	cmp	r0, r5
 8009bb8:	d9f8      	bls.n	8009bac <_dtoa_r+0x1f4>
 8009bba:	6071      	str	r1, [r6, #4]
 8009bbc:	4650      	mov	r0, sl
 8009bbe:	f001 fe31 	bl	800b824 <_Balloc>
 8009bc2:	9006      	str	r0, [sp, #24]
 8009bc4:	2800      	cmp	r0, #0
 8009bc6:	d101      	bne.n	8009bcc <_dtoa_r+0x214>
 8009bc8:	f000 fedd 	bl	800a986 <_dtoa_r+0xfce>
 8009bcc:	4653      	mov	r3, sl
 8009bce:	9a06      	ldr	r2, [sp, #24]
 8009bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd2:	601a      	str	r2, [r3, #0]
 8009bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009bd6:	930e      	str	r3, [sp, #56]	; 0x38
 8009bd8:	2b0e      	cmp	r3, #14
 8009bda:	d900      	bls.n	8009bde <_dtoa_r+0x226>
 8009bdc:	e180      	b.n	8009ee0 <_dtoa_r+0x528>
 8009bde:	2c00      	cmp	r4, #0
 8009be0:	d100      	bne.n	8009be4 <_dtoa_r+0x22c>
 8009be2:	e17d      	b.n	8009ee0 <_dtoa_r+0x528>
 8009be4:	9807      	ldr	r0, [sp, #28]
 8009be6:	2800      	cmp	r0, #0
 8009be8:	dc01      	bgt.n	8009bee <_dtoa_r+0x236>
 8009bea:	f000 fd33 	bl	800a654 <_dtoa_r+0xc9c>
 8009bee:	210f      	movs	r1, #15
 8009bf0:	0002      	movs	r2, r0
 8009bf2:	4b63      	ldr	r3, [pc, #396]	; (8009d80 <_dtoa_r+0x3c8>)
 8009bf4:	400a      	ands	r2, r1
 8009bf6:	00d2      	lsls	r2, r2, #3
 8009bf8:	189b      	adds	r3, r3, r2
 8009bfa:	1106      	asrs	r6, r0, #4
 8009bfc:	681c      	ldr	r4, [r3, #0]
 8009bfe:	685d      	ldr	r5, [r3, #4]
 8009c00:	06f3      	lsls	r3, r6, #27
 8009c02:	d501      	bpl.n	8009c08 <_dtoa_r+0x250>
 8009c04:	f000 fcbe 	bl	800a584 <_dtoa_r+0xbcc>
 8009c08:	9a02      	ldr	r2, [sp, #8]
 8009c0a:	9b03      	ldr	r3, [sp, #12]
 8009c0c:	9210      	str	r2, [sp, #64]	; 0x40
 8009c0e:	9311      	str	r3, [sp, #68]	; 0x44
 8009c10:	2302      	movs	r3, #2
 8009c12:	9302      	str	r3, [sp, #8]
 8009c14:	2e00      	cmp	r6, #0
 8009c16:	d012      	beq.n	8009c3e <_dtoa_r+0x286>
 8009c18:	4f5a      	ldr	r7, [pc, #360]	; (8009d84 <_dtoa_r+0x3cc>)
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	4233      	tst	r3, r6
 8009c1e:	d00a      	beq.n	8009c36 <_dtoa_r+0x27e>
 8009c20:	9b02      	ldr	r3, [sp, #8]
 8009c22:	0020      	movs	r0, r4
 8009c24:	3301      	adds	r3, #1
 8009c26:	9302      	str	r3, [sp, #8]
 8009c28:	0029      	movs	r1, r5
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f7fc fa4f 	bl	80060d0 <__aeabi_dmul>
 8009c32:	0004      	movs	r4, r0
 8009c34:	000d      	movs	r5, r1
 8009c36:	1076      	asrs	r6, r6, #1
 8009c38:	3708      	adds	r7, #8
 8009c3a:	2e00      	cmp	r6, #0
 8009c3c:	d1ed      	bne.n	8009c1a <_dtoa_r+0x262>
 8009c3e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009c40:	9911      	ldr	r1, [sp, #68]	; 0x44
 8009c42:	0022      	movs	r2, r4
 8009c44:	002b      	movs	r3, r5
 8009c46:	f7fb fe3d 	bl	80058c4 <__aeabi_ddiv>
 8009c4a:	0006      	movs	r6, r0
 8009c4c:	000f      	movs	r7, r1
 8009c4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d009      	beq.n	8009c68 <_dtoa_r+0x2b0>
 8009c54:	2200      	movs	r2, #0
 8009c56:	4b4c      	ldr	r3, [pc, #304]	; (8009d88 <_dtoa_r+0x3d0>)
 8009c58:	0030      	movs	r0, r6
 8009c5a:	0039      	movs	r1, r7
 8009c5c:	f7fa fa44 	bl	80040e8 <__aeabi_dcmplt>
 8009c60:	2800      	cmp	r0, #0
 8009c62:	d001      	beq.n	8009c68 <_dtoa_r+0x2b0>
 8009c64:	f000 fdc6 	bl	800a7f4 <_dtoa_r+0xe3c>
 8009c68:	9802      	ldr	r0, [sp, #8]
 8009c6a:	f7fd f865 	bl	8006d38 <__aeabi_i2d>
 8009c6e:	0032      	movs	r2, r6
 8009c70:	003b      	movs	r3, r7
 8009c72:	f7fc fa2d 	bl	80060d0 <__aeabi_dmul>
 8009c76:	2200      	movs	r2, #0
 8009c78:	4b44      	ldr	r3, [pc, #272]	; (8009d8c <_dtoa_r+0x3d4>)
 8009c7a:	f7fb fab9 	bl	80051f0 <__aeabi_dadd>
 8009c7e:	4a44      	ldr	r2, [pc, #272]	; (8009d90 <_dtoa_r+0x3d8>)
 8009c80:	000b      	movs	r3, r1
 8009c82:	4694      	mov	ip, r2
 8009c84:	4463      	add	r3, ip
 8009c86:	9002      	str	r0, [sp, #8]
 8009c88:	9103      	str	r1, [sp, #12]
 8009c8a:	9303      	str	r3, [sp, #12]
 8009c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d101      	bne.n	8009c96 <_dtoa_r+0x2de>
 8009c92:	f000 fcaa 	bl	800a5ea <_dtoa_r+0xc32>
 8009c96:	9b07      	ldr	r3, [sp, #28]
 8009c98:	9313      	str	r3, [sp, #76]	; 0x4c
 8009c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c9c:	9310      	str	r3, [sp, #64]	; 0x40
 8009c9e:	0039      	movs	r1, r7
 8009ca0:	0030      	movs	r0, r6
 8009ca2:	f7fd f813 	bl	8006ccc <__aeabi_d2iz>
 8009ca6:	9b06      	ldr	r3, [sp, #24]
 8009ca8:	0005      	movs	r5, r0
 8009caa:	1c5c      	adds	r4, r3, #1
 8009cac:	f7fd f844 	bl	8006d38 <__aeabi_i2d>
 8009cb0:	0002      	movs	r2, r0
 8009cb2:	000b      	movs	r3, r1
 8009cb4:	0030      	movs	r0, r6
 8009cb6:	0039      	movs	r1, r7
 8009cb8:	f7fc fc76 	bl	80065a8 <__aeabi_dsub>
 8009cbc:	000f      	movs	r7, r1
 8009cbe:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009cc0:	4b2f      	ldr	r3, [pc, #188]	; (8009d80 <_dtoa_r+0x3c8>)
 8009cc2:	1e4a      	subs	r2, r1, #1
 8009cc4:	00d2      	lsls	r2, r2, #3
 8009cc6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cc8:	189b      	adds	r3, r3, r2
 8009cca:	3530      	adds	r5, #48	; 0x30
 8009ccc:	0006      	movs	r6, r0
 8009cce:	681a      	ldr	r2, [r3, #0]
 8009cd0:	685b      	ldr	r3, [r3, #4]
 8009cd2:	b2ed      	uxtb	r5, r5
 8009cd4:	2900      	cmp	r1, #0
 8009cd6:	d101      	bne.n	8009cdc <_dtoa_r+0x324>
 8009cd8:	f000 fd18 	bl	800a70c <_dtoa_r+0xd54>
 8009cdc:	2000      	movs	r0, #0
 8009cde:	492d      	ldr	r1, [pc, #180]	; (8009d94 <_dtoa_r+0x3dc>)
 8009ce0:	f7fb fdf0 	bl	80058c4 <__aeabi_ddiv>
 8009ce4:	9a02      	ldr	r2, [sp, #8]
 8009ce6:	9b03      	ldr	r3, [sp, #12]
 8009ce8:	f7fc fc5e 	bl	80065a8 <__aeabi_dsub>
 8009cec:	9b06      	ldr	r3, [sp, #24]
 8009cee:	0032      	movs	r2, r6
 8009cf0:	701d      	strb	r5, [r3, #0]
 8009cf2:	003b      	movs	r3, r7
 8009cf4:	9014      	str	r0, [sp, #80]	; 0x50
 8009cf6:	9115      	str	r1, [sp, #84]	; 0x54
 8009cf8:	f7fa fa0a 	bl	8004110 <__aeabi_dcmpgt>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	d001      	beq.n	8009d04 <_dtoa_r+0x34c>
 8009d00:	f000 fd50 	bl	800a7a4 <_dtoa_r+0xdec>
 8009d04:	0032      	movs	r2, r6
 8009d06:	003b      	movs	r3, r7
 8009d08:	2000      	movs	r0, #0
 8009d0a:	491f      	ldr	r1, [pc, #124]	; (8009d88 <_dtoa_r+0x3d0>)
 8009d0c:	f7fc fc4c 	bl	80065a8 <__aeabi_dsub>
 8009d10:	0002      	movs	r2, r0
 8009d12:	000b      	movs	r3, r1
 8009d14:	9814      	ldr	r0, [sp, #80]	; 0x50
 8009d16:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009d18:	f7fa f9fa 	bl	8004110 <__aeabi_dcmpgt>
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	d001      	beq.n	8009d24 <_dtoa_r+0x36c>
 8009d20:	f000 fe25 	bl	800a96e <_dtoa_r+0xfb6>
 8009d24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d101      	bne.n	8009d2e <_dtoa_r+0x376>
 8009d2a:	f000 fca7 	bl	800a67c <_dtoa_r+0xcc4>
 8009d2e:	9a06      	ldr	r2, [sp, #24]
 8009d30:	0021      	movs	r1, r4
 8009d32:	4694      	mov	ip, r2
 8009d34:	4463      	add	r3, ip
 8009d36:	9302      	str	r3, [sp, #8]
 8009d38:	464b      	mov	r3, r9
 8009d3a:	9316      	str	r3, [sp, #88]	; 0x58
 8009d3c:	4643      	mov	r3, r8
 8009d3e:	9317      	str	r3, [sp, #92]	; 0x5c
 8009d40:	465b      	mov	r3, fp
 8009d42:	46a1      	mov	r9, r4
 8009d44:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8009d46:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009d48:	46d3      	mov	fp, sl
 8009d4a:	9310      	str	r3, [sp, #64]	; 0x40
 8009d4c:	468a      	mov	sl, r1
 8009d4e:	e037      	b.n	8009dc0 <_dtoa_r+0x408>
 8009d50:	7ff00000 	.word	0x7ff00000
 8009d54:	08013381 	.word	0x08013381
 8009d58:	00000432 	.word	0x00000432
 8009d5c:	00000412 	.word	0x00000412
 8009d60:	fe100000 	.word	0xfe100000
 8009d64:	3ff80000 	.word	0x3ff80000
 8009d68:	636f4361 	.word	0x636f4361
 8009d6c:	3fd287a7 	.word	0x3fd287a7
 8009d70:	8b60c8b3 	.word	0x8b60c8b3
 8009d74:	3fc68a28 	.word	0x3fc68a28
 8009d78:	509f79fb 	.word	0x509f79fb
 8009d7c:	3fd34413 	.word	0x3fd34413
 8009d80:	08012d78 	.word	0x08012d78
 8009d84:	08012d50 	.word	0x08012d50
 8009d88:	3ff00000 	.word	0x3ff00000
 8009d8c:	401c0000 	.word	0x401c0000
 8009d90:	fcc00000 	.word	0xfcc00000
 8009d94:	3fe00000 	.word	0x3fe00000
 8009d98:	0032      	movs	r2, r6
 8009d9a:	003b      	movs	r3, r7
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	49de      	ldr	r1, [pc, #888]	; (800a118 <_dtoa_r+0x760>)
 8009da0:	f7fc fc02 	bl	80065a8 <__aeabi_dsub>
 8009da4:	0022      	movs	r2, r4
 8009da6:	002b      	movs	r3, r5
 8009da8:	f7fa f99e 	bl	80040e8 <__aeabi_dcmplt>
 8009dac:	2800      	cmp	r0, #0
 8009dae:	d001      	beq.n	8009db4 <_dtoa_r+0x3fc>
 8009db0:	f000 fdbe 	bl	800a930 <_dtoa_r+0xf78>
 8009db4:	9b02      	ldr	r3, [sp, #8]
 8009db6:	46ca      	mov	sl, r9
 8009db8:	4599      	cmp	r9, r3
 8009dba:	d101      	bne.n	8009dc0 <_dtoa_r+0x408>
 8009dbc:	f000 fc57 	bl	800a66e <_dtoa_r+0xcb6>
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	4bd6      	ldr	r3, [pc, #856]	; (800a11c <_dtoa_r+0x764>)
 8009dc4:	0020      	movs	r0, r4
 8009dc6:	0029      	movs	r1, r5
 8009dc8:	f7fc f982 	bl	80060d0 <__aeabi_dmul>
 8009dcc:	2200      	movs	r2, #0
 8009dce:	4bd3      	ldr	r3, [pc, #844]	; (800a11c <_dtoa_r+0x764>)
 8009dd0:	0004      	movs	r4, r0
 8009dd2:	000d      	movs	r5, r1
 8009dd4:	0030      	movs	r0, r6
 8009dd6:	0039      	movs	r1, r7
 8009dd8:	f7fc f97a 	bl	80060d0 <__aeabi_dmul>
 8009ddc:	000f      	movs	r7, r1
 8009dde:	0006      	movs	r6, r0
 8009de0:	f7fc ff74 	bl	8006ccc <__aeabi_d2iz>
 8009de4:	4680      	mov	r8, r0
 8009de6:	f7fc ffa7 	bl	8006d38 <__aeabi_i2d>
 8009dea:	0002      	movs	r2, r0
 8009dec:	000b      	movs	r3, r1
 8009dee:	0030      	movs	r0, r6
 8009df0:	0039      	movs	r1, r7
 8009df2:	f7fc fbd9 	bl	80065a8 <__aeabi_dsub>
 8009df6:	2301      	movs	r3, #1
 8009df8:	469c      	mov	ip, r3
 8009dfa:	4643      	mov	r3, r8
 8009dfc:	3330      	adds	r3, #48	; 0x30
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	4698      	mov	r8, r3
 8009e02:	4653      	mov	r3, sl
 8009e04:	4642      	mov	r2, r8
 8009e06:	701a      	strb	r2, [r3, #0]
 8009e08:	0022      	movs	r2, r4
 8009e0a:	002b      	movs	r3, r5
 8009e0c:	0006      	movs	r6, r0
 8009e0e:	000f      	movs	r7, r1
 8009e10:	44e1      	add	r9, ip
 8009e12:	f7fa f969 	bl	80040e8 <__aeabi_dcmplt>
 8009e16:	2800      	cmp	r0, #0
 8009e18:	d0be      	beq.n	8009d98 <_dtoa_r+0x3e0>
 8009e1a:	464c      	mov	r4, r9
 8009e1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e1e:	46da      	mov	sl, fp
 8009e20:	469b      	mov	fp, r3
 8009e22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009e24:	3301      	adds	r3, #1
 8009e26:	9307      	str	r3, [sp, #28]
 8009e28:	4659      	mov	r1, fp
 8009e2a:	4650      	mov	r0, sl
 8009e2c:	f001 fd3c 	bl	800b8a8 <_Bfree>
 8009e30:	2300      	movs	r3, #0
 8009e32:	9a07      	ldr	r2, [sp, #28]
 8009e34:	7023      	strb	r3, [r4, #0]
 8009e36:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009e38:	601a      	str	r2, [r3, #0]
 8009e3a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d100      	bne.n	8009e42 <_dtoa_r+0x48a>
 8009e40:	e5fc      	b.n	8009a3c <_dtoa_r+0x84>
 8009e42:	601c      	str	r4, [r3, #0]
 8009e44:	e5fa      	b.n	8009a3c <_dtoa_r+0x84>
 8009e46:	2301      	movs	r3, #1
 8009e48:	006e      	lsls	r6, r5, #1
 8009e4a:	0876      	lsrs	r6, r6, #1
 8009e4c:	0032      	movs	r2, r6
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	4bb3      	ldr	r3, [pc, #716]	; (800a120 <_dtoa_r+0x768>)
 8009e52:	9603      	str	r6, [sp, #12]
 8009e54:	401a      	ands	r2, r3
 8009e56:	429a      	cmp	r2, r3
 8009e58:	d000      	beq.n	8009e5c <_dtoa_r+0x4a4>
 8009e5a:	e5d7      	b.n	8009a0c <_dtoa_r+0x54>
 8009e5c:	4bb1      	ldr	r3, [pc, #708]	; (800a124 <_dtoa_r+0x76c>)
 8009e5e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009e60:	0336      	lsls	r6, r6, #12
 8009e62:	6013      	str	r3, [r2, #0]
 8009e64:	9b02      	ldr	r3, [sp, #8]
 8009e66:	0b36      	lsrs	r6, r6, #12
 8009e68:	431e      	orrs	r6, r3
 8009e6a:	d116      	bne.n	8009e9a <_dtoa_r+0x4e2>
 8009e6c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <_dtoa_r+0x4be>
 8009e72:	f000 fd92 	bl	800a99a <_dtoa_r+0xfe2>
 8009e76:	4bac      	ldr	r3, [pc, #688]	; (800a128 <_dtoa_r+0x770>)
 8009e78:	9306      	str	r3, [sp, #24]
 8009e7a:	3308      	adds	r3, #8
 8009e7c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8009e7e:	6013      	str	r3, [r2, #0]
 8009e80:	e5dc      	b.n	8009a3c <_dtoa_r+0x84>
 8009e82:	0020      	movs	r0, r4
 8009e84:	032a      	lsls	r2, r5, #12
 8009e86:	4ca4      	ldr	r4, [pc, #656]	; (800a118 <_dtoa_r+0x760>)
 8009e88:	0b12      	lsrs	r2, r2, #12
 8009e8a:	4314      	orrs	r4, r2
 8009e8c:	4aa7      	ldr	r2, [pc, #668]	; (800a12c <_dtoa_r+0x774>)
 8009e8e:	0021      	movs	r1, r4
 8009e90:	189e      	adds	r6, r3, r2
 8009e92:	2300      	movs	r3, #0
 8009e94:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8009e96:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e98:	e5ff      	b.n	8009a9a <_dtoa_r+0xe2>
 8009e9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d000      	beq.n	8009ea2 <_dtoa_r+0x4ea>
 8009ea0:	e31a      	b.n	800a4d8 <_dtoa_r+0xb20>
 8009ea2:	4ba3      	ldr	r3, [pc, #652]	; (800a130 <_dtoa_r+0x778>)
 8009ea4:	9306      	str	r3, [sp, #24]
 8009ea6:	e5c9      	b.n	8009a3c <_dtoa_r+0x84>
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	930b      	str	r3, [sp, #44]	; 0x2c
 8009eac:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009eae:	2b02      	cmp	r3, #2
 8009eb0:	d100      	bne.n	8009eb4 <_dtoa_r+0x4fc>
 8009eb2:	e66b      	b.n	8009b8c <_dtoa_r+0x1d4>
 8009eb4:	2400      	movs	r4, #0
 8009eb6:	4650      	mov	r0, sl
 8009eb8:	6074      	str	r4, [r6, #4]
 8009eba:	0021      	movs	r1, r4
 8009ebc:	f001 fcb2 	bl	800b824 <_Balloc>
 8009ec0:	9006      	str	r0, [sp, #24]
 8009ec2:	42a0      	cmp	r0, r4
 8009ec4:	d101      	bne.n	8009eca <_dtoa_r+0x512>
 8009ec6:	f000 fd5e 	bl	800a986 <_dtoa_r+0xfce>
 8009eca:	4653      	mov	r3, sl
 8009ecc:	9a06      	ldr	r2, [sp, #24]
 8009ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed0:	9425      	str	r4, [sp, #148]	; 0x94
 8009ed2:	601a      	str	r2, [r3, #0]
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ed8:	3b02      	subs	r3, #2
 8009eda:	930a      	str	r3, [sp, #40]	; 0x28
 8009edc:	9312      	str	r3, [sp, #72]	; 0x48
 8009ede:	930e      	str	r3, [sp, #56]	; 0x38
 8009ee0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	da00      	bge.n	8009ee8 <_dtoa_r+0x530>
 8009ee6:	e0c5      	b.n	800a074 <_dtoa_r+0x6bc>
 8009ee8:	9a07      	ldr	r2, [sp, #28]
 8009eea:	2a0e      	cmp	r2, #14
 8009eec:	dd00      	ble.n	8009ef0 <_dtoa_r+0x538>
 8009eee:	e0c1      	b.n	800a074 <_dtoa_r+0x6bc>
 8009ef0:	4b90      	ldr	r3, [pc, #576]	; (800a134 <_dtoa_r+0x77c>)
 8009ef2:	00d2      	lsls	r2, r2, #3
 8009ef4:	189b      	adds	r3, r3, r2
 8009ef6:	6818      	ldr	r0, [r3, #0]
 8009ef8:	6859      	ldr	r1, [r3, #4]
 8009efa:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009efc:	9004      	str	r0, [sp, #16]
 8009efe:	9105      	str	r1, [sp, #20]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	da15      	bge.n	8009f30 <_dtoa_r+0x578>
 8009f04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	dc12      	bgt.n	8009f30 <_dtoa_r+0x578>
 8009f0a:	d000      	beq.n	8009f0e <_dtoa_r+0x556>
 8009f0c:	e38b      	b.n	800a626 <_dtoa_r+0xc6e>
 8009f0e:	2200      	movs	r2, #0
 8009f10:	4b89      	ldr	r3, [pc, #548]	; (800a138 <_dtoa_r+0x780>)
 8009f12:	f7fc f8dd 	bl	80060d0 <__aeabi_dmul>
 8009f16:	9a02      	ldr	r2, [sp, #8]
 8009f18:	9b03      	ldr	r3, [sp, #12]
 8009f1a:	f7fa f903 	bl	8004124 <__aeabi_dcmpge>
 8009f1e:	2700      	movs	r7, #0
 8009f20:	2600      	movs	r6, #0
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d100      	bne.n	8009f28 <_dtoa_r+0x570>
 8009f26:	e302      	b.n	800a52e <_dtoa_r+0xb76>
 8009f28:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8009f2a:	9c06      	ldr	r4, [sp, #24]
 8009f2c:	43dd      	mvns	r5, r3
 8009f2e:	e304      	b.n	800a53a <_dtoa_r+0xb82>
 8009f30:	9e02      	ldr	r6, [sp, #8]
 8009f32:	9f03      	ldr	r7, [sp, #12]
 8009f34:	9a04      	ldr	r2, [sp, #16]
 8009f36:	9b05      	ldr	r3, [sp, #20]
 8009f38:	0030      	movs	r0, r6
 8009f3a:	0039      	movs	r1, r7
 8009f3c:	f7fb fcc2 	bl	80058c4 <__aeabi_ddiv>
 8009f40:	f7fc fec4 	bl	8006ccc <__aeabi_d2iz>
 8009f44:	0005      	movs	r5, r0
 8009f46:	f7fc fef7 	bl	8006d38 <__aeabi_i2d>
 8009f4a:	9a04      	ldr	r2, [sp, #16]
 8009f4c:	9b05      	ldr	r3, [sp, #20]
 8009f4e:	f7fc f8bf 	bl	80060d0 <__aeabi_dmul>
 8009f52:	0002      	movs	r2, r0
 8009f54:	000b      	movs	r3, r1
 8009f56:	0030      	movs	r0, r6
 8009f58:	0039      	movs	r1, r7
 8009f5a:	f7fc fb25 	bl	80065a8 <__aeabi_dsub>
 8009f5e:	002b      	movs	r3, r5
 8009f60:	9a06      	ldr	r2, [sp, #24]
 8009f62:	3330      	adds	r3, #48	; 0x30
 8009f64:	7013      	strb	r3, [r2, #0]
 8009f66:	9b07      	ldr	r3, [sp, #28]
 8009f68:	0006      	movs	r6, r0
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	9307      	str	r3, [sp, #28]
 8009f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f70:	000f      	movs	r7, r1
 8009f72:	1c54      	adds	r4, r2, #1
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d050      	beq.n	800a01a <_dtoa_r+0x662>
 8009f78:	2200      	movs	r2, #0
 8009f7a:	4b68      	ldr	r3, [pc, #416]	; (800a11c <_dtoa_r+0x764>)
 8009f7c:	f7fc f8a8 	bl	80060d0 <__aeabi_dmul>
 8009f80:	2200      	movs	r2, #0
 8009f82:	2300      	movs	r3, #0
 8009f84:	0006      	movs	r6, r0
 8009f86:	000f      	movs	r7, r1
 8009f88:	f7fa f8a8 	bl	80040dc <__aeabi_dcmpeq>
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d000      	beq.n	8009f92 <_dtoa_r+0x5da>
 8009f90:	e74a      	b.n	8009e28 <_dtoa_r+0x470>
 8009f92:	9a06      	ldr	r2, [sp, #24]
 8009f94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f96:	4694      	mov	ip, r2
 8009f98:	4463      	add	r3, ip
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	4699      	mov	r9, r3
 8009f9e:	465b      	mov	r3, fp
 8009fa0:	9302      	str	r3, [sp, #8]
 8009fa2:	4653      	mov	r3, sl
 8009fa4:	46a0      	mov	r8, r4
 8009fa6:	46ca      	mov	sl, r9
 8009fa8:	930a      	str	r3, [sp, #40]	; 0x28
 8009faa:	46a1      	mov	r9, r4
 8009fac:	9c04      	ldr	r4, [sp, #16]
 8009fae:	9d05      	ldr	r5, [sp, #20]
 8009fb0:	e00d      	b.n	8009fce <_dtoa_r+0x616>
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	4b59      	ldr	r3, [pc, #356]	; (800a11c <_dtoa_r+0x764>)
 8009fb6:	f7fc f88b 	bl	80060d0 <__aeabi_dmul>
 8009fba:	2200      	movs	r2, #0
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	0006      	movs	r6, r0
 8009fc0:	000f      	movs	r7, r1
 8009fc2:	46c8      	mov	r8, r9
 8009fc4:	f7fa f88a 	bl	80040dc <__aeabi_dcmpeq>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	d000      	beq.n	8009fce <_dtoa_r+0x616>
 8009fcc:	e397      	b.n	800a6fe <_dtoa_r+0xd46>
 8009fce:	0022      	movs	r2, r4
 8009fd0:	002b      	movs	r3, r5
 8009fd2:	0030      	movs	r0, r6
 8009fd4:	0039      	movs	r1, r7
 8009fd6:	f7fb fc75 	bl	80058c4 <__aeabi_ddiv>
 8009fda:	f7fc fe77 	bl	8006ccc <__aeabi_d2iz>
 8009fde:	4683      	mov	fp, r0
 8009fe0:	f7fc feaa 	bl	8006d38 <__aeabi_i2d>
 8009fe4:	0022      	movs	r2, r4
 8009fe6:	002b      	movs	r3, r5
 8009fe8:	f7fc f872 	bl	80060d0 <__aeabi_dmul>
 8009fec:	0002      	movs	r2, r0
 8009fee:	000b      	movs	r3, r1
 8009ff0:	0030      	movs	r0, r6
 8009ff2:	0039      	movs	r1, r7
 8009ff4:	f7fc fad8 	bl	80065a8 <__aeabi_dsub>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	469c      	mov	ip, r3
 8009ffc:	465b      	mov	r3, fp
 8009ffe:	4642      	mov	r2, r8
 800a000:	3330      	adds	r3, #48	; 0x30
 800a002:	0006      	movs	r6, r0
 800a004:	000f      	movs	r7, r1
 800a006:	44e1      	add	r9, ip
 800a008:	7013      	strb	r3, [r2, #0]
 800a00a:	45d0      	cmp	r8, sl
 800a00c:	d1d1      	bne.n	8009fb2 <_dtoa_r+0x5fa>
 800a00e:	9b02      	ldr	r3, [sp, #8]
 800a010:	465d      	mov	r5, fp
 800a012:	469b      	mov	fp, r3
 800a014:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a016:	464c      	mov	r4, r9
 800a018:	469a      	mov	sl, r3
 800a01a:	0032      	movs	r2, r6
 800a01c:	003b      	movs	r3, r7
 800a01e:	0030      	movs	r0, r6
 800a020:	0039      	movs	r1, r7
 800a022:	f7fb f8e5 	bl	80051f0 <__aeabi_dadd>
 800a026:	9a04      	ldr	r2, [sp, #16]
 800a028:	9b05      	ldr	r3, [sp, #20]
 800a02a:	0006      	movs	r6, r0
 800a02c:	000f      	movs	r7, r1
 800a02e:	f7fa f86f 	bl	8004110 <__aeabi_dcmpgt>
 800a032:	2800      	cmp	r0, #0
 800a034:	d10b      	bne.n	800a04e <_dtoa_r+0x696>
 800a036:	9a04      	ldr	r2, [sp, #16]
 800a038:	9b05      	ldr	r3, [sp, #20]
 800a03a:	0030      	movs	r0, r6
 800a03c:	0039      	movs	r1, r7
 800a03e:	f7fa f84d 	bl	80040dc <__aeabi_dcmpeq>
 800a042:	2800      	cmp	r0, #0
 800a044:	d100      	bne.n	800a048 <_dtoa_r+0x690>
 800a046:	e6ef      	b.n	8009e28 <_dtoa_r+0x470>
 800a048:	07eb      	lsls	r3, r5, #31
 800a04a:	d400      	bmi.n	800a04e <_dtoa_r+0x696>
 800a04c:	e6ec      	b.n	8009e28 <_dtoa_r+0x470>
 800a04e:	1e63      	subs	r3, r4, #1
 800a050:	781d      	ldrb	r5, [r3, #0]
 800a052:	001a      	movs	r2, r3
 800a054:	9906      	ldr	r1, [sp, #24]
 800a056:	e007      	b.n	800a068 <_dtoa_r+0x6b0>
 800a058:	3a01      	subs	r2, #1
 800a05a:	4299      	cmp	r1, r3
 800a05c:	d101      	bne.n	800a062 <_dtoa_r+0x6aa>
 800a05e:	f000 fc23 	bl	800a8a8 <_dtoa_r+0xef0>
 800a062:	7815      	ldrb	r5, [r2, #0]
 800a064:	001c      	movs	r4, r3
 800a066:	3b01      	subs	r3, #1
 800a068:	2d39      	cmp	r5, #57	; 0x39
 800a06a:	d0f5      	beq.n	800a058 <_dtoa_r+0x6a0>
 800a06c:	3501      	adds	r5, #1
 800a06e:	b2ed      	uxtb	r5, r5
 800a070:	701d      	strb	r5, [r3, #0]
 800a072:	e6d9      	b.n	8009e28 <_dtoa_r+0x470>
 800a074:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a076:	2a00      	cmp	r2, #0
 800a078:	d100      	bne.n	800a07c <_dtoa_r+0x6c4>
 800a07a:	e082      	b.n	800a182 <_dtoa_r+0x7ca>
 800a07c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a07e:	2a01      	cmp	r2, #1
 800a080:	dc00      	bgt.n	800a084 <_dtoa_r+0x6cc>
 800a082:	e290      	b.n	800a5a6 <_dtoa_r+0xbee>
 800a084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a086:	1e5d      	subs	r5, r3, #1
 800a088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a08a:	42ab      	cmp	r3, r5
 800a08c:	db00      	blt.n	800a090 <_dtoa_r+0x6d8>
 800a08e:	e277      	b.n	800a580 <_dtoa_r+0xbc8>
 800a090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a092:	950c      	str	r5, [sp, #48]	; 0x30
 800a094:	1aea      	subs	r2, r5, r3
 800a096:	2500      	movs	r5, #0
 800a098:	4491      	add	r9, r2
 800a09a:	9904      	ldr	r1, [sp, #16]
 800a09c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a09e:	1acc      	subs	r4, r1, r3
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	db04      	blt.n	800a0ae <_dtoa_r+0x6f6>
 800a0a4:	469c      	mov	ip, r3
 800a0a6:	000c      	movs	r4, r1
 800a0a8:	4461      	add	r1, ip
 800a0aa:	44e0      	add	r8, ip
 800a0ac:	9104      	str	r1, [sp, #16]
 800a0ae:	2101      	movs	r1, #1
 800a0b0:	4650      	mov	r0, sl
 800a0b2:	f001 fd13 	bl	800badc <__i2b>
 800a0b6:	0006      	movs	r6, r0
 800a0b8:	e066      	b.n	800a188 <_dtoa_r+0x7d0>
 800a0ba:	4643      	mov	r3, r8
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	da00      	bge.n	800a0c2 <_dtoa_r+0x70a>
 800a0c0:	e2d2      	b.n	800a668 <_dtoa_r+0xcb0>
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	930d      	str	r3, [sp, #52]	; 0x34
 800a0c6:	9304      	str	r3, [sp, #16]
 800a0c8:	464b      	mov	r3, r9
 800a0ca:	9307      	str	r3, [sp, #28]
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	930c      	str	r3, [sp, #48]	; 0x30
 800a0d0:	4653      	mov	r3, sl
 800a0d2:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 800a0d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a0d6:	44c8      	add	r8, r9
 800a0d8:	2401      	movs	r4, #1
 800a0da:	2b09      	cmp	r3, #9
 800a0dc:	d800      	bhi.n	800a0e0 <_dtoa_r+0x728>
 800a0de:	e543      	b.n	8009b68 <_dtoa_r+0x1b0>
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	920b      	str	r2, [sp, #44]	; 0x2c
 800a0e6:	3a02      	subs	r2, #2
 800a0e8:	9324      	str	r3, [sp, #144]	; 0x90
 800a0ea:	920a      	str	r2, [sp, #40]	; 0x28
 800a0ec:	9325      	str	r3, [sp, #148]	; 0x94
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	6073      	str	r3, [r6, #4]
 800a0f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	9312      	str	r3, [sp, #72]	; 0x48
 800a0f8:	e560      	b.n	8009bbc <_dtoa_r+0x204>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	930d      	str	r3, [sp, #52]	; 0x34
 800a0fe:	2300      	movs	r3, #0
 800a100:	9304      	str	r3, [sp, #16]
 800a102:	4643      	mov	r3, r8
 800a104:	2b00      	cmp	r3, #0
 800a106:	db00      	blt.n	800a10a <_dtoa_r+0x752>
 800a108:	e51a      	b.n	8009b40 <_dtoa_r+0x188>
 800a10a:	2301      	movs	r3, #1
 800a10c:	1b9b      	subs	r3, r3, r6
 800a10e:	9304      	str	r3, [sp, #16]
 800a110:	2300      	movs	r3, #0
 800a112:	4698      	mov	r8, r3
 800a114:	e514      	b.n	8009b40 <_dtoa_r+0x188>
 800a116:	46c0      	nop			; (mov r8, r8)
 800a118:	3ff00000 	.word	0x3ff00000
 800a11c:	40240000 	.word	0x40240000
 800a120:	7ff00000 	.word	0x7ff00000
 800a124:	0000270f 	.word	0x0000270f
 800a128:	080133bc 	.word	0x080133bc
 800a12c:	fffffc01 	.word	0xfffffc01
 800a130:	080133c8 	.word	0x080133c8
 800a134:	08012d78 	.word	0x08012d78
 800a138:	40140000 	.word	0x40140000
 800a13c:	2301      	movs	r3, #1
 800a13e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a140:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a142:	2b05      	cmp	r3, #5
 800a144:	d000      	beq.n	800a148 <_dtoa_r+0x790>
 800a146:	e6b5      	b.n	8009eb4 <_dtoa_r+0x4fc>
 800a148:	9a07      	ldr	r2, [sp, #28]
 800a14a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800a14c:	4694      	mov	ip, r2
 800a14e:	4463      	add	r3, ip
 800a150:	9312      	str	r3, [sp, #72]	; 0x48
 800a152:	3301      	adds	r3, #1
 800a154:	930a      	str	r3, [sp, #40]	; 0x28
 800a156:	1e1d      	subs	r5, r3, #0
 800a158:	dd00      	ble.n	800a15c <_dtoa_r+0x7a4>
 800a15a:	e51f      	b.n	8009b9c <_dtoa_r+0x1e4>
 800a15c:	2501      	movs	r5, #1
 800a15e:	e51d      	b.n	8009b9c <_dtoa_r+0x1e4>
 800a160:	2010      	movs	r0, #16
 800a162:	f7fc ff49 	bl	8006ff8 <malloc>
 800a166:	4653      	mov	r3, sl
 800a168:	6258      	str	r0, [r3, #36]	; 0x24
 800a16a:	2800      	cmp	r0, #0
 800a16c:	d101      	bne.n	800a172 <_dtoa_r+0x7ba>
 800a16e:	f000 fc1e 	bl	800a9ae <_dtoa_r+0xff6>
 800a172:	6046      	str	r6, [r0, #4]
 800a174:	6086      	str	r6, [r0, #8]
 800a176:	6006      	str	r6, [r0, #0]
 800a178:	60c6      	str	r6, [r0, #12]
 800a17a:	e43c      	b.n	80099f6 <_dtoa_r+0x3e>
 800a17c:	4bd8      	ldr	r3, [pc, #864]	; (800a4e0 <_dtoa_r+0xb28>)
 800a17e:	9306      	str	r3, [sp, #24]
 800a180:	e45c      	b.n	8009a3c <_dtoa_r+0x84>
 800a182:	2600      	movs	r6, #0
 800a184:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a186:	9c04      	ldr	r4, [sp, #16]
 800a188:	2c00      	cmp	r4, #0
 800a18a:	dd0d      	ble.n	800a1a8 <_dtoa_r+0x7f0>
 800a18c:	4643      	mov	r3, r8
 800a18e:	2b00      	cmp	r3, #0
 800a190:	dd0a      	ble.n	800a1a8 <_dtoa_r+0x7f0>
 800a192:	0023      	movs	r3, r4
 800a194:	4544      	cmp	r4, r8
 800a196:	dd00      	ble.n	800a19a <_dtoa_r+0x7e2>
 800a198:	e1d9      	b.n	800a54e <_dtoa_r+0xb96>
 800a19a:	9a04      	ldr	r2, [sp, #16]
 800a19c:	1ae4      	subs	r4, r4, r3
 800a19e:	1ad2      	subs	r2, r2, r3
 800a1a0:	9204      	str	r2, [sp, #16]
 800a1a2:	4642      	mov	r2, r8
 800a1a4:	1ad3      	subs	r3, r2, r3
 800a1a6:	4698      	mov	r8, r3
 800a1a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d01a      	beq.n	800a1e4 <_dtoa_r+0x82c>
 800a1ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d100      	bne.n	800a1b6 <_dtoa_r+0x7fe>
 800a1b4:	e189      	b.n	800a4ca <_dtoa_r+0xb12>
 800a1b6:	2d00      	cmp	r5, #0
 800a1b8:	dd10      	ble.n	800a1dc <_dtoa_r+0x824>
 800a1ba:	0031      	movs	r1, r6
 800a1bc:	002a      	movs	r2, r5
 800a1be:	4650      	mov	r0, sl
 800a1c0:	f001 fd68 	bl	800bc94 <__pow5mult>
 800a1c4:	465a      	mov	r2, fp
 800a1c6:	0001      	movs	r1, r0
 800a1c8:	0006      	movs	r6, r0
 800a1ca:	4650      	mov	r0, sl
 800a1cc:	f001 fc9c 	bl	800bb08 <__multiply>
 800a1d0:	0007      	movs	r7, r0
 800a1d2:	4659      	mov	r1, fp
 800a1d4:	4650      	mov	r0, sl
 800a1d6:	f001 fb67 	bl	800b8a8 <_Bfree>
 800a1da:	46bb      	mov	fp, r7
 800a1dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1de:	1b5a      	subs	r2, r3, r5
 800a1e0:	d000      	beq.n	800a1e4 <_dtoa_r+0x82c>
 800a1e2:	e173      	b.n	800a4cc <_dtoa_r+0xb14>
 800a1e4:	2101      	movs	r1, #1
 800a1e6:	4650      	mov	r0, sl
 800a1e8:	f001 fc78 	bl	800badc <__i2b>
 800a1ec:	464b      	mov	r3, r9
 800a1ee:	0007      	movs	r7, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	dd00      	ble.n	800a1f6 <_dtoa_r+0x83e>
 800a1f4:	e098      	b.n	800a328 <_dtoa_r+0x970>
 800a1f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a1f8:	2500      	movs	r5, #0
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	dc00      	bgt.n	800a200 <_dtoa_r+0x848>
 800a1fe:	e173      	b.n	800a4e8 <_dtoa_r+0xb30>
 800a200:	464a      	mov	r2, r9
 800a202:	2301      	movs	r3, #1
 800a204:	2a00      	cmp	r2, #0
 800a206:	d000      	beq.n	800a20a <_dtoa_r+0x852>
 800a208:	e099      	b.n	800a33e <_dtoa_r+0x986>
 800a20a:	201f      	movs	r0, #31
 800a20c:	4443      	add	r3, r8
 800a20e:	4018      	ands	r0, r3
 800a210:	d100      	bne.n	800a214 <_dtoa_r+0x85c>
 800a212:	e081      	b.n	800a318 <_dtoa_r+0x960>
 800a214:	2320      	movs	r3, #32
 800a216:	1a1b      	subs	r3, r3, r0
 800a218:	2b04      	cmp	r3, #4
 800a21a:	dc00      	bgt.n	800a21e <_dtoa_r+0x866>
 800a21c:	e3ad      	b.n	800a97a <_dtoa_r+0xfc2>
 800a21e:	231c      	movs	r3, #28
 800a220:	1a18      	subs	r0, r3, r0
 800a222:	9b04      	ldr	r3, [sp, #16]
 800a224:	1824      	adds	r4, r4, r0
 800a226:	469c      	mov	ip, r3
 800a228:	4484      	add	ip, r0
 800a22a:	4663      	mov	r3, ip
 800a22c:	4480      	add	r8, r0
 800a22e:	9304      	str	r3, [sp, #16]
 800a230:	9b04      	ldr	r3, [sp, #16]
 800a232:	2b00      	cmp	r3, #0
 800a234:	dd05      	ble.n	800a242 <_dtoa_r+0x88a>
 800a236:	4659      	mov	r1, fp
 800a238:	001a      	movs	r2, r3
 800a23a:	4650      	mov	r0, sl
 800a23c:	f001 fd9a 	bl	800bd74 <__lshift>
 800a240:	4683      	mov	fp, r0
 800a242:	4643      	mov	r3, r8
 800a244:	2b00      	cmp	r3, #0
 800a246:	dd05      	ble.n	800a254 <_dtoa_r+0x89c>
 800a248:	0039      	movs	r1, r7
 800a24a:	4642      	mov	r2, r8
 800a24c:	4650      	mov	r0, sl
 800a24e:	f001 fd91 	bl	800bd74 <__lshift>
 800a252:	0007      	movs	r7, r0
 800a254:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a256:	2b00      	cmp	r3, #0
 800a258:	d000      	beq.n	800a25c <_dtoa_r+0x8a4>
 800a25a:	e11b      	b.n	800a494 <_dtoa_r+0xadc>
 800a25c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a25e:	2b00      	cmp	r3, #0
 800a260:	dc00      	bgt.n	800a264 <_dtoa_r+0x8ac>
 800a262:	e101      	b.n	800a468 <_dtoa_r+0xab0>
 800a264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a266:	2b00      	cmp	r3, #0
 800a268:	d000      	beq.n	800a26c <_dtoa_r+0x8b4>
 800a26a:	e080      	b.n	800a36e <_dtoa_r+0x9b6>
 800a26c:	9b07      	ldr	r3, [sp, #28]
 800a26e:	3301      	adds	r3, #1
 800a270:	9307      	str	r3, [sp, #28]
 800a272:	2301      	movs	r3, #1
 800a274:	9a06      	ldr	r2, [sp, #24]
 800a276:	465c      	mov	r4, fp
 800a278:	1a9b      	subs	r3, r3, r2
 800a27a:	46b9      	mov	r9, r7
 800a27c:	0015      	movs	r5, r2
 800a27e:	4698      	mov	r8, r3
 800a280:	46b3      	mov	fp, r6
 800a282:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a284:	e007      	b.n	800a296 <_dtoa_r+0x8de>
 800a286:	0021      	movs	r1, r4
 800a288:	2300      	movs	r3, #0
 800a28a:	220a      	movs	r2, #10
 800a28c:	4650      	mov	r0, sl
 800a28e:	f001 fb31 	bl	800b8f4 <__multadd>
 800a292:	0035      	movs	r5, r6
 800a294:	0004      	movs	r4, r0
 800a296:	4649      	mov	r1, r9
 800a298:	0020      	movs	r0, r4
 800a29a:	f7ff fae3 	bl	8009864 <quorem>
 800a29e:	3030      	adds	r0, #48	; 0x30
 800a2a0:	1c6e      	adds	r6, r5, #1
 800a2a2:	7028      	strb	r0, [r5, #0]
 800a2a4:	4445      	add	r5, r8
 800a2a6:	42af      	cmp	r7, r5
 800a2a8:	dced      	bgt.n	800a286 <_dtoa_r+0x8ce>
 800a2aa:	0033      	movs	r3, r6
 800a2ac:	464f      	mov	r7, r9
 800a2ae:	465e      	mov	r6, fp
 800a2b0:	2500      	movs	r5, #0
 800a2b2:	46a3      	mov	fp, r4
 800a2b4:	001c      	movs	r4, r3
 800a2b6:	9004      	str	r0, [sp, #16]
 800a2b8:	4659      	mov	r1, fp
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	4650      	mov	r0, sl
 800a2be:	f001 fd59 	bl	800bd74 <__lshift>
 800a2c2:	0039      	movs	r1, r7
 800a2c4:	4683      	mov	fp, r0
 800a2c6:	f001 fdc5 	bl	800be54 <__mcmp>
 800a2ca:	1e63      	subs	r3, r4, #1
 800a2cc:	7819      	ldrb	r1, [r3, #0]
 800a2ce:	2800      	cmp	r0, #0
 800a2d0:	dc00      	bgt.n	800a2d4 <_dtoa_r+0x91c>
 800a2d2:	e1ab      	b.n	800a62c <_dtoa_r+0xc74>
 800a2d4:	001a      	movs	r2, r3
 800a2d6:	9806      	ldr	r0, [sp, #24]
 800a2d8:	e006      	b.n	800a2e8 <_dtoa_r+0x930>
 800a2da:	3a01      	subs	r2, #1
 800a2dc:	4298      	cmp	r0, r3
 800a2de:	d100      	bne.n	800a2e2 <_dtoa_r+0x92a>
 800a2e0:	e1b1      	b.n	800a646 <_dtoa_r+0xc8e>
 800a2e2:	7811      	ldrb	r1, [r2, #0]
 800a2e4:	001c      	movs	r4, r3
 800a2e6:	3b01      	subs	r3, #1
 800a2e8:	2939      	cmp	r1, #57	; 0x39
 800a2ea:	d0f6      	beq.n	800a2da <_dtoa_r+0x922>
 800a2ec:	3101      	adds	r1, #1
 800a2ee:	7019      	strb	r1, [r3, #0]
 800a2f0:	0039      	movs	r1, r7
 800a2f2:	4650      	mov	r0, sl
 800a2f4:	f001 fad8 	bl	800b8a8 <_Bfree>
 800a2f8:	2e00      	cmp	r6, #0
 800a2fa:	d100      	bne.n	800a2fe <_dtoa_r+0x946>
 800a2fc:	e594      	b.n	8009e28 <_dtoa_r+0x470>
 800a2fe:	2d00      	cmp	r5, #0
 800a300:	d005      	beq.n	800a30e <_dtoa_r+0x956>
 800a302:	42b5      	cmp	r5, r6
 800a304:	d003      	beq.n	800a30e <_dtoa_r+0x956>
 800a306:	0029      	movs	r1, r5
 800a308:	4650      	mov	r0, sl
 800a30a:	f001 facd 	bl	800b8a8 <_Bfree>
 800a30e:	0031      	movs	r1, r6
 800a310:	4650      	mov	r0, sl
 800a312:	f001 fac9 	bl	800b8a8 <_Bfree>
 800a316:	e587      	b.n	8009e28 <_dtoa_r+0x470>
 800a318:	201c      	movs	r0, #28
 800a31a:	e782      	b.n	800a222 <_dtoa_r+0x86a>
 800a31c:	2220      	movs	r2, #32
 800a31e:	9802      	ldr	r0, [sp, #8]
 800a320:	1ad3      	subs	r3, r2, r3
 800a322:	4098      	lsls	r0, r3
 800a324:	f7ff fbb2 	bl	8009a8c <_dtoa_r+0xd4>
 800a328:	0001      	movs	r1, r0
 800a32a:	464a      	mov	r2, r9
 800a32c:	4650      	mov	r0, sl
 800a32e:	f001 fcb1 	bl	800bc94 <__pow5mult>
 800a332:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a334:	0007      	movs	r7, r0
 800a336:	2b01      	cmp	r3, #1
 800a338:	dc00      	bgt.n	800a33c <_dtoa_r+0x984>
 800a33a:	e10a      	b.n	800a552 <_dtoa_r+0xb9a>
 800a33c:	2500      	movs	r5, #0
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	3303      	adds	r3, #3
 800a342:	009b      	lsls	r3, r3, #2
 800a344:	18fb      	adds	r3, r7, r3
 800a346:	6858      	ldr	r0, [r3, #4]
 800a348:	f001 fb7e 	bl	800ba48 <__hi0bits>
 800a34c:	2320      	movs	r3, #32
 800a34e:	1a1b      	subs	r3, r3, r0
 800a350:	e75b      	b.n	800a20a <_dtoa_r+0x852>
 800a352:	2300      	movs	r3, #0
 800a354:	0031      	movs	r1, r6
 800a356:	220a      	movs	r2, #10
 800a358:	4650      	mov	r0, sl
 800a35a:	f001 facb 	bl	800b8f4 <__multadd>
 800a35e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a360:	0006      	movs	r6, r0
 800a362:	2b00      	cmp	r3, #0
 800a364:	dc00      	bgt.n	800a368 <_dtoa_r+0x9b0>
 800a366:	e2f5      	b.n	800a954 <_dtoa_r+0xf9c>
 800a368:	4642      	mov	r2, r8
 800a36a:	930a      	str	r3, [sp, #40]	; 0x28
 800a36c:	9207      	str	r2, [sp, #28]
 800a36e:	2c00      	cmp	r4, #0
 800a370:	dd05      	ble.n	800a37e <_dtoa_r+0x9c6>
 800a372:	0031      	movs	r1, r6
 800a374:	0022      	movs	r2, r4
 800a376:	4650      	mov	r0, sl
 800a378:	f001 fcfc 	bl	800bd74 <__lshift>
 800a37c:	0006      	movs	r6, r0
 800a37e:	46b1      	mov	r9, r6
 800a380:	2d00      	cmp	r5, #0
 800a382:	d000      	beq.n	800a386 <_dtoa_r+0x9ce>
 800a384:	e1a5      	b.n	800a6d2 <_dtoa_r+0xd1a>
 800a386:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a388:	9b06      	ldr	r3, [sp, #24]
 800a38a:	4694      	mov	ip, r2
 800a38c:	4698      	mov	r8, r3
 800a38e:	3b01      	subs	r3, #1
 800a390:	449c      	add	ip, r3
 800a392:	4663      	mov	r3, ip
 800a394:	9308      	str	r3, [sp, #32]
 800a396:	2301      	movs	r3, #1
 800a398:	9a02      	ldr	r2, [sp, #8]
 800a39a:	465c      	mov	r4, fp
 800a39c:	401a      	ands	r2, r3
 800a39e:	003b      	movs	r3, r7
 800a3a0:	46d3      	mov	fp, sl
 800a3a2:	4647      	mov	r7, r8
 800a3a4:	4698      	mov	r8, r3
 800a3a6:	920a      	str	r2, [sp, #40]	; 0x28
 800a3a8:	4641      	mov	r1, r8
 800a3aa:	0020      	movs	r0, r4
 800a3ac:	f7ff fa5a 	bl	8009864 <quorem>
 800a3b0:	0003      	movs	r3, r0
 800a3b2:	900b      	str	r0, [sp, #44]	; 0x2c
 800a3b4:	3330      	adds	r3, #48	; 0x30
 800a3b6:	0031      	movs	r1, r6
 800a3b8:	0020      	movs	r0, r4
 800a3ba:	9304      	str	r3, [sp, #16]
 800a3bc:	f001 fd4a 	bl	800be54 <__mcmp>
 800a3c0:	4641      	mov	r1, r8
 800a3c2:	0005      	movs	r5, r0
 800a3c4:	464a      	mov	r2, r9
 800a3c6:	4658      	mov	r0, fp
 800a3c8:	f001 fd5e 	bl	800be88 <__mdiff>
 800a3cc:	68c3      	ldr	r3, [r0, #12]
 800a3ce:	4682      	mov	sl, r0
 800a3d0:	0001      	movs	r1, r0
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d13c      	bne.n	800a450 <_dtoa_r+0xa98>
 800a3d6:	0020      	movs	r0, r4
 800a3d8:	f001 fd3c 	bl	800be54 <__mcmp>
 800a3dc:	4651      	mov	r1, sl
 800a3de:	9002      	str	r0, [sp, #8]
 800a3e0:	4658      	mov	r0, fp
 800a3e2:	f001 fa61 	bl	800b8a8 <_Bfree>
 800a3e6:	9a02      	ldr	r2, [sp, #8]
 800a3e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a3ee:	4313      	orrs	r3, r2
 800a3f0:	d100      	bne.n	800a3f4 <_dtoa_r+0xa3c>
 800a3f2:	e27d      	b.n	800a8f0 <_dtoa_r+0xf38>
 800a3f4:	1c7b      	adds	r3, r7, #1
 800a3f6:	469a      	mov	sl, r3
 800a3f8:	2d00      	cmp	r5, #0
 800a3fa:	da00      	bge.n	800a3fe <_dtoa_r+0xa46>
 800a3fc:	e143      	b.n	800a686 <_dtoa_r+0xcce>
 800a3fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a400:	431d      	orrs	r5, r3
 800a402:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a404:	431d      	orrs	r5, r3
 800a406:	d100      	bne.n	800a40a <_dtoa_r+0xa52>
 800a408:	e13d      	b.n	800a686 <_dtoa_r+0xcce>
 800a40a:	9b02      	ldr	r3, [sp, #8]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	dd00      	ble.n	800a412 <_dtoa_r+0xa5a>
 800a410:	e1d1      	b.n	800a7b6 <_dtoa_r+0xdfe>
 800a412:	9b04      	ldr	r3, [sp, #16]
 800a414:	703b      	strb	r3, [r7, #0]
 800a416:	9b08      	ldr	r3, [sp, #32]
 800a418:	429f      	cmp	r7, r3
 800a41a:	d100      	bne.n	800a41e <_dtoa_r+0xa66>
 800a41c:	e1df      	b.n	800a7de <_dtoa_r+0xe26>
 800a41e:	0021      	movs	r1, r4
 800a420:	2300      	movs	r3, #0
 800a422:	220a      	movs	r2, #10
 800a424:	4658      	mov	r0, fp
 800a426:	f001 fa65 	bl	800b8f4 <__multadd>
 800a42a:	2300      	movs	r3, #0
 800a42c:	0004      	movs	r4, r0
 800a42e:	220a      	movs	r2, #10
 800a430:	0031      	movs	r1, r6
 800a432:	4658      	mov	r0, fp
 800a434:	454e      	cmp	r6, r9
 800a436:	d011      	beq.n	800a45c <_dtoa_r+0xaa4>
 800a438:	f001 fa5c 	bl	800b8f4 <__multadd>
 800a43c:	4649      	mov	r1, r9
 800a43e:	0006      	movs	r6, r0
 800a440:	2300      	movs	r3, #0
 800a442:	220a      	movs	r2, #10
 800a444:	4658      	mov	r0, fp
 800a446:	f001 fa55 	bl	800b8f4 <__multadd>
 800a44a:	4657      	mov	r7, sl
 800a44c:	4681      	mov	r9, r0
 800a44e:	e7ab      	b.n	800a3a8 <_dtoa_r+0x9f0>
 800a450:	4658      	mov	r0, fp
 800a452:	f001 fa29 	bl	800b8a8 <_Bfree>
 800a456:	2301      	movs	r3, #1
 800a458:	9302      	str	r3, [sp, #8]
 800a45a:	e7cb      	b.n	800a3f4 <_dtoa_r+0xa3c>
 800a45c:	f001 fa4a 	bl	800b8f4 <__multadd>
 800a460:	4657      	mov	r7, sl
 800a462:	0006      	movs	r6, r0
 800a464:	4681      	mov	r9, r0
 800a466:	e79f      	b.n	800a3a8 <_dtoa_r+0x9f0>
 800a468:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a46a:	2b02      	cmp	r3, #2
 800a46c:	dc4e      	bgt.n	800a50c <_dtoa_r+0xb54>
 800a46e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a470:	2b00      	cmp	r3, #0
 800a472:	d000      	beq.n	800a476 <_dtoa_r+0xabe>
 800a474:	e77b      	b.n	800a36e <_dtoa_r+0x9b6>
 800a476:	0039      	movs	r1, r7
 800a478:	4658      	mov	r0, fp
 800a47a:	f7ff f9f3 	bl	8009864 <quorem>
 800a47e:	0003      	movs	r3, r0
 800a480:	9a06      	ldr	r2, [sp, #24]
 800a482:	3330      	adds	r3, #48	; 0x30
 800a484:	9304      	str	r3, [sp, #16]
 800a486:	7013      	strb	r3, [r2, #0]
 800a488:	9b07      	ldr	r3, [sp, #28]
 800a48a:	1c54      	adds	r4, r2, #1
 800a48c:	3301      	adds	r3, #1
 800a48e:	9307      	str	r3, [sp, #28]
 800a490:	2500      	movs	r5, #0
 800a492:	e711      	b.n	800a2b8 <_dtoa_r+0x900>
 800a494:	0039      	movs	r1, r7
 800a496:	4658      	mov	r0, fp
 800a498:	f001 fcdc 	bl	800be54 <__mcmp>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	db00      	blt.n	800a4a2 <_dtoa_r+0xaea>
 800a4a0:	e6dc      	b.n	800a25c <_dtoa_r+0x8a4>
 800a4a2:	9b07      	ldr	r3, [sp, #28]
 800a4a4:	4659      	mov	r1, fp
 800a4a6:	3b01      	subs	r3, #1
 800a4a8:	4698      	mov	r8, r3
 800a4aa:	220a      	movs	r2, #10
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4650      	mov	r0, sl
 800a4b0:	f001 fa20 	bl	800b8f4 <__multadd>
 800a4b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4b6:	4683      	mov	fp, r0
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d000      	beq.n	800a4be <_dtoa_r+0xb06>
 800a4bc:	e749      	b.n	800a352 <_dtoa_r+0x99a>
 800a4be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	dc00      	bgt.n	800a4c6 <_dtoa_r+0xb0e>
 800a4c4:	e23f      	b.n	800a946 <_dtoa_r+0xf8e>
 800a4c6:	930a      	str	r3, [sp, #40]	; 0x28
 800a4c8:	e6d3      	b.n	800a272 <_dtoa_r+0x8ba>
 800a4ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4cc:	4659      	mov	r1, fp
 800a4ce:	4650      	mov	r0, sl
 800a4d0:	f001 fbe0 	bl	800bc94 <__pow5mult>
 800a4d4:	4683      	mov	fp, r0
 800a4d6:	e685      	b.n	800a1e4 <_dtoa_r+0x82c>
 800a4d8:	4b02      	ldr	r3, [pc, #8]	; (800a4e4 <_dtoa_r+0xb2c>)
 800a4da:	9306      	str	r3, [sp, #24]
 800a4dc:	3303      	adds	r3, #3
 800a4de:	e4cd      	b.n	8009e7c <_dtoa_r+0x4c4>
 800a4e0:	08013380 	.word	0x08013380
 800a4e4:	080133c8 	.word	0x080133c8
 800a4e8:	9902      	ldr	r1, [sp, #8]
 800a4ea:	9a03      	ldr	r2, [sp, #12]
 800a4ec:	2900      	cmp	r1, #0
 800a4ee:	d000      	beq.n	800a4f2 <_dtoa_r+0xb3a>
 800a4f0:	e686      	b.n	800a200 <_dtoa_r+0x848>
 800a4f2:	0013      	movs	r3, r2
 800a4f4:	0312      	lsls	r2, r2, #12
 800a4f6:	d000      	beq.n	800a4fa <_dtoa_r+0xb42>
 800a4f8:	e682      	b.n	800a200 <_dtoa_r+0x848>
 800a4fa:	e034      	b.n	800a566 <_dtoa_r+0xbae>
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	930a      	str	r3, [sp, #40]	; 0x28
 800a500:	9325      	str	r3, [sp, #148]	; 0x94
 800a502:	e5f4      	b.n	800a0ee <_dtoa_r+0x736>
 800a504:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a506:	930a      	str	r3, [sp, #40]	; 0x28
 800a508:	4643      	mov	r3, r8
 800a50a:	9307      	str	r3, [sp, #28]
 800a50c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d000      	beq.n	800a514 <_dtoa_r+0xb5c>
 800a512:	e509      	b.n	8009f28 <_dtoa_r+0x570>
 800a514:	0039      	movs	r1, r7
 800a516:	2205      	movs	r2, #5
 800a518:	4650      	mov	r0, sl
 800a51a:	f001 f9eb 	bl	800b8f4 <__multadd>
 800a51e:	0007      	movs	r7, r0
 800a520:	0001      	movs	r1, r0
 800a522:	4658      	mov	r0, fp
 800a524:	f001 fc96 	bl	800be54 <__mcmp>
 800a528:	2800      	cmp	r0, #0
 800a52a:	dc00      	bgt.n	800a52e <_dtoa_r+0xb76>
 800a52c:	e4fc      	b.n	8009f28 <_dtoa_r+0x570>
 800a52e:	2331      	movs	r3, #49	; 0x31
 800a530:	9a06      	ldr	r2, [sp, #24]
 800a532:	9d07      	ldr	r5, [sp, #28]
 800a534:	1c54      	adds	r4, r2, #1
 800a536:	7013      	strb	r3, [r2, #0]
 800a538:	3501      	adds	r5, #1
 800a53a:	0039      	movs	r1, r7
 800a53c:	4650      	mov	r0, sl
 800a53e:	f001 f9b3 	bl	800b8a8 <_Bfree>
 800a542:	1c6b      	adds	r3, r5, #1
 800a544:	9307      	str	r3, [sp, #28]
 800a546:	2e00      	cmp	r6, #0
 800a548:	d000      	beq.n	800a54c <_dtoa_r+0xb94>
 800a54a:	e6e0      	b.n	800a30e <_dtoa_r+0x956>
 800a54c:	e46c      	b.n	8009e28 <_dtoa_r+0x470>
 800a54e:	4643      	mov	r3, r8
 800a550:	e623      	b.n	800a19a <_dtoa_r+0x7e2>
 800a552:	9b02      	ldr	r3, [sp, #8]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d000      	beq.n	800a55a <_dtoa_r+0xba2>
 800a558:	e6f0      	b.n	800a33c <_dtoa_r+0x984>
 800a55a:	9902      	ldr	r1, [sp, #8]
 800a55c:	9a03      	ldr	r2, [sp, #12]
 800a55e:	0013      	movs	r3, r2
 800a560:	0312      	lsls	r2, r2, #12
 800a562:	d000      	beq.n	800a566 <_dtoa_r+0xbae>
 800a564:	e6ea      	b.n	800a33c <_dtoa_r+0x984>
 800a566:	4ad9      	ldr	r2, [pc, #868]	; (800a8cc <_dtoa_r+0xf14>)
 800a568:	2500      	movs	r5, #0
 800a56a:	4213      	tst	r3, r2
 800a56c:	d100      	bne.n	800a570 <_dtoa_r+0xbb8>
 800a56e:	e647      	b.n	800a200 <_dtoa_r+0x848>
 800a570:	9b04      	ldr	r3, [sp, #16]
 800a572:	3501      	adds	r5, #1
 800a574:	3301      	adds	r3, #1
 800a576:	9304      	str	r3, [sp, #16]
 800a578:	2301      	movs	r3, #1
 800a57a:	469c      	mov	ip, r3
 800a57c:	44e0      	add	r8, ip
 800a57e:	e63f      	b.n	800a200 <_dtoa_r+0x848>
 800a580:	1b5d      	subs	r5, r3, r5
 800a582:	e58a      	b.n	800a09a <_dtoa_r+0x6e2>
 800a584:	4bd2      	ldr	r3, [pc, #840]	; (800a8d0 <_dtoa_r+0xf18>)
 800a586:	400e      	ands	r6, r1
 800a588:	6a1a      	ldr	r2, [r3, #32]
 800a58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a58c:	9808      	ldr	r0, [sp, #32]
 800a58e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a590:	f7fb f998 	bl	80058c4 <__aeabi_ddiv>
 800a594:	2303      	movs	r3, #3
 800a596:	9010      	str	r0, [sp, #64]	; 0x40
 800a598:	9111      	str	r1, [sp, #68]	; 0x44
 800a59a:	9302      	str	r3, [sp, #8]
 800a59c:	f7ff fb3a 	bl	8009c14 <_dtoa_r+0x25c>
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a5a4:	e5d0      	b.n	800a148 <_dtoa_r+0x790>
 800a5a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a5a8:	2a00      	cmp	r2, #0
 800a5aa:	d100      	bne.n	800a5ae <_dtoa_r+0xbf6>
 800a5ac:	e0ff      	b.n	800a7ae <_dtoa_r+0xdf6>
 800a5ae:	4ac9      	ldr	r2, [pc, #804]	; (800a8d4 <_dtoa_r+0xf1c>)
 800a5b0:	4694      	mov	ip, r2
 800a5b2:	4463      	add	r3, ip
 800a5b4:	9a04      	ldr	r2, [sp, #16]
 800a5b6:	4498      	add	r8, r3
 800a5b8:	4694      	mov	ip, r2
 800a5ba:	449c      	add	ip, r3
 800a5bc:	4663      	mov	r3, ip
 800a5be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a5c0:	0014      	movs	r4, r2
 800a5c2:	9304      	str	r3, [sp, #16]
 800a5c4:	e573      	b.n	800a0ae <_dtoa_r+0x6f6>
 800a5c6:	9802      	ldr	r0, [sp, #8]
 800a5c8:	f7fc fbb6 	bl	8006d38 <__aeabi_i2d>
 800a5cc:	0032      	movs	r2, r6
 800a5ce:	003b      	movs	r3, r7
 800a5d0:	f7fb fd7e 	bl	80060d0 <__aeabi_dmul>
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	4bc0      	ldr	r3, [pc, #768]	; (800a8d8 <_dtoa_r+0xf20>)
 800a5d8:	f7fa fe0a 	bl	80051f0 <__aeabi_dadd>
 800a5dc:	4abf      	ldr	r2, [pc, #764]	; (800a8dc <_dtoa_r+0xf24>)
 800a5de:	000b      	movs	r3, r1
 800a5e0:	4694      	mov	ip, r2
 800a5e2:	4463      	add	r3, ip
 800a5e4:	9002      	str	r0, [sp, #8]
 800a5e6:	9103      	str	r1, [sp, #12]
 800a5e8:	9303      	str	r3, [sp, #12]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	4bbc      	ldr	r3, [pc, #752]	; (800a8e0 <_dtoa_r+0xf28>)
 800a5ee:	0030      	movs	r0, r6
 800a5f0:	0039      	movs	r1, r7
 800a5f2:	f7fb ffd9 	bl	80065a8 <__aeabi_dsub>
 800a5f6:	9e02      	ldr	r6, [sp, #8]
 800a5f8:	9f03      	ldr	r7, [sp, #12]
 800a5fa:	0032      	movs	r2, r6
 800a5fc:	003b      	movs	r3, r7
 800a5fe:	0004      	movs	r4, r0
 800a600:	000d      	movs	r5, r1
 800a602:	f7f9 fd85 	bl	8004110 <__aeabi_dcmpgt>
 800a606:	2800      	cmp	r0, #0
 800a608:	d000      	beq.n	800a60c <_dtoa_r+0xc54>
 800a60a:	e15c      	b.n	800a8c6 <_dtoa_r+0xf0e>
 800a60c:	2080      	movs	r0, #128	; 0x80
 800a60e:	0600      	lsls	r0, r0, #24
 800a610:	4684      	mov	ip, r0
 800a612:	0039      	movs	r1, r7
 800a614:	4461      	add	r1, ip
 800a616:	000b      	movs	r3, r1
 800a618:	0032      	movs	r2, r6
 800a61a:	0020      	movs	r0, r4
 800a61c:	0029      	movs	r1, r5
 800a61e:	f7f9 fd63 	bl	80040e8 <__aeabi_dcmplt>
 800a622:	2800      	cmp	r0, #0
 800a624:	d02a      	beq.n	800a67c <_dtoa_r+0xcc4>
 800a626:	2700      	movs	r7, #0
 800a628:	2600      	movs	r6, #0
 800a62a:	e47d      	b.n	8009f28 <_dtoa_r+0x570>
 800a62c:	2800      	cmp	r0, #0
 800a62e:	d105      	bne.n	800a63c <_dtoa_r+0xc84>
 800a630:	9a04      	ldr	r2, [sp, #16]
 800a632:	07d2      	lsls	r2, r2, #31
 800a634:	d500      	bpl.n	800a638 <_dtoa_r+0xc80>
 800a636:	e64d      	b.n	800a2d4 <_dtoa_r+0x91c>
 800a638:	e000      	b.n	800a63c <_dtoa_r+0xc84>
 800a63a:	7819      	ldrb	r1, [r3, #0]
 800a63c:	1c5c      	adds	r4, r3, #1
 800a63e:	3b01      	subs	r3, #1
 800a640:	2930      	cmp	r1, #48	; 0x30
 800a642:	d0fa      	beq.n	800a63a <_dtoa_r+0xc82>
 800a644:	e654      	b.n	800a2f0 <_dtoa_r+0x938>
 800a646:	2331      	movs	r3, #49	; 0x31
 800a648:	9a06      	ldr	r2, [sp, #24]
 800a64a:	7013      	strb	r3, [r2, #0]
 800a64c:	9b07      	ldr	r3, [sp, #28]
 800a64e:	3301      	adds	r3, #1
 800a650:	9307      	str	r3, [sp, #28]
 800a652:	e64d      	b.n	800a2f0 <_dtoa_r+0x938>
 800a654:	9b07      	ldr	r3, [sp, #28]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d000      	beq.n	800a65c <_dtoa_r+0xca4>
 800a65a:	e0f4      	b.n	800a846 <_dtoa_r+0xe8e>
 800a65c:	9e02      	ldr	r6, [sp, #8]
 800a65e:	9f03      	ldr	r7, [sp, #12]
 800a660:	3302      	adds	r3, #2
 800a662:	9302      	str	r3, [sp, #8]
 800a664:	f7ff faf3 	bl	8009c4e <_dtoa_r+0x296>
 800a668:	2300      	movs	r3, #0
 800a66a:	930d      	str	r3, [sp, #52]	; 0x34
 800a66c:	e54d      	b.n	800a10a <_dtoa_r+0x752>
 800a66e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a670:	46da      	mov	sl, fp
 800a672:	4699      	mov	r9, r3
 800a674:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a676:	4698      	mov	r8, r3
 800a678:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a67a:	469b      	mov	fp, r3
 800a67c:	9b08      	ldr	r3, [sp, #32]
 800a67e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800a680:	9302      	str	r3, [sp, #8]
 800a682:	9403      	str	r4, [sp, #12]
 800a684:	e42c      	b.n	8009ee0 <_dtoa_r+0x528>
 800a686:	4643      	mov	r3, r8
 800a688:	465a      	mov	r2, fp
 800a68a:	46b8      	mov	r8, r7
 800a68c:	001f      	movs	r7, r3
 800a68e:	9b07      	ldr	r3, [sp, #28]
 800a690:	46a3      	mov	fp, r4
 800a692:	3301      	adds	r3, #1
 800a694:	9307      	str	r3, [sp, #28]
 800a696:	9b02      	ldr	r3, [sp, #8]
 800a698:	4654      	mov	r4, sl
 800a69a:	4692      	mov	sl, r2
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	dd12      	ble.n	800a6c6 <_dtoa_r+0xd0e>
 800a6a0:	4659      	mov	r1, fp
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	4650      	mov	r0, sl
 800a6a6:	f001 fb65 	bl	800bd74 <__lshift>
 800a6aa:	0039      	movs	r1, r7
 800a6ac:	4683      	mov	fp, r0
 800a6ae:	f001 fbd1 	bl	800be54 <__mcmp>
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	dc00      	bgt.n	800a6b8 <_dtoa_r+0xd00>
 800a6b6:	e12c      	b.n	800a912 <_dtoa_r+0xf5a>
 800a6b8:	9b04      	ldr	r3, [sp, #16]
 800a6ba:	2b39      	cmp	r3, #57	; 0x39
 800a6bc:	d100      	bne.n	800a6c0 <_dtoa_r+0xd08>
 800a6be:	e0fa      	b.n	800a8b6 <_dtoa_r+0xefe>
 800a6c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6c2:	3331      	adds	r3, #49	; 0x31
 800a6c4:	9304      	str	r3, [sp, #16]
 800a6c6:	4643      	mov	r3, r8
 800a6c8:	9a04      	ldr	r2, [sp, #16]
 800a6ca:	0035      	movs	r5, r6
 800a6cc:	701a      	strb	r2, [r3, #0]
 800a6ce:	464e      	mov	r6, r9
 800a6d0:	e60e      	b.n	800a2f0 <_dtoa_r+0x938>
 800a6d2:	6871      	ldr	r1, [r6, #4]
 800a6d4:	4650      	mov	r0, sl
 800a6d6:	f001 f8a5 	bl	800b824 <_Balloc>
 800a6da:	1e04      	subs	r4, r0, #0
 800a6dc:	d100      	bne.n	800a6e0 <_dtoa_r+0xd28>
 800a6de:	e160      	b.n	800a9a2 <_dtoa_r+0xfea>
 800a6e0:	0031      	movs	r1, r6
 800a6e2:	6933      	ldr	r3, [r6, #16]
 800a6e4:	310c      	adds	r1, #12
 800a6e6:	1c9a      	adds	r2, r3, #2
 800a6e8:	0092      	lsls	r2, r2, #2
 800a6ea:	300c      	adds	r0, #12
 800a6ec:	f7fc fc98 	bl	8007020 <memcpy>
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	0021      	movs	r1, r4
 800a6f4:	4650      	mov	r0, sl
 800a6f6:	f001 fb3d 	bl	800bd74 <__lshift>
 800a6fa:	4681      	mov	r9, r0
 800a6fc:	e643      	b.n	800a386 <_dtoa_r+0x9ce>
 800a6fe:	9b02      	ldr	r3, [sp, #8]
 800a700:	464c      	mov	r4, r9
 800a702:	469b      	mov	fp, r3
 800a704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a706:	469a      	mov	sl, r3
 800a708:	f7ff fb8e 	bl	8009e28 <_dtoa_r+0x470>
 800a70c:	9802      	ldr	r0, [sp, #8]
 800a70e:	9903      	ldr	r1, [sp, #12]
 800a710:	f7fb fcde 	bl	80060d0 <__aeabi_dmul>
 800a714:	9b06      	ldr	r3, [sp, #24]
 800a716:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a718:	9014      	str	r0, [sp, #80]	; 0x50
 800a71a:	9115      	str	r1, [sp, #84]	; 0x54
 800a71c:	469c      	mov	ip, r3
 800a71e:	0011      	movs	r1, r2
 800a720:	4461      	add	r1, ip
 800a722:	701d      	strb	r5, [r3, #0]
 800a724:	9102      	str	r1, [sp, #8]
 800a726:	0025      	movs	r5, r4
 800a728:	2a01      	cmp	r2, #1
 800a72a:	d01b      	beq.n	800a764 <_dtoa_r+0xdac>
 800a72c:	2200      	movs	r2, #0
 800a72e:	4b6d      	ldr	r3, [pc, #436]	; (800a8e4 <_dtoa_r+0xf2c>)
 800a730:	0030      	movs	r0, r6
 800a732:	0039      	movs	r1, r7
 800a734:	f7fb fccc 	bl	80060d0 <__aeabi_dmul>
 800a738:	000f      	movs	r7, r1
 800a73a:	0006      	movs	r6, r0
 800a73c:	f7fc fac6 	bl	8006ccc <__aeabi_d2iz>
 800a740:	0004      	movs	r4, r0
 800a742:	f7fc faf9 	bl	8006d38 <__aeabi_i2d>
 800a746:	000b      	movs	r3, r1
 800a748:	0002      	movs	r2, r0
 800a74a:	0039      	movs	r1, r7
 800a74c:	0030      	movs	r0, r6
 800a74e:	f7fb ff2b 	bl	80065a8 <__aeabi_dsub>
 800a752:	3430      	adds	r4, #48	; 0x30
 800a754:	9b02      	ldr	r3, [sp, #8]
 800a756:	702c      	strb	r4, [r5, #0]
 800a758:	3501      	adds	r5, #1
 800a75a:	0006      	movs	r6, r0
 800a75c:	000f      	movs	r7, r1
 800a75e:	42ab      	cmp	r3, r5
 800a760:	d1e4      	bne.n	800a72c <_dtoa_r+0xd74>
 800a762:	001c      	movs	r4, r3
 800a764:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a766:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a768:	2200      	movs	r2, #0
 800a76a:	4b5f      	ldr	r3, [pc, #380]	; (800a8e8 <_dtoa_r+0xf30>)
 800a76c:	f7fa fd40 	bl	80051f0 <__aeabi_dadd>
 800a770:	0032      	movs	r2, r6
 800a772:	003b      	movs	r3, r7
 800a774:	f7f9 fcb8 	bl	80040e8 <__aeabi_dcmplt>
 800a778:	2800      	cmp	r0, #0
 800a77a:	d000      	beq.n	800a77e <_dtoa_r+0xdc6>
 800a77c:	e0d1      	b.n	800a922 <_dtoa_r+0xf6a>
 800a77e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a780:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a782:	2000      	movs	r0, #0
 800a784:	4958      	ldr	r1, [pc, #352]	; (800a8e8 <_dtoa_r+0xf30>)
 800a786:	f7fb ff0f 	bl	80065a8 <__aeabi_dsub>
 800a78a:	0032      	movs	r2, r6
 800a78c:	003b      	movs	r3, r7
 800a78e:	f7f9 fcbf 	bl	8004110 <__aeabi_dcmpgt>
 800a792:	2800      	cmp	r0, #0
 800a794:	d100      	bne.n	800a798 <_dtoa_r+0xde0>
 800a796:	e771      	b.n	800a67c <_dtoa_r+0xcc4>
 800a798:	e000      	b.n	800a79c <_dtoa_r+0xde4>
 800a79a:	001c      	movs	r4, r3
 800a79c:	1e63      	subs	r3, r4, #1
 800a79e:	781a      	ldrb	r2, [r3, #0]
 800a7a0:	2a30      	cmp	r2, #48	; 0x30
 800a7a2:	d0fa      	beq.n	800a79a <_dtoa_r+0xde2>
 800a7a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	9307      	str	r3, [sp, #28]
 800a7aa:	f7ff fb3d 	bl	8009e28 <_dtoa_r+0x470>
 800a7ae:	2336      	movs	r3, #54	; 0x36
 800a7b0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a7b2:	1a9b      	subs	r3, r3, r2
 800a7b4:	e6fe      	b.n	800a5b4 <_dtoa_r+0xbfc>
 800a7b6:	4643      	mov	r3, r8
 800a7b8:	465a      	mov	r2, fp
 800a7ba:	46b8      	mov	r8, r7
 800a7bc:	001f      	movs	r7, r3
 800a7be:	9b07      	ldr	r3, [sp, #28]
 800a7c0:	46a3      	mov	fp, r4
 800a7c2:	3301      	adds	r3, #1
 800a7c4:	9307      	str	r3, [sp, #28]
 800a7c6:	9b04      	ldr	r3, [sp, #16]
 800a7c8:	4654      	mov	r4, sl
 800a7ca:	4692      	mov	sl, r2
 800a7cc:	2b39      	cmp	r3, #57	; 0x39
 800a7ce:	d072      	beq.n	800a8b6 <_dtoa_r+0xefe>
 800a7d0:	4642      	mov	r2, r8
 800a7d2:	9b04      	ldr	r3, [sp, #16]
 800a7d4:	0035      	movs	r5, r6
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	7013      	strb	r3, [r2, #0]
 800a7da:	464e      	mov	r6, r9
 800a7dc:	e588      	b.n	800a2f0 <_dtoa_r+0x938>
 800a7de:	465b      	mov	r3, fp
 800a7e0:	46a3      	mov	fp, r4
 800a7e2:	4654      	mov	r4, sl
 800a7e4:	469a      	mov	sl, r3
 800a7e6:	9b07      	ldr	r3, [sp, #28]
 800a7e8:	0035      	movs	r5, r6
 800a7ea:	3301      	adds	r3, #1
 800a7ec:	4647      	mov	r7, r8
 800a7ee:	9307      	str	r3, [sp, #28]
 800a7f0:	464e      	mov	r6, r9
 800a7f2:	e561      	b.n	800a2b8 <_dtoa_r+0x900>
 800a7f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d100      	bne.n	800a7fc <_dtoa_r+0xe44>
 800a7fa:	e6e4      	b.n	800a5c6 <_dtoa_r+0xc0e>
 800a7fc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 800a7fe:	2c00      	cmp	r4, #0
 800a800:	dc00      	bgt.n	800a804 <_dtoa_r+0xe4c>
 800a802:	e73b      	b.n	800a67c <_dtoa_r+0xcc4>
 800a804:	9b07      	ldr	r3, [sp, #28]
 800a806:	2200      	movs	r2, #0
 800a808:	3b01      	subs	r3, #1
 800a80a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a80c:	0030      	movs	r0, r6
 800a80e:	4b35      	ldr	r3, [pc, #212]	; (800a8e4 <_dtoa_r+0xf2c>)
 800a810:	0039      	movs	r1, r7
 800a812:	f7fb fc5d 	bl	80060d0 <__aeabi_dmul>
 800a816:	0006      	movs	r6, r0
 800a818:	000f      	movs	r7, r1
 800a81a:	9802      	ldr	r0, [sp, #8]
 800a81c:	3001      	adds	r0, #1
 800a81e:	f7fc fa8b 	bl	8006d38 <__aeabi_i2d>
 800a822:	0032      	movs	r2, r6
 800a824:	003b      	movs	r3, r7
 800a826:	f7fb fc53 	bl	80060d0 <__aeabi_dmul>
 800a82a:	2200      	movs	r2, #0
 800a82c:	4b2a      	ldr	r3, [pc, #168]	; (800a8d8 <_dtoa_r+0xf20>)
 800a82e:	f7fa fcdf 	bl	80051f0 <__aeabi_dadd>
 800a832:	4a2a      	ldr	r2, [pc, #168]	; (800a8dc <_dtoa_r+0xf24>)
 800a834:	000b      	movs	r3, r1
 800a836:	4694      	mov	ip, r2
 800a838:	4463      	add	r3, ip
 800a83a:	9002      	str	r0, [sp, #8]
 800a83c:	9103      	str	r1, [sp, #12]
 800a83e:	9410      	str	r4, [sp, #64]	; 0x40
 800a840:	9303      	str	r3, [sp, #12]
 800a842:	f7ff fa2c 	bl	8009c9e <_dtoa_r+0x2e6>
 800a846:	9b07      	ldr	r3, [sp, #28]
 800a848:	4a28      	ldr	r2, [pc, #160]	; (800a8ec <_dtoa_r+0xf34>)
 800a84a:	425c      	negs	r4, r3
 800a84c:	230f      	movs	r3, #15
 800a84e:	9808      	ldr	r0, [sp, #32]
 800a850:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a852:	4023      	ands	r3, r4
 800a854:	00db      	lsls	r3, r3, #3
 800a856:	18d3      	adds	r3, r2, r3
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	f7fb fc38 	bl	80060d0 <__aeabi_dmul>
 800a860:	1124      	asrs	r4, r4, #4
 800a862:	0006      	movs	r6, r0
 800a864:	000f      	movs	r7, r1
 800a866:	2c00      	cmp	r4, #0
 800a868:	d100      	bne.n	800a86c <_dtoa_r+0xeb4>
 800a86a:	e07c      	b.n	800a966 <_dtoa_r+0xfae>
 800a86c:	2202      	movs	r2, #2
 800a86e:	9610      	str	r6, [sp, #64]	; 0x40
 800a870:	9711      	str	r7, [sp, #68]	; 0x44
 800a872:	2300      	movs	r3, #0
 800a874:	0017      	movs	r7, r2
 800a876:	4d16      	ldr	r5, [pc, #88]	; (800a8d0 <_dtoa_r+0xf18>)
 800a878:	2201      	movs	r2, #1
 800a87a:	4222      	tst	r2, r4
 800a87c:	d005      	beq.n	800a88a <_dtoa_r+0xed2>
 800a87e:	682a      	ldr	r2, [r5, #0]
 800a880:	686b      	ldr	r3, [r5, #4]
 800a882:	f7fb fc25 	bl	80060d0 <__aeabi_dmul>
 800a886:	2301      	movs	r3, #1
 800a888:	3701      	adds	r7, #1
 800a88a:	1064      	asrs	r4, r4, #1
 800a88c:	3508      	adds	r5, #8
 800a88e:	2c00      	cmp	r4, #0
 800a890:	d1f2      	bne.n	800a878 <_dtoa_r+0xec0>
 800a892:	9702      	str	r7, [sp, #8]
 800a894:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800a896:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d101      	bne.n	800a8a0 <_dtoa_r+0xee8>
 800a89c:	f7ff f9d7 	bl	8009c4e <_dtoa_r+0x296>
 800a8a0:	0006      	movs	r6, r0
 800a8a2:	000f      	movs	r7, r1
 800a8a4:	f7ff f9d3 	bl	8009c4e <_dtoa_r+0x296>
 800a8a8:	2531      	movs	r5, #49	; 0x31
 800a8aa:	9a07      	ldr	r2, [sp, #28]
 800a8ac:	701d      	strb	r5, [r3, #0]
 800a8ae:	3201      	adds	r2, #1
 800a8b0:	9207      	str	r2, [sp, #28]
 800a8b2:	f7ff fab9 	bl	8009e28 <_dtoa_r+0x470>
 800a8b6:	2339      	movs	r3, #57	; 0x39
 800a8b8:	4642      	mov	r2, r8
 800a8ba:	0035      	movs	r5, r6
 800a8bc:	7013      	strb	r3, [r2, #0]
 800a8be:	464e      	mov	r6, r9
 800a8c0:	2139      	movs	r1, #57	; 0x39
 800a8c2:	1e63      	subs	r3, r4, #1
 800a8c4:	e506      	b.n	800a2d4 <_dtoa_r+0x91c>
 800a8c6:	2700      	movs	r7, #0
 800a8c8:	2600      	movs	r6, #0
 800a8ca:	e630      	b.n	800a52e <_dtoa_r+0xb76>
 800a8cc:	7ff00000 	.word	0x7ff00000
 800a8d0:	08012d50 	.word	0x08012d50
 800a8d4:	00000433 	.word	0x00000433
 800a8d8:	401c0000 	.word	0x401c0000
 800a8dc:	fcc00000 	.word	0xfcc00000
 800a8e0:	40140000 	.word	0x40140000
 800a8e4:	40240000 	.word	0x40240000
 800a8e8:	3fe00000 	.word	0x3fe00000
 800a8ec:	08012d78 	.word	0x08012d78
 800a8f0:	4643      	mov	r3, r8
 800a8f2:	46b8      	mov	r8, r7
 800a8f4:	001f      	movs	r7, r3
 800a8f6:	4643      	mov	r3, r8
 800a8f8:	46da      	mov	sl, fp
 800a8fa:	46a3      	mov	fp, r4
 800a8fc:	1c5c      	adds	r4, r3, #1
 800a8fe:	9b07      	ldr	r3, [sp, #28]
 800a900:	3301      	adds	r3, #1
 800a902:	9307      	str	r3, [sp, #28]
 800a904:	9b04      	ldr	r3, [sp, #16]
 800a906:	2b39      	cmp	r3, #57	; 0x39
 800a908:	d0d5      	beq.n	800a8b6 <_dtoa_r+0xefe>
 800a90a:	2d00      	cmp	r5, #0
 800a90c:	dd00      	ble.n	800a910 <_dtoa_r+0xf58>
 800a90e:	e6d7      	b.n	800a6c0 <_dtoa_r+0xd08>
 800a910:	e6d9      	b.n	800a6c6 <_dtoa_r+0xd0e>
 800a912:	2800      	cmp	r0, #0
 800a914:	d000      	beq.n	800a918 <_dtoa_r+0xf60>
 800a916:	e6d6      	b.n	800a6c6 <_dtoa_r+0xd0e>
 800a918:	9b04      	ldr	r3, [sp, #16]
 800a91a:	07db      	lsls	r3, r3, #31
 800a91c:	d500      	bpl.n	800a920 <_dtoa_r+0xf68>
 800a91e:	e6cb      	b.n	800a6b8 <_dtoa_r+0xd00>
 800a920:	e6d1      	b.n	800a6c6 <_dtoa_r+0xd0e>
 800a922:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a924:	1e63      	subs	r3, r4, #1
 800a926:	3201      	adds	r2, #1
 800a928:	781d      	ldrb	r5, [r3, #0]
 800a92a:	9207      	str	r2, [sp, #28]
 800a92c:	f7ff fb91 	bl	800a052 <_dtoa_r+0x69a>
 800a930:	464c      	mov	r4, r9
 800a932:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a934:	46da      	mov	sl, fp
 800a936:	469b      	mov	fp, r3
 800a938:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a93a:	4645      	mov	r5, r8
 800a93c:	3301      	adds	r3, #1
 800a93e:	9307      	str	r3, [sp, #28]
 800a940:	1e63      	subs	r3, r4, #1
 800a942:	f7ff fb86 	bl	800a052 <_dtoa_r+0x69a>
 800a946:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a948:	2b02      	cmp	r3, #2
 800a94a:	dd00      	ble.n	800a94e <_dtoa_r+0xf96>
 800a94c:	e5da      	b.n	800a504 <_dtoa_r+0xb4c>
 800a94e:	4643      	mov	r3, r8
 800a950:	9307      	str	r3, [sp, #28]
 800a952:	e590      	b.n	800a476 <_dtoa_r+0xabe>
 800a954:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a956:	2b02      	cmp	r3, #2
 800a958:	dd00      	ble.n	800a95c <_dtoa_r+0xfa4>
 800a95a:	e5d3      	b.n	800a504 <_dtoa_r+0xb4c>
 800a95c:	4643      	mov	r3, r8
 800a95e:	9307      	str	r3, [sp, #28]
 800a960:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a962:	930a      	str	r3, [sp, #40]	; 0x28
 800a964:	e503      	b.n	800a36e <_dtoa_r+0x9b6>
 800a966:	2302      	movs	r3, #2
 800a968:	9302      	str	r3, [sp, #8]
 800a96a:	f7ff f970 	bl	8009c4e <_dtoa_r+0x296>
 800a96e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a970:	3301      	adds	r3, #1
 800a972:	9307      	str	r3, [sp, #28]
 800a974:	9b06      	ldr	r3, [sp, #24]
 800a976:	f7ff fb6c 	bl	800a052 <_dtoa_r+0x69a>
 800a97a:	2b04      	cmp	r3, #4
 800a97c:	d100      	bne.n	800a980 <_dtoa_r+0xfc8>
 800a97e:	e457      	b.n	800a230 <_dtoa_r+0x878>
 800a980:	233c      	movs	r3, #60	; 0x3c
 800a982:	1a18      	subs	r0, r3, r0
 800a984:	e44d      	b.n	800a222 <_dtoa_r+0x86a>
 800a986:	21d5      	movs	r1, #213	; 0xd5
 800a988:	4b0c      	ldr	r3, [pc, #48]	; (800a9bc <_dtoa_r+0x1004>)
 800a98a:	2200      	movs	r2, #0
 800a98c:	0049      	lsls	r1, r1, #1
 800a98e:	480c      	ldr	r0, [pc, #48]	; (800a9c0 <_dtoa_r+0x1008>)
 800a990:	f001 feec 	bl	800c76c <__assert_func>
 800a994:	2100      	movs	r1, #0
 800a996:	f7ff f911 	bl	8009bbc <_dtoa_r+0x204>
 800a99a:	4b0a      	ldr	r3, [pc, #40]	; (800a9c4 <_dtoa_r+0x100c>)
 800a99c:	9306      	str	r3, [sp, #24]
 800a99e:	f7ff f84d 	bl	8009a3c <_dtoa_r+0x84>
 800a9a2:	4b06      	ldr	r3, [pc, #24]	; (800a9bc <_dtoa_r+0x1004>)
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	4908      	ldr	r1, [pc, #32]	; (800a9c8 <_dtoa_r+0x1010>)
 800a9a8:	4805      	ldr	r0, [pc, #20]	; (800a9c0 <_dtoa_r+0x1008>)
 800a9aa:	f001 fedf 	bl	800c76c <__assert_func>
 800a9ae:	4b07      	ldr	r3, [pc, #28]	; (800a9cc <_dtoa_r+0x1014>)
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	21ea      	movs	r1, #234	; 0xea
 800a9b4:	4802      	ldr	r0, [pc, #8]	; (800a9c0 <_dtoa_r+0x1008>)
 800a9b6:	f001 fed9 	bl	800c76c <__assert_func>
 800a9ba:	46c0      	nop			; (mov r8, r8)
 800a9bc:	08013418 	.word	0x08013418
 800a9c0:	080133e4 	.word	0x080133e4
 800a9c4:	080133bc 	.word	0x080133bc
 800a9c8:	000002ea 	.word	0x000002ea
 800a9cc:	080133cc 	.word	0x080133cc

0800a9d0 <__sflush_r>:
 800a9d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9d2:	46c6      	mov	lr, r8
 800a9d4:	b500      	push	{lr}
 800a9d6:	898b      	ldrh	r3, [r1, #12]
 800a9d8:	4680      	mov	r8, r0
 800a9da:	000c      	movs	r4, r1
 800a9dc:	071a      	lsls	r2, r3, #28
 800a9de:	d445      	bmi.n	800aa6c <__sflush_r+0x9c>
 800a9e0:	684a      	ldr	r2, [r1, #4]
 800a9e2:	2a00      	cmp	r2, #0
 800a9e4:	dd63      	ble.n	800aaae <__sflush_r+0xde>
 800a9e6:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800a9e8:	2d00      	cmp	r5, #0
 800a9ea:	d03b      	beq.n	800aa64 <__sflush_r+0x94>
 800a9ec:	4642      	mov	r2, r8
 800a9ee:	4641      	mov	r1, r8
 800a9f0:	6816      	ldr	r6, [r2, #0]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	600a      	str	r2, [r1, #0]
 800a9f6:	6a21      	ldr	r1, [r4, #32]
 800a9f8:	04da      	lsls	r2, r3, #19
 800a9fa:	d45c      	bmi.n	800aab6 <__sflush_r+0xe6>
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	2200      	movs	r2, #0
 800aa00:	4640      	mov	r0, r8
 800aa02:	47a8      	blx	r5
 800aa04:	1c43      	adds	r3, r0, #1
 800aa06:	d061      	beq.n	800aacc <__sflush_r+0xfc>
 800aa08:	89a3      	ldrh	r3, [r4, #12]
 800aa0a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800aa0c:	6a21      	ldr	r1, [r4, #32]
 800aa0e:	075b      	lsls	r3, r3, #29
 800aa10:	d506      	bpl.n	800aa20 <__sflush_r+0x50>
 800aa12:	6863      	ldr	r3, [r4, #4]
 800aa14:	1ac0      	subs	r0, r0, r3
 800aa16:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d001      	beq.n	800aa20 <__sflush_r+0x50>
 800aa1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa1e:	1ac0      	subs	r0, r0, r3
 800aa20:	2300      	movs	r3, #0
 800aa22:	0002      	movs	r2, r0
 800aa24:	4640      	mov	r0, r8
 800aa26:	47a8      	blx	r5
 800aa28:	1c43      	adds	r3, r0, #1
 800aa2a:	d146      	bne.n	800aaba <__sflush_r+0xea>
 800aa2c:	4643      	mov	r3, r8
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	210c      	movs	r1, #12
 800aa32:	5e62      	ldrsh	r2, [r4, r1]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d056      	beq.n	800aae6 <__sflush_r+0x116>
 800aa38:	2b1d      	cmp	r3, #29
 800aa3a:	d001      	beq.n	800aa40 <__sflush_r+0x70>
 800aa3c:	2b16      	cmp	r3, #22
 800aa3e:	d15d      	bne.n	800aafc <__sflush_r+0x12c>
 800aa40:	2300      	movs	r3, #0
 800aa42:	6063      	str	r3, [r4, #4]
 800aa44:	6923      	ldr	r3, [r4, #16]
 800aa46:	6023      	str	r3, [r4, #0]
 800aa48:	4643      	mov	r3, r8
 800aa4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa4c:	601e      	str	r6, [r3, #0]
 800aa4e:	2900      	cmp	r1, #0
 800aa50:	d008      	beq.n	800aa64 <__sflush_r+0x94>
 800aa52:	0023      	movs	r3, r4
 800aa54:	3344      	adds	r3, #68	; 0x44
 800aa56:	4299      	cmp	r1, r3
 800aa58:	d002      	beq.n	800aa60 <__sflush_r+0x90>
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	f7fc fb88 	bl	8007170 <_free_r>
 800aa60:	2300      	movs	r3, #0
 800aa62:	6363      	str	r3, [r4, #52]	; 0x34
 800aa64:	2000      	movs	r0, #0
 800aa66:	bc04      	pop	{r2}
 800aa68:	4690      	mov	r8, r2
 800aa6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa6c:	690e      	ldr	r6, [r1, #16]
 800aa6e:	2e00      	cmp	r6, #0
 800aa70:	d0f8      	beq.n	800aa64 <__sflush_r+0x94>
 800aa72:	680a      	ldr	r2, [r1, #0]
 800aa74:	600e      	str	r6, [r1, #0]
 800aa76:	1b95      	subs	r5, r2, r6
 800aa78:	2200      	movs	r2, #0
 800aa7a:	079b      	lsls	r3, r3, #30
 800aa7c:	d100      	bne.n	800aa80 <__sflush_r+0xb0>
 800aa7e:	694a      	ldr	r2, [r1, #20]
 800aa80:	60a2      	str	r2, [r4, #8]
 800aa82:	2d00      	cmp	r5, #0
 800aa84:	dc04      	bgt.n	800aa90 <__sflush_r+0xc0>
 800aa86:	e7ed      	b.n	800aa64 <__sflush_r+0x94>
 800aa88:	1836      	adds	r6, r6, r0
 800aa8a:	1a2d      	subs	r5, r5, r0
 800aa8c:	2d00      	cmp	r5, #0
 800aa8e:	dde9      	ble.n	800aa64 <__sflush_r+0x94>
 800aa90:	002b      	movs	r3, r5
 800aa92:	0032      	movs	r2, r6
 800aa94:	6a21      	ldr	r1, [r4, #32]
 800aa96:	4640      	mov	r0, r8
 800aa98:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800aa9a:	47b8      	blx	r7
 800aa9c:	2800      	cmp	r0, #0
 800aa9e:	dcf3      	bgt.n	800aa88 <__sflush_r+0xb8>
 800aaa0:	2240      	movs	r2, #64	; 0x40
 800aaa2:	2001      	movs	r0, #1
 800aaa4:	89a3      	ldrh	r3, [r4, #12]
 800aaa6:	4240      	negs	r0, r0
 800aaa8:	4313      	orrs	r3, r2
 800aaaa:	81a3      	strh	r3, [r4, #12]
 800aaac:	e7db      	b.n	800aa66 <__sflush_r+0x96>
 800aaae:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800aab0:	2a00      	cmp	r2, #0
 800aab2:	dc98      	bgt.n	800a9e6 <__sflush_r+0x16>
 800aab4:	e7d6      	b.n	800aa64 <__sflush_r+0x94>
 800aab6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aab8:	e7a9      	b.n	800aa0e <__sflush_r+0x3e>
 800aaba:	2300      	movs	r3, #0
 800aabc:	6063      	str	r3, [r4, #4]
 800aabe:	6923      	ldr	r3, [r4, #16]
 800aac0:	6023      	str	r3, [r4, #0]
 800aac2:	89a3      	ldrh	r3, [r4, #12]
 800aac4:	04db      	lsls	r3, r3, #19
 800aac6:	d5bf      	bpl.n	800aa48 <__sflush_r+0x78>
 800aac8:	6560      	str	r0, [r4, #84]	; 0x54
 800aaca:	e7bd      	b.n	800aa48 <__sflush_r+0x78>
 800aacc:	4643      	mov	r3, r8
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d099      	beq.n	800aa08 <__sflush_r+0x38>
 800aad4:	2b1d      	cmp	r3, #29
 800aad6:	d00d      	beq.n	800aaf4 <__sflush_r+0x124>
 800aad8:	2b16      	cmp	r3, #22
 800aada:	d00b      	beq.n	800aaf4 <__sflush_r+0x124>
 800aadc:	2240      	movs	r2, #64	; 0x40
 800aade:	89a3      	ldrh	r3, [r4, #12]
 800aae0:	4313      	orrs	r3, r2
 800aae2:	81a3      	strh	r3, [r4, #12]
 800aae4:	e7bf      	b.n	800aa66 <__sflush_r+0x96>
 800aae6:	6063      	str	r3, [r4, #4]
 800aae8:	6923      	ldr	r3, [r4, #16]
 800aaea:	6023      	str	r3, [r4, #0]
 800aaec:	04d3      	lsls	r3, r2, #19
 800aaee:	d5ab      	bpl.n	800aa48 <__sflush_r+0x78>
 800aaf0:	6560      	str	r0, [r4, #84]	; 0x54
 800aaf2:	e7a9      	b.n	800aa48 <__sflush_r+0x78>
 800aaf4:	4643      	mov	r3, r8
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	601e      	str	r6, [r3, #0]
 800aafa:	e7b4      	b.n	800aa66 <__sflush_r+0x96>
 800aafc:	2340      	movs	r3, #64	; 0x40
 800aafe:	431a      	orrs	r2, r3
 800ab00:	81a2      	strh	r2, [r4, #12]
 800ab02:	e7b0      	b.n	800aa66 <__sflush_r+0x96>

0800ab04 <_fflush_r>:
 800ab04:	690b      	ldr	r3, [r1, #16]
 800ab06:	b570      	push	{r4, r5, r6, lr}
 800ab08:	0005      	movs	r5, r0
 800ab0a:	000c      	movs	r4, r1
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d016      	beq.n	800ab3e <_fflush_r+0x3a>
 800ab10:	2800      	cmp	r0, #0
 800ab12:	d002      	beq.n	800ab1a <_fflush_r+0x16>
 800ab14:	6983      	ldr	r3, [r0, #24]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d015      	beq.n	800ab46 <_fflush_r+0x42>
 800ab1a:	4b0e      	ldr	r3, [pc, #56]	; (800ab54 <_fflush_r+0x50>)
 800ab1c:	429c      	cmp	r4, r3
 800ab1e:	d010      	beq.n	800ab42 <_fflush_r+0x3e>
 800ab20:	4b0d      	ldr	r3, [pc, #52]	; (800ab58 <_fflush_r+0x54>)
 800ab22:	429c      	cmp	r4, r3
 800ab24:	d012      	beq.n	800ab4c <_fflush_r+0x48>
 800ab26:	4b0d      	ldr	r3, [pc, #52]	; (800ab5c <_fflush_r+0x58>)
 800ab28:	429c      	cmp	r4, r3
 800ab2a:	d011      	beq.n	800ab50 <_fflush_r+0x4c>
 800ab2c:	220c      	movs	r2, #12
 800ab2e:	5ea3      	ldrsh	r3, [r4, r2]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d004      	beq.n	800ab3e <_fflush_r+0x3a>
 800ab34:	0021      	movs	r1, r4
 800ab36:	0028      	movs	r0, r5
 800ab38:	f7ff ff4a 	bl	800a9d0 <__sflush_r>
 800ab3c:	e000      	b.n	800ab40 <_fflush_r+0x3c>
 800ab3e:	2000      	movs	r0, #0
 800ab40:	bd70      	pop	{r4, r5, r6, pc}
 800ab42:	686c      	ldr	r4, [r5, #4]
 800ab44:	e7f2      	b.n	800ab2c <_fflush_r+0x28>
 800ab46:	f000 f917 	bl	800ad78 <__sinit>
 800ab4a:	e7e6      	b.n	800ab1a <_fflush_r+0x16>
 800ab4c:	68ac      	ldr	r4, [r5, #8]
 800ab4e:	e7ed      	b.n	800ab2c <_fflush_r+0x28>
 800ab50:	68ec      	ldr	r4, [r5, #12]
 800ab52:	e7eb      	b.n	800ab2c <_fflush_r+0x28>
 800ab54:	08012bec 	.word	0x08012bec
 800ab58:	08012bcc 	.word	0x08012bcc
 800ab5c:	08012bac 	.word	0x08012bac

0800ab60 <fflush>:
 800ab60:	b510      	push	{r4, lr}
 800ab62:	1e01      	subs	r1, r0, #0
 800ab64:	d004      	beq.n	800ab70 <fflush+0x10>
 800ab66:	4b05      	ldr	r3, [pc, #20]	; (800ab7c <fflush+0x1c>)
 800ab68:	6818      	ldr	r0, [r3, #0]
 800ab6a:	f7ff ffcb 	bl	800ab04 <_fflush_r>
 800ab6e:	bd10      	pop	{r4, pc}
 800ab70:	4b03      	ldr	r3, [pc, #12]	; (800ab80 <fflush+0x20>)
 800ab72:	4904      	ldr	r1, [pc, #16]	; (800ab84 <fflush+0x24>)
 800ab74:	6818      	ldr	r0, [r3, #0]
 800ab76:	f000 f949 	bl	800ae0c <_fwalk_reent>
 800ab7a:	e7f8      	b.n	800ab6e <fflush+0xe>
 800ab7c:	20000004 	.word	0x20000004
 800ab80:	08012980 	.word	0x08012980
 800ab84:	0800ab05 	.word	0x0800ab05

0800ab88 <__fp_lock>:
 800ab88:	2000      	movs	r0, #0
 800ab8a:	4770      	bx	lr

0800ab8c <_cleanup_r>:
 800ab8c:	b510      	push	{r4, lr}
 800ab8e:	4902      	ldr	r1, [pc, #8]	; (800ab98 <_cleanup_r+0xc>)
 800ab90:	f000 f93c 	bl	800ae0c <_fwalk_reent>
 800ab94:	bd10      	pop	{r4, pc}
 800ab96:	46c0      	nop			; (mov r8, r8)
 800ab98:	0800ab05 	.word	0x0800ab05

0800ab9c <__fp_unlock>:
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	4770      	bx	lr

0800aba0 <__sfmoreglue>:
 800aba0:	b570      	push	{r4, r5, r6, lr}
 800aba2:	2468      	movs	r4, #104	; 0x68
 800aba4:	1e4a      	subs	r2, r1, #1
 800aba6:	4354      	muls	r4, r2
 800aba8:	000e      	movs	r6, r1
 800abaa:	0021      	movs	r1, r4
 800abac:	3174      	adds	r1, #116	; 0x74
 800abae:	f7fc fb35 	bl	800721c <_malloc_r>
 800abb2:	1e05      	subs	r5, r0, #0
 800abb4:	d009      	beq.n	800abca <__sfmoreglue+0x2a>
 800abb6:	2300      	movs	r3, #0
 800abb8:	0022      	movs	r2, r4
 800abba:	6003      	str	r3, [r0, #0]
 800abbc:	6046      	str	r6, [r0, #4]
 800abbe:	300c      	adds	r0, #12
 800abc0:	60a8      	str	r0, [r5, #8]
 800abc2:	3268      	adds	r2, #104	; 0x68
 800abc4:	2100      	movs	r1, #0
 800abc6:	f7fc fa7f 	bl	80070c8 <memset>
 800abca:	0028      	movs	r0, r5
 800abcc:	bd70      	pop	{r4, r5, r6, pc}
 800abce:	46c0      	nop			; (mov r8, r8)

0800abd0 <__sfp>:
 800abd0:	4b1e      	ldr	r3, [pc, #120]	; (800ac4c <__sfp+0x7c>)
 800abd2:	b570      	push	{r4, r5, r6, lr}
 800abd4:	681d      	ldr	r5, [r3, #0]
 800abd6:	0006      	movs	r6, r0
 800abd8:	69ab      	ldr	r3, [r5, #24]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d027      	beq.n	800ac2e <__sfp+0x5e>
 800abde:	3548      	adds	r5, #72	; 0x48
 800abe0:	686b      	ldr	r3, [r5, #4]
 800abe2:	68ac      	ldr	r4, [r5, #8]
 800abe4:	3b01      	subs	r3, #1
 800abe6:	d503      	bpl.n	800abf0 <__sfp+0x20>
 800abe8:	e01c      	b.n	800ac24 <__sfp+0x54>
 800abea:	3468      	adds	r4, #104	; 0x68
 800abec:	3b01      	subs	r3, #1
 800abee:	d319      	bcc.n	800ac24 <__sfp+0x54>
 800abf0:	210c      	movs	r1, #12
 800abf2:	5e62      	ldrsh	r2, [r4, r1]
 800abf4:	2a00      	cmp	r2, #0
 800abf6:	d1f8      	bne.n	800abea <__sfp+0x1a>
 800abf8:	2500      	movs	r5, #0
 800abfa:	0020      	movs	r0, r4
 800abfc:	4b14      	ldr	r3, [pc, #80]	; (800ac50 <__sfp+0x80>)
 800abfe:	6665      	str	r5, [r4, #100]	; 0x64
 800ac00:	6025      	str	r5, [r4, #0]
 800ac02:	6065      	str	r5, [r4, #4]
 800ac04:	60a5      	str	r5, [r4, #8]
 800ac06:	60e3      	str	r3, [r4, #12]
 800ac08:	6125      	str	r5, [r4, #16]
 800ac0a:	6165      	str	r5, [r4, #20]
 800ac0c:	61a5      	str	r5, [r4, #24]
 800ac0e:	2208      	movs	r2, #8
 800ac10:	2100      	movs	r1, #0
 800ac12:	305c      	adds	r0, #92	; 0x5c
 800ac14:	f7fc fa58 	bl	80070c8 <memset>
 800ac18:	6365      	str	r5, [r4, #52]	; 0x34
 800ac1a:	63a5      	str	r5, [r4, #56]	; 0x38
 800ac1c:	64a5      	str	r5, [r4, #72]	; 0x48
 800ac1e:	64e5      	str	r5, [r4, #76]	; 0x4c
 800ac20:	0020      	movs	r0, r4
 800ac22:	bd70      	pop	{r4, r5, r6, pc}
 800ac24:	682c      	ldr	r4, [r5, #0]
 800ac26:	2c00      	cmp	r4, #0
 800ac28:	d005      	beq.n	800ac36 <__sfp+0x66>
 800ac2a:	0025      	movs	r5, r4
 800ac2c:	e7d8      	b.n	800abe0 <__sfp+0x10>
 800ac2e:	0028      	movs	r0, r5
 800ac30:	f000 f810 	bl	800ac54 <__sinit.part.0>
 800ac34:	e7d3      	b.n	800abde <__sfp+0xe>
 800ac36:	2104      	movs	r1, #4
 800ac38:	0030      	movs	r0, r6
 800ac3a:	f7ff ffb1 	bl	800aba0 <__sfmoreglue>
 800ac3e:	1e04      	subs	r4, r0, #0
 800ac40:	6028      	str	r0, [r5, #0]
 800ac42:	d1f2      	bne.n	800ac2a <__sfp+0x5a>
 800ac44:	230c      	movs	r3, #12
 800ac46:	6033      	str	r3, [r6, #0]
 800ac48:	e7ea      	b.n	800ac20 <__sfp+0x50>
 800ac4a:	46c0      	nop			; (mov r8, r8)
 800ac4c:	08012980 	.word	0x08012980
 800ac50:	ffff0001 	.word	0xffff0001

0800ac54 <__sinit.part.0>:
 800ac54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac56:	46d6      	mov	lr, sl
 800ac58:	464f      	mov	r7, r9
 800ac5a:	4646      	mov	r6, r8
 800ac5c:	4b38      	ldr	r3, [pc, #224]	; (800ad40 <__sinit.part.0+0xec>)
 800ac5e:	b5c0      	push	{r6, r7, lr}
 800ac60:	6283      	str	r3, [r0, #40]	; 0x28
 800ac62:	2300      	movs	r3, #0
 800ac64:	6483      	str	r3, [r0, #72]	; 0x48
 800ac66:	64c3      	str	r3, [r0, #76]	; 0x4c
 800ac68:	6503      	str	r3, [r0, #80]	; 0x50
 800ac6a:	4b36      	ldr	r3, [pc, #216]	; (800ad44 <__sinit.part.0+0xf0>)
 800ac6c:	b082      	sub	sp, #8
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	0005      	movs	r5, r0
 800ac72:	9301      	str	r3, [sp, #4]
 800ac74:	4298      	cmp	r0, r3
 800ac76:	d060      	beq.n	800ad3a <__sinit.part.0+0xe6>
 800ac78:	0028      	movs	r0, r5
 800ac7a:	f7ff ffa9 	bl	800abd0 <__sfp>
 800ac7e:	6068      	str	r0, [r5, #4]
 800ac80:	0028      	movs	r0, r5
 800ac82:	f7ff ffa5 	bl	800abd0 <__sfp>
 800ac86:	60a8      	str	r0, [r5, #8]
 800ac88:	0028      	movs	r0, r5
 800ac8a:	f7ff ffa1 	bl	800abd0 <__sfp>
 800ac8e:	686e      	ldr	r6, [r5, #4]
 800ac90:	2400      	movs	r4, #0
 800ac92:	60e8      	str	r0, [r5, #12]
 800ac94:	2304      	movs	r3, #4
 800ac96:	0030      	movs	r0, r6
 800ac98:	6674      	str	r4, [r6, #100]	; 0x64
 800ac9a:	6034      	str	r4, [r6, #0]
 800ac9c:	6074      	str	r4, [r6, #4]
 800ac9e:	60b4      	str	r4, [r6, #8]
 800aca0:	60f3      	str	r3, [r6, #12]
 800aca2:	6134      	str	r4, [r6, #16]
 800aca4:	6174      	str	r4, [r6, #20]
 800aca6:	61b4      	str	r4, [r6, #24]
 800aca8:	2208      	movs	r2, #8
 800acaa:	2100      	movs	r1, #0
 800acac:	305c      	adds	r0, #92	; 0x5c
 800acae:	f7fc fa0b 	bl	80070c8 <memset>
 800acb2:	4b25      	ldr	r3, [pc, #148]	; (800ad48 <__sinit.part.0+0xf4>)
 800acb4:	4f25      	ldr	r7, [pc, #148]	; (800ad4c <__sinit.part.0+0xf8>)
 800acb6:	469a      	mov	sl, r3
 800acb8:	6273      	str	r3, [r6, #36]	; 0x24
 800acba:	4b25      	ldr	r3, [pc, #148]	; (800ad50 <__sinit.part.0+0xfc>)
 800acbc:	6337      	str	r7, [r6, #48]	; 0x30
 800acbe:	4699      	mov	r9, r3
 800acc0:	62b3      	str	r3, [r6, #40]	; 0x28
 800acc2:	4b24      	ldr	r3, [pc, #144]	; (800ad54 <__sinit.part.0+0x100>)
 800acc4:	6236      	str	r6, [r6, #32]
 800acc6:	62f3      	str	r3, [r6, #44]	; 0x2c
 800acc8:	68ae      	ldr	r6, [r5, #8]
 800acca:	4698      	mov	r8, r3
 800accc:	0030      	movs	r0, r6
 800acce:	4b22      	ldr	r3, [pc, #136]	; (800ad58 <__sinit.part.0+0x104>)
 800acd0:	6674      	str	r4, [r6, #100]	; 0x64
 800acd2:	6034      	str	r4, [r6, #0]
 800acd4:	6074      	str	r4, [r6, #4]
 800acd6:	60b4      	str	r4, [r6, #8]
 800acd8:	60f3      	str	r3, [r6, #12]
 800acda:	6134      	str	r4, [r6, #16]
 800acdc:	6174      	str	r4, [r6, #20]
 800acde:	61b4      	str	r4, [r6, #24]
 800ace0:	2208      	movs	r2, #8
 800ace2:	2100      	movs	r1, #0
 800ace4:	305c      	adds	r0, #92	; 0x5c
 800ace6:	f7fc f9ef 	bl	80070c8 <memset>
 800acea:	4653      	mov	r3, sl
 800acec:	6273      	str	r3, [r6, #36]	; 0x24
 800acee:	464b      	mov	r3, r9
 800acf0:	62b3      	str	r3, [r6, #40]	; 0x28
 800acf2:	4643      	mov	r3, r8
 800acf4:	6337      	str	r7, [r6, #48]	; 0x30
 800acf6:	62f3      	str	r3, [r6, #44]	; 0x2c
 800acf8:	6236      	str	r6, [r6, #32]
 800acfa:	68ee      	ldr	r6, [r5, #12]
 800acfc:	4b17      	ldr	r3, [pc, #92]	; (800ad5c <__sinit.part.0+0x108>)
 800acfe:	0030      	movs	r0, r6
 800ad00:	60f3      	str	r3, [r6, #12]
 800ad02:	6674      	str	r4, [r6, #100]	; 0x64
 800ad04:	6034      	str	r4, [r6, #0]
 800ad06:	6074      	str	r4, [r6, #4]
 800ad08:	60b4      	str	r4, [r6, #8]
 800ad0a:	6134      	str	r4, [r6, #16]
 800ad0c:	6174      	str	r4, [r6, #20]
 800ad0e:	61b4      	str	r4, [r6, #24]
 800ad10:	2208      	movs	r2, #8
 800ad12:	2100      	movs	r1, #0
 800ad14:	305c      	adds	r0, #92	; 0x5c
 800ad16:	f7fc f9d7 	bl	80070c8 <memset>
 800ad1a:	4653      	mov	r3, sl
 800ad1c:	6273      	str	r3, [r6, #36]	; 0x24
 800ad1e:	464b      	mov	r3, r9
 800ad20:	62b3      	str	r3, [r6, #40]	; 0x28
 800ad22:	4643      	mov	r3, r8
 800ad24:	62f3      	str	r3, [r6, #44]	; 0x2c
 800ad26:	2301      	movs	r3, #1
 800ad28:	6236      	str	r6, [r6, #32]
 800ad2a:	6337      	str	r7, [r6, #48]	; 0x30
 800ad2c:	61ab      	str	r3, [r5, #24]
 800ad2e:	b002      	add	sp, #8
 800ad30:	bc1c      	pop	{r2, r3, r4}
 800ad32:	4690      	mov	r8, r2
 800ad34:	4699      	mov	r9, r3
 800ad36:	46a2      	mov	sl, r4
 800ad38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad3a:	2301      	movs	r3, #1
 800ad3c:	6183      	str	r3, [r0, #24]
 800ad3e:	e79b      	b.n	800ac78 <__sinit.part.0+0x24>
 800ad40:	0800ab8d 	.word	0x0800ab8d
 800ad44:	08012980 	.word	0x08012980
 800ad48:	0800c69d 	.word	0x0800c69d
 800ad4c:	0800c735 	.word	0x0800c735
 800ad50:	0800c6c9 	.word	0x0800c6c9
 800ad54:	0800c709 	.word	0x0800c709
 800ad58:	00010009 	.word	0x00010009
 800ad5c:	00020012 	.word	0x00020012

0800ad60 <_cleanup>:
 800ad60:	b510      	push	{r4, lr}
 800ad62:	4b03      	ldr	r3, [pc, #12]	; (800ad70 <_cleanup+0x10>)
 800ad64:	4903      	ldr	r1, [pc, #12]	; (800ad74 <_cleanup+0x14>)
 800ad66:	6818      	ldr	r0, [r3, #0]
 800ad68:	f000 f850 	bl	800ae0c <_fwalk_reent>
 800ad6c:	bd10      	pop	{r4, pc}
 800ad6e:	46c0      	nop			; (mov r8, r8)
 800ad70:	08012980 	.word	0x08012980
 800ad74:	0800ab05 	.word	0x0800ab05

0800ad78 <__sinit>:
 800ad78:	6983      	ldr	r3, [r0, #24]
 800ad7a:	b510      	push	{r4, lr}
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d101      	bne.n	800ad84 <__sinit+0xc>
 800ad80:	f7ff ff68 	bl	800ac54 <__sinit.part.0>
 800ad84:	bd10      	pop	{r4, pc}
 800ad86:	46c0      	nop			; (mov r8, r8)

0800ad88 <__sfp_lock_acquire>:
 800ad88:	4770      	bx	lr
 800ad8a:	46c0      	nop			; (mov r8, r8)

0800ad8c <__sfp_lock_release>:
 800ad8c:	4770      	bx	lr
 800ad8e:	46c0      	nop			; (mov r8, r8)

0800ad90 <__sinit_lock_acquire>:
 800ad90:	4770      	bx	lr
 800ad92:	46c0      	nop			; (mov r8, r8)

0800ad94 <__sinit_lock_release>:
 800ad94:	4770      	bx	lr
 800ad96:	46c0      	nop			; (mov r8, r8)

0800ad98 <__fp_lock_all>:
 800ad98:	b510      	push	{r4, lr}
 800ad9a:	4b03      	ldr	r3, [pc, #12]	; (800ada8 <__fp_lock_all+0x10>)
 800ad9c:	4903      	ldr	r1, [pc, #12]	; (800adac <__fp_lock_all+0x14>)
 800ad9e:	6818      	ldr	r0, [r3, #0]
 800ada0:	f000 f812 	bl	800adc8 <_fwalk>
 800ada4:	bd10      	pop	{r4, pc}
 800ada6:	46c0      	nop			; (mov r8, r8)
 800ada8:	20000004 	.word	0x20000004
 800adac:	0800ab89 	.word	0x0800ab89

0800adb0 <__fp_unlock_all>:
 800adb0:	b510      	push	{r4, lr}
 800adb2:	4b03      	ldr	r3, [pc, #12]	; (800adc0 <__fp_unlock_all+0x10>)
 800adb4:	4903      	ldr	r1, [pc, #12]	; (800adc4 <__fp_unlock_all+0x14>)
 800adb6:	6818      	ldr	r0, [r3, #0]
 800adb8:	f000 f806 	bl	800adc8 <_fwalk>
 800adbc:	bd10      	pop	{r4, pc}
 800adbe:	46c0      	nop			; (mov r8, r8)
 800adc0:	20000004 	.word	0x20000004
 800adc4:	0800ab9d 	.word	0x0800ab9d

0800adc8 <_fwalk>:
 800adc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800adca:	46c6      	mov	lr, r8
 800adcc:	3048      	adds	r0, #72	; 0x48
 800adce:	b500      	push	{lr}
 800add0:	4688      	mov	r8, r1
 800add2:	0007      	movs	r7, r0
 800add4:	2600      	movs	r6, #0
 800add6:	2800      	cmp	r0, #0
 800add8:	d013      	beq.n	800ae02 <_fwalk+0x3a>
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	68bc      	ldr	r4, [r7, #8]
 800adde:	1e5d      	subs	r5, r3, #1
 800ade0:	d40c      	bmi.n	800adfc <_fwalk+0x34>
 800ade2:	89a3      	ldrh	r3, [r4, #12]
 800ade4:	2b01      	cmp	r3, #1
 800ade6:	d906      	bls.n	800adf6 <_fwalk+0x2e>
 800ade8:	220e      	movs	r2, #14
 800adea:	5ea3      	ldrsh	r3, [r4, r2]
 800adec:	3301      	adds	r3, #1
 800adee:	d002      	beq.n	800adf6 <_fwalk+0x2e>
 800adf0:	0020      	movs	r0, r4
 800adf2:	47c0      	blx	r8
 800adf4:	4306      	orrs	r6, r0
 800adf6:	3468      	adds	r4, #104	; 0x68
 800adf8:	3d01      	subs	r5, #1
 800adfa:	d2f2      	bcs.n	800ade2 <_fwalk+0x1a>
 800adfc:	683f      	ldr	r7, [r7, #0]
 800adfe:	2f00      	cmp	r7, #0
 800ae00:	d1eb      	bne.n	800adda <_fwalk+0x12>
 800ae02:	0030      	movs	r0, r6
 800ae04:	bc04      	pop	{r2}
 800ae06:	4690      	mov	r8, r2
 800ae08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae0a:	46c0      	nop			; (mov r8, r8)

0800ae0c <_fwalk_reent>:
 800ae0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae0e:	4647      	mov	r7, r8
 800ae10:	46ce      	mov	lr, r9
 800ae12:	b580      	push	{r7, lr}
 800ae14:	0007      	movs	r7, r0
 800ae16:	3748      	adds	r7, #72	; 0x48
 800ae18:	4680      	mov	r8, r0
 800ae1a:	4689      	mov	r9, r1
 800ae1c:	2600      	movs	r6, #0
 800ae1e:	2f00      	cmp	r7, #0
 800ae20:	d014      	beq.n	800ae4c <_fwalk_reent+0x40>
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	68bc      	ldr	r4, [r7, #8]
 800ae26:	1e5d      	subs	r5, r3, #1
 800ae28:	d40d      	bmi.n	800ae46 <_fwalk_reent+0x3a>
 800ae2a:	89a3      	ldrh	r3, [r4, #12]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d907      	bls.n	800ae40 <_fwalk_reent+0x34>
 800ae30:	220e      	movs	r2, #14
 800ae32:	5ea3      	ldrsh	r3, [r4, r2]
 800ae34:	3301      	adds	r3, #1
 800ae36:	d003      	beq.n	800ae40 <_fwalk_reent+0x34>
 800ae38:	0021      	movs	r1, r4
 800ae3a:	4640      	mov	r0, r8
 800ae3c:	47c8      	blx	r9
 800ae3e:	4306      	orrs	r6, r0
 800ae40:	3468      	adds	r4, #104	; 0x68
 800ae42:	3d01      	subs	r5, #1
 800ae44:	d2f1      	bcs.n	800ae2a <_fwalk_reent+0x1e>
 800ae46:	683f      	ldr	r7, [r7, #0]
 800ae48:	2f00      	cmp	r7, #0
 800ae4a:	d1ea      	bne.n	800ae22 <_fwalk_reent+0x16>
 800ae4c:	0030      	movs	r0, r6
 800ae4e:	bc0c      	pop	{r2, r3}
 800ae50:	4690      	mov	r8, r2
 800ae52:	4699      	mov	r9, r3
 800ae54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae56:	46c0      	nop			; (mov r8, r8)

0800ae58 <rshift>:
 800ae58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae5a:	46d6      	mov	lr, sl
 800ae5c:	464f      	mov	r7, r9
 800ae5e:	4646      	mov	r6, r8
 800ae60:	6905      	ldr	r5, [r0, #16]
 800ae62:	114b      	asrs	r3, r1, #5
 800ae64:	b5c0      	push	{r6, r7, lr}
 800ae66:	469a      	mov	sl, r3
 800ae68:	429d      	cmp	r5, r3
 800ae6a:	dd2d      	ble.n	800aec8 <rshift+0x70>
 800ae6c:	0006      	movs	r6, r0
 800ae6e:	241f      	movs	r4, #31
 800ae70:	3614      	adds	r6, #20
 800ae72:	00af      	lsls	r7, r5, #2
 800ae74:	009b      	lsls	r3, r3, #2
 800ae76:	400c      	ands	r4, r1
 800ae78:	19f7      	adds	r7, r6, r7
 800ae7a:	18f3      	adds	r3, r6, r3
 800ae7c:	46a4      	mov	ip, r4
 800ae7e:	2c00      	cmp	r4, #0
 800ae80:	d02b      	beq.n	800aeda <rshift+0x82>
 800ae82:	2220      	movs	r2, #32
 800ae84:	0021      	movs	r1, r4
 800ae86:	1b12      	subs	r2, r2, r4
 800ae88:	cb10      	ldmia	r3!, {r4}
 800ae8a:	4690      	mov	r8, r2
 800ae8c:	40cc      	lsrs	r4, r1
 800ae8e:	429f      	cmp	r7, r3
 800ae90:	d916      	bls.n	800aec0 <rshift+0x68>
 800ae92:	46b1      	mov	r9, r6
 800ae94:	4641      	mov	r1, r8
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	408a      	lsls	r2, r1
 800ae9a:	4322      	orrs	r2, r4
 800ae9c:	464c      	mov	r4, r9
 800ae9e:	c404      	stmia	r4!, {r2}
 800aea0:	4662      	mov	r2, ip
 800aea2:	46a1      	mov	r9, r4
 800aea4:	cb10      	ldmia	r3!, {r4}
 800aea6:	40d4      	lsrs	r4, r2
 800aea8:	429f      	cmp	r7, r3
 800aeaa:	d8f3      	bhi.n	800ae94 <rshift+0x3c>
 800aeac:	4653      	mov	r3, sl
 800aeae:	1aed      	subs	r5, r5, r3
 800aeb0:	00ad      	lsls	r5, r5, #2
 800aeb2:	3d04      	subs	r5, #4
 800aeb4:	1975      	adds	r5, r6, r5
 800aeb6:	602c      	str	r4, [r5, #0]
 800aeb8:	2c00      	cmp	r4, #0
 800aeba:	d019      	beq.n	800aef0 <rshift+0x98>
 800aebc:	3504      	adds	r5, #4
 800aebe:	e017      	b.n	800aef0 <rshift+0x98>
 800aec0:	6144      	str	r4, [r0, #20]
 800aec2:	0035      	movs	r5, r6
 800aec4:	2c00      	cmp	r4, #0
 800aec6:	d1f9      	bne.n	800aebc <rshift+0x64>
 800aec8:	2300      	movs	r3, #0
 800aeca:	6103      	str	r3, [r0, #16]
 800aecc:	2300      	movs	r3, #0
 800aece:	6143      	str	r3, [r0, #20]
 800aed0:	bc1c      	pop	{r2, r3, r4}
 800aed2:	4690      	mov	r8, r2
 800aed4:	4699      	mov	r9, r3
 800aed6:	46a2      	mov	sl, r4
 800aed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aeda:	0032      	movs	r2, r6
 800aedc:	429f      	cmp	r7, r3
 800aede:	d9f3      	bls.n	800aec8 <rshift+0x70>
 800aee0:	cb10      	ldmia	r3!, {r4}
 800aee2:	c210      	stmia	r2!, {r4}
 800aee4:	429f      	cmp	r7, r3
 800aee6:	d8fb      	bhi.n	800aee0 <rshift+0x88>
 800aee8:	4653      	mov	r3, sl
 800aeea:	1aed      	subs	r5, r5, r3
 800aeec:	00ad      	lsls	r5, r5, #2
 800aeee:	1975      	adds	r5, r6, r5
 800aef0:	1bab      	subs	r3, r5, r6
 800aef2:	109b      	asrs	r3, r3, #2
 800aef4:	6103      	str	r3, [r0, #16]
 800aef6:	42b5      	cmp	r5, r6
 800aef8:	d1ea      	bne.n	800aed0 <rshift+0x78>
 800aefa:	e7e7      	b.n	800aecc <rshift+0x74>

0800aefc <__gethex>:
 800aefc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aefe:	46de      	mov	lr, fp
 800af00:	464e      	mov	r6, r9
 800af02:	4645      	mov	r5, r8
 800af04:	4657      	mov	r7, sl
 800af06:	b5e0      	push	{r5, r6, r7, lr}
 800af08:	b08b      	sub	sp, #44	; 0x2c
 800af0a:	9309      	str	r3, [sp, #36]	; 0x24
 800af0c:	4bc4      	ldr	r3, [pc, #784]	; (800b220 <__gethex+0x324>)
 800af0e:	9007      	str	r0, [sp, #28]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4689      	mov	r9, r1
 800af14:	0018      	movs	r0, r3
 800af16:	4693      	mov	fp, r2
 800af18:	9301      	str	r3, [sp, #4]
 800af1a:	f7fd fa0b 	bl	8008334 <strlen>
 800af1e:	9a01      	ldr	r2, [sp, #4]
 800af20:	0003      	movs	r3, r0
 800af22:	4694      	mov	ip, r2
 800af24:	4463      	add	r3, ip
 800af26:	3b01      	subs	r3, #1
 800af28:	781b      	ldrb	r3, [r3, #0]
 800af2a:	9004      	str	r0, [sp, #16]
 800af2c:	9300      	str	r3, [sp, #0]
 800af2e:	464b      	mov	r3, r9
 800af30:	681d      	ldr	r5, [r3, #0]
 800af32:	78aa      	ldrb	r2, [r5, #2]
 800af34:	2a30      	cmp	r2, #48	; 0x30
 800af36:	d000      	beq.n	800af3a <__gethex+0x3e>
 800af38:	e201      	b.n	800b33e <__gethex+0x442>
 800af3a:	2102      	movs	r1, #2
 800af3c:	4249      	negs	r1, r1
 800af3e:	1ceb      	adds	r3, r5, #3
 800af40:	1b49      	subs	r1, r1, r5
 800af42:	18cf      	adds	r7, r1, r3
 800af44:	001d      	movs	r5, r3
 800af46:	3301      	adds	r3, #1
 800af48:	1e5a      	subs	r2, r3, #1
 800af4a:	7812      	ldrb	r2, [r2, #0]
 800af4c:	2a30      	cmp	r2, #48	; 0x30
 800af4e:	d0f8      	beq.n	800af42 <__gethex+0x46>
 800af50:	4bb4      	ldr	r3, [pc, #720]	; (800b224 <__gethex+0x328>)
 800af52:	4698      	mov	r8, r3
 800af54:	5c9b      	ldrb	r3, [r3, r2]
 800af56:	2b00      	cmp	r3, #0
 800af58:	d100      	bne.n	800af5c <__gethex+0x60>
 800af5a:	e109      	b.n	800b170 <__gethex+0x274>
 800af5c:	4642      	mov	r2, r8
 800af5e:	782b      	ldrb	r3, [r5, #0]
 800af60:	2400      	movs	r4, #0
 800af62:	5cd3      	ldrb	r3, [r2, r3]
 800af64:	2200      	movs	r2, #0
 800af66:	4692      	mov	sl, r2
 800af68:	002e      	movs	r6, r5
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d005      	beq.n	800af7a <__gethex+0x7e>
 800af6e:	4642      	mov	r2, r8
 800af70:	3601      	adds	r6, #1
 800af72:	7833      	ldrb	r3, [r6, #0]
 800af74:	5cd3      	ldrb	r3, [r2, r3]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d1f9      	bne.n	800af6e <__gethex+0x72>
 800af7a:	9a04      	ldr	r2, [sp, #16]
 800af7c:	9901      	ldr	r1, [sp, #4]
 800af7e:	0030      	movs	r0, r6
 800af80:	f7fd fa0c 	bl	800839c <strncmp>
 800af84:	9002      	str	r0, [sp, #8]
 800af86:	2800      	cmp	r0, #0
 800af88:	d000      	beq.n	800af8c <__gethex+0x90>
 800af8a:	e098      	b.n	800b0be <__gethex+0x1c2>
 800af8c:	2c00      	cmp	r4, #0
 800af8e:	d100      	bne.n	800af92 <__gethex+0x96>
 800af90:	e1c2      	b.n	800b318 <__gethex+0x41c>
 800af92:	1ba4      	subs	r4, r4, r6
 800af94:	00a3      	lsls	r3, r4, #2
 800af96:	9302      	str	r3, [sp, #8]
 800af98:	7833      	ldrb	r3, [r6, #0]
 800af9a:	2b50      	cmp	r3, #80	; 0x50
 800af9c:	d100      	bne.n	800afa0 <__gethex+0xa4>
 800af9e:	e09a      	b.n	800b0d6 <__gethex+0x1da>
 800afa0:	0034      	movs	r4, r6
 800afa2:	2b70      	cmp	r3, #112	; 0x70
 800afa4:	d100      	bne.n	800afa8 <__gethex+0xac>
 800afa6:	e096      	b.n	800b0d6 <__gethex+0x1da>
 800afa8:	464b      	mov	r3, r9
 800afaa:	601e      	str	r6, [r3, #0]
 800afac:	4653      	mov	r3, sl
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d000      	beq.n	800afb4 <__gethex+0xb8>
 800afb2:	e0c6      	b.n	800b142 <__gethex+0x246>
 800afb4:	1b63      	subs	r3, r4, r5
 800afb6:	3b01      	subs	r3, #1
 800afb8:	2100      	movs	r1, #0
 800afba:	2b07      	cmp	r3, #7
 800afbc:	dd03      	ble.n	800afc6 <__gethex+0xca>
 800afbe:	3101      	adds	r1, #1
 800afc0:	105b      	asrs	r3, r3, #1
 800afc2:	2b07      	cmp	r3, #7
 800afc4:	dcfb      	bgt.n	800afbe <__gethex+0xc2>
 800afc6:	9807      	ldr	r0, [sp, #28]
 800afc8:	f000 fc2c 	bl	800b824 <_Balloc>
 800afcc:	9003      	str	r0, [sp, #12]
 800afce:	2800      	cmp	r0, #0
 800afd0:	d100      	bne.n	800afd4 <__gethex+0xd8>
 800afd2:	e24a      	b.n	800b46a <__gethex+0x56e>
 800afd4:	9b03      	ldr	r3, [sp, #12]
 800afd6:	3314      	adds	r3, #20
 800afd8:	9308      	str	r3, [sp, #32]
 800afda:	42a5      	cmp	r5, r4
 800afdc:	d300      	bcc.n	800afe0 <__gethex+0xe4>
 800afde:	e1c1      	b.n	800b364 <__gethex+0x468>
 800afe0:	469a      	mov	sl, r3
 800afe2:	2300      	movs	r3, #0
 800afe4:	4699      	mov	r9, r3
 800afe6:	9a04      	ldr	r2, [sp, #16]
 800afe8:	3301      	adds	r3, #1
 800afea:	1a9b      	subs	r3, r3, r2
 800afec:	4656      	mov	r6, sl
 800afee:	2700      	movs	r7, #0
 800aff0:	46aa      	mov	sl, r5
 800aff2:	9306      	str	r3, [sp, #24]
 800aff4:	464d      	mov	r5, r9
 800aff6:	e00d      	b.n	800b014 <__gethex+0x118>
 800aff8:	2f20      	cmp	r7, #32
 800affa:	d100      	bne.n	800affe <__gethex+0x102>
 800affc:	e0af      	b.n	800b15e <__gethex+0x262>
 800affe:	003a      	movs	r2, r7
 800b000:	3704      	adds	r7, #4
 800b002:	4641      	mov	r1, r8
 800b004:	7823      	ldrb	r3, [r4, #0]
 800b006:	5ccb      	ldrb	r3, [r1, r3]
 800b008:	210f      	movs	r1, #15
 800b00a:	400b      	ands	r3, r1
 800b00c:	4093      	lsls	r3, r2
 800b00e:	431d      	orrs	r5, r3
 800b010:	4554      	cmp	r4, sl
 800b012:	d917      	bls.n	800b044 <__gethex+0x148>
 800b014:	1d33      	adds	r3, r6, #4
 800b016:	3c01      	subs	r4, #1
 800b018:	4699      	mov	r9, r3
 800b01a:	9a00      	ldr	r2, [sp, #0]
 800b01c:	7823      	ldrb	r3, [r4, #0]
 800b01e:	4293      	cmp	r3, r2
 800b020:	d1ea      	bne.n	800aff8 <__gethex+0xfc>
 800b022:	9b06      	ldr	r3, [sp, #24]
 800b024:	469c      	mov	ip, r3
 800b026:	44a4      	add	ip, r4
 800b028:	4663      	mov	r3, ip
 800b02a:	9305      	str	r3, [sp, #20]
 800b02c:	4553      	cmp	r3, sl
 800b02e:	d3e3      	bcc.n	800aff8 <__gethex+0xfc>
 800b030:	9a04      	ldr	r2, [sp, #16]
 800b032:	9901      	ldr	r1, [sp, #4]
 800b034:	4660      	mov	r0, ip
 800b036:	f7fd f9b1 	bl	800839c <strncmp>
 800b03a:	2800      	cmp	r0, #0
 800b03c:	d1dc      	bne.n	800aff8 <__gethex+0xfc>
 800b03e:	9c05      	ldr	r4, [sp, #20]
 800b040:	4554      	cmp	r4, sl
 800b042:	d8e7      	bhi.n	800b014 <__gethex+0x118>
 800b044:	46b2      	mov	sl, r6
 800b046:	464e      	mov	r6, r9
 800b048:	46a9      	mov	r9, r5
 800b04a:	4653      	mov	r3, sl
 800b04c:	464a      	mov	r2, r9
 800b04e:	601a      	str	r2, [r3, #0]
 800b050:	9b08      	ldr	r3, [sp, #32]
 800b052:	4648      	mov	r0, r9
 800b054:	1af6      	subs	r6, r6, r3
 800b056:	9b03      	ldr	r3, [sp, #12]
 800b058:	10b6      	asrs	r6, r6, #2
 800b05a:	611e      	str	r6, [r3, #16]
 800b05c:	f000 fcf4 	bl	800ba48 <__hi0bits>
 800b060:	465b      	mov	r3, fp
 800b062:	681c      	ldr	r4, [r3, #0]
 800b064:	0176      	lsls	r6, r6, #5
 800b066:	1a36      	subs	r6, r6, r0
 800b068:	42a6      	cmp	r6, r4
 800b06a:	dd00      	ble.n	800b06e <__gethex+0x172>
 800b06c:	e0b6      	b.n	800b1dc <__gethex+0x2e0>
 800b06e:	2500      	movs	r5, #0
 800b070:	42a6      	cmp	r6, r4
 800b072:	da00      	bge.n	800b076 <__gethex+0x17a>
 800b074:	e142      	b.n	800b2fc <__gethex+0x400>
 800b076:	465b      	mov	r3, fp
 800b078:	9a02      	ldr	r2, [sp, #8]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	4293      	cmp	r3, r2
 800b07e:	da00      	bge.n	800b082 <__gethex+0x186>
 800b080:	e165      	b.n	800b34e <__gethex+0x452>
 800b082:	465b      	mov	r3, fp
 800b084:	9a02      	ldr	r2, [sp, #8]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	4293      	cmp	r3, r2
 800b08a:	dc00      	bgt.n	800b08e <__gethex+0x192>
 800b08c:	e08d      	b.n	800b1aa <__gethex+0x2ae>
 800b08e:	1a9e      	subs	r6, r3, r2
 800b090:	42b4      	cmp	r4, r6
 800b092:	dd00      	ble.n	800b096 <__gethex+0x19a>
 800b094:	e0c8      	b.n	800b228 <__gethex+0x32c>
 800b096:	465a      	mov	r2, fp
 800b098:	68d2      	ldr	r2, [r2, #12]
 800b09a:	2a02      	cmp	r2, #2
 800b09c:	d100      	bne.n	800b0a0 <__gethex+0x1a4>
 800b09e:	e195      	b.n	800b3cc <__gethex+0x4d0>
 800b0a0:	2a03      	cmp	r2, #3
 800b0a2:	d100      	bne.n	800b0a6 <__gethex+0x1aa>
 800b0a4:	e18d      	b.n	800b3c2 <__gethex+0x4c6>
 800b0a6:	2a01      	cmp	r2, #1
 800b0a8:	d100      	bne.n	800b0ac <__gethex+0x1b0>
 800b0aa:	e171      	b.n	800b390 <__gethex+0x494>
 800b0ac:	9903      	ldr	r1, [sp, #12]
 800b0ae:	9807      	ldr	r0, [sp, #28]
 800b0b0:	f000 fbfa 	bl	800b8a8 <_Bfree>
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b0b8:	2750      	movs	r7, #80	; 0x50
 800b0ba:	6013      	str	r3, [r2, #0]
 800b0bc:	e047      	b.n	800b14e <__gethex+0x252>
 800b0be:	2200      	movs	r2, #0
 800b0c0:	7833      	ldrb	r3, [r6, #0]
 800b0c2:	9202      	str	r2, [sp, #8]
 800b0c4:	2c00      	cmp	r4, #0
 800b0c6:	d100      	bne.n	800b0ca <__gethex+0x1ce>
 800b0c8:	e767      	b.n	800af9a <__gethex+0x9e>
 800b0ca:	1ba4      	subs	r4, r4, r6
 800b0cc:	00a2      	lsls	r2, r4, #2
 800b0ce:	9202      	str	r2, [sp, #8]
 800b0d0:	2b50      	cmp	r3, #80	; 0x50
 800b0d2:	d000      	beq.n	800b0d6 <__gethex+0x1da>
 800b0d4:	e764      	b.n	800afa0 <__gethex+0xa4>
 800b0d6:	7873      	ldrb	r3, [r6, #1]
 800b0d8:	2b2b      	cmp	r3, #43	; 0x2b
 800b0da:	d100      	bne.n	800b0de <__gethex+0x1e2>
 800b0dc:	e10c      	b.n	800b2f8 <__gethex+0x3fc>
 800b0de:	2b2d      	cmp	r3, #45	; 0x2d
 800b0e0:	d100      	bne.n	800b0e4 <__gethex+0x1e8>
 800b0e2:	e077      	b.n	800b1d4 <__gethex+0x2d8>
 800b0e4:	2100      	movs	r1, #0
 800b0e6:	1c70      	adds	r0, r6, #1
 800b0e8:	4642      	mov	r2, r8
 800b0ea:	5cd3      	ldrb	r3, [r2, r3]
 800b0ec:	0034      	movs	r4, r6
 800b0ee:	1e5a      	subs	r2, r3, #1
 800b0f0:	2a18      	cmp	r2, #24
 800b0f2:	d900      	bls.n	800b0f6 <__gethex+0x1fa>
 800b0f4:	e758      	b.n	800afa8 <__gethex+0xac>
 800b0f6:	4644      	mov	r4, r8
 800b0f8:	1c42      	adds	r2, r0, #1
 800b0fa:	7840      	ldrb	r0, [r0, #1]
 800b0fc:	3b10      	subs	r3, #16
 800b0fe:	5c20      	ldrb	r0, [r4, r0]
 800b100:	1e44      	subs	r4, r0, #1
 800b102:	2c18      	cmp	r4, #24
 800b104:	d80d      	bhi.n	800b122 <__gethex+0x226>
 800b106:	0004      	movs	r4, r0
 800b108:	0098      	lsls	r0, r3, #2
 800b10a:	18c0      	adds	r0, r0, r3
 800b10c:	0040      	lsls	r0, r0, #1
 800b10e:	1900      	adds	r0, r0, r4
 800b110:	4644      	mov	r4, r8
 800b112:	0003      	movs	r3, r0
 800b114:	3201      	adds	r2, #1
 800b116:	7810      	ldrb	r0, [r2, #0]
 800b118:	3b10      	subs	r3, #16
 800b11a:	5c24      	ldrb	r4, [r4, r0]
 800b11c:	1e60      	subs	r0, r4, #1
 800b11e:	2818      	cmp	r0, #24
 800b120:	d9f2      	bls.n	800b108 <__gethex+0x20c>
 800b122:	2900      	cmp	r1, #0
 800b124:	d000      	beq.n	800b128 <__gethex+0x22c>
 800b126:	425b      	negs	r3, r3
 800b128:	9902      	ldr	r1, [sp, #8]
 800b12a:	0034      	movs	r4, r6
 800b12c:	468c      	mov	ip, r1
 800b12e:	449c      	add	ip, r3
 800b130:	4663      	mov	r3, ip
 800b132:	0016      	movs	r6, r2
 800b134:	9302      	str	r3, [sp, #8]
 800b136:	464b      	mov	r3, r9
 800b138:	601e      	str	r6, [r3, #0]
 800b13a:	4653      	mov	r3, sl
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d100      	bne.n	800b142 <__gethex+0x246>
 800b140:	e738      	b.n	800afb4 <__gethex+0xb8>
 800b142:	1e7b      	subs	r3, r7, #1
 800b144:	419f      	sbcs	r7, r3
 800b146:	2305      	movs	r3, #5
 800b148:	427f      	negs	r7, r7
 800b14a:	439f      	bics	r7, r3
 800b14c:	3706      	adds	r7, #6
 800b14e:	0038      	movs	r0, r7
 800b150:	b00b      	add	sp, #44	; 0x2c
 800b152:	bc3c      	pop	{r2, r3, r4, r5}
 800b154:	4690      	mov	r8, r2
 800b156:	4699      	mov	r9, r3
 800b158:	46a2      	mov	sl, r4
 800b15a:	46ab      	mov	fp, r5
 800b15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b15e:	0033      	movs	r3, r6
 800b160:	3308      	adds	r3, #8
 800b162:	6035      	str	r5, [r6, #0]
 800b164:	2200      	movs	r2, #0
 800b166:	464e      	mov	r6, r9
 800b168:	2704      	movs	r7, #4
 800b16a:	4699      	mov	r9, r3
 800b16c:	2500      	movs	r5, #0
 800b16e:	e748      	b.n	800b002 <__gethex+0x106>
 800b170:	9c04      	ldr	r4, [sp, #16]
 800b172:	9901      	ldr	r1, [sp, #4]
 800b174:	0022      	movs	r2, r4
 800b176:	0028      	movs	r0, r5
 800b178:	f7fd f910 	bl	800839c <strncmp>
 800b17c:	2800      	cmp	r0, #0
 800b17e:	d170      	bne.n	800b262 <__gethex+0x366>
 800b180:	4643      	mov	r3, r8
 800b182:	192e      	adds	r6, r5, r4
 800b184:	7832      	ldrb	r2, [r6, #0]
 800b186:	5c9b      	ldrb	r3, [r3, r2]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d06c      	beq.n	800b266 <__gethex+0x36a>
 800b18c:	0035      	movs	r5, r6
 800b18e:	2a30      	cmp	r2, #48	; 0x30
 800b190:	d105      	bne.n	800b19e <__gethex+0x2a2>
 800b192:	3501      	adds	r5, #1
 800b194:	782b      	ldrb	r3, [r5, #0]
 800b196:	2b30      	cmp	r3, #48	; 0x30
 800b198:	d0fb      	beq.n	800b192 <__gethex+0x296>
 800b19a:	4642      	mov	r2, r8
 800b19c:	5cd3      	ldrb	r3, [r2, r3]
 800b19e:	4259      	negs	r1, r3
 800b1a0:	4159      	adcs	r1, r3
 800b1a2:	0034      	movs	r4, r6
 800b1a4:	468a      	mov	sl, r1
 800b1a6:	2701      	movs	r7, #1
 800b1a8:	e6de      	b.n	800af68 <__gethex+0x6c>
 800b1aa:	2701      	movs	r7, #1
 800b1ac:	2d00      	cmp	r5, #0
 800b1ae:	d00a      	beq.n	800b1c6 <__gethex+0x2ca>
 800b1b0:	465b      	mov	r3, fp
 800b1b2:	68db      	ldr	r3, [r3, #12]
 800b1b4:	2b02      	cmp	r3, #2
 800b1b6:	d05d      	beq.n	800b274 <__gethex+0x378>
 800b1b8:	2b03      	cmp	r3, #3
 800b1ba:	d05f      	beq.n	800b27c <__gethex+0x380>
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	d100      	bne.n	800b1c2 <__gethex+0x2c6>
 800b1c0:	e090      	b.n	800b2e4 <__gethex+0x3e8>
 800b1c2:	2310      	movs	r3, #16
 800b1c4:	431f      	orrs	r7, r3
 800b1c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1c8:	9a03      	ldr	r2, [sp, #12]
 800b1ca:	601a      	str	r2, [r3, #0]
 800b1cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1ce:	9a02      	ldr	r2, [sp, #8]
 800b1d0:	601a      	str	r2, [r3, #0]
 800b1d2:	e7bc      	b.n	800b14e <__gethex+0x252>
 800b1d4:	2101      	movs	r1, #1
 800b1d6:	1cb0      	adds	r0, r6, #2
 800b1d8:	78b3      	ldrb	r3, [r6, #2]
 800b1da:	e785      	b.n	800b0e8 <__gethex+0x1ec>
 800b1dc:	9f03      	ldr	r7, [sp, #12]
 800b1de:	1b36      	subs	r6, r6, r4
 800b1e0:	0031      	movs	r1, r6
 800b1e2:	0038      	movs	r0, r7
 800b1e4:	f001 f854 	bl	800c290 <__any_on>
 800b1e8:	1e05      	subs	r5, r0, #0
 800b1ea:	d00f      	beq.n	800b20c <__gethex+0x310>
 800b1ec:	211f      	movs	r1, #31
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	1e70      	subs	r0, r6, #1
 800b1f2:	4001      	ands	r1, r0
 800b1f4:	408b      	lsls	r3, r1
 800b1f6:	1142      	asrs	r2, r0, #5
 800b1f8:	9908      	ldr	r1, [sp, #32]
 800b1fa:	0092      	lsls	r2, r2, #2
 800b1fc:	588a      	ldr	r2, [r1, r2]
 800b1fe:	2501      	movs	r5, #1
 800b200:	421a      	tst	r2, r3
 800b202:	d003      	beq.n	800b20c <__gethex+0x310>
 800b204:	2801      	cmp	r0, #1
 800b206:	dd00      	ble.n	800b20a <__gethex+0x30e>
 800b208:	e0b9      	b.n	800b37e <__gethex+0x482>
 800b20a:	2502      	movs	r5, #2
 800b20c:	0031      	movs	r1, r6
 800b20e:	9803      	ldr	r0, [sp, #12]
 800b210:	f7ff fe22 	bl	800ae58 <rshift>
 800b214:	9b02      	ldr	r3, [sp, #8]
 800b216:	469c      	mov	ip, r3
 800b218:	44b4      	add	ip, r6
 800b21a:	4663      	mov	r3, ip
 800b21c:	9302      	str	r3, [sp, #8]
 800b21e:	e72a      	b.n	800b076 <__gethex+0x17a>
 800b220:	08012d0c 	.word	0x08012d0c
 800b224:	08012c0c 	.word	0x08012c0c
 800b228:	1e77      	subs	r7, r6, #1
 800b22a:	2d00      	cmp	r5, #0
 800b22c:	d000      	beq.n	800b230 <__gethex+0x334>
 800b22e:	e097      	b.n	800b360 <__gethex+0x464>
 800b230:	2f00      	cmp	r7, #0
 800b232:	d000      	beq.n	800b236 <__gethex+0x33a>
 800b234:	e09d      	b.n	800b372 <__gethex+0x476>
 800b236:	231f      	movs	r3, #31
 800b238:	117a      	asrs	r2, r7, #5
 800b23a:	401f      	ands	r7, r3
 800b23c:	3b1e      	subs	r3, #30
 800b23e:	40bb      	lsls	r3, r7
 800b240:	9908      	ldr	r1, [sp, #32]
 800b242:	0092      	lsls	r2, r2, #2
 800b244:	588a      	ldr	r2, [r1, r2]
 800b246:	421a      	tst	r2, r3
 800b248:	d001      	beq.n	800b24e <__gethex+0x352>
 800b24a:	2302      	movs	r3, #2
 800b24c:	431d      	orrs	r5, r3
 800b24e:	0031      	movs	r1, r6
 800b250:	9803      	ldr	r0, [sp, #12]
 800b252:	f7ff fe01 	bl	800ae58 <rshift>
 800b256:	465b      	mov	r3, fp
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	1ba4      	subs	r4, r4, r6
 800b25c:	9302      	str	r3, [sp, #8]
 800b25e:	2702      	movs	r7, #2
 800b260:	e7a4      	b.n	800b1ac <__gethex+0x2b0>
 800b262:	002e      	movs	r6, r5
 800b264:	782a      	ldrb	r2, [r5, #0]
 800b266:	2a50      	cmp	r2, #80	; 0x50
 800b268:	d06c      	beq.n	800b344 <__gethex+0x448>
 800b26a:	2a70      	cmp	r2, #112	; 0x70
 800b26c:	d06a      	beq.n	800b344 <__gethex+0x448>
 800b26e:	464b      	mov	r3, r9
 800b270:	601e      	str	r6, [r3, #0]
 800b272:	e766      	b.n	800b142 <__gethex+0x246>
 800b274:	2301      	movs	r3, #1
 800b276:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b278:	1a9b      	subs	r3, r3, r2
 800b27a:	9315      	str	r3, [sp, #84]	; 0x54
 800b27c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d09f      	beq.n	800b1c2 <__gethex+0x2c6>
 800b282:	9b03      	ldr	r3, [sp, #12]
 800b284:	9808      	ldr	r0, [sp, #32]
 800b286:	691d      	ldr	r5, [r3, #16]
 800b288:	2100      	movs	r1, #0
 800b28a:	00ab      	lsls	r3, r5, #2
 800b28c:	4699      	mov	r9, r3
 800b28e:	18c6      	adds	r6, r0, r3
 800b290:	46ac      	mov	ip, r5
 800b292:	0003      	movs	r3, r0
 800b294:	e003      	b.n	800b29e <__gethex+0x3a2>
 800b296:	c302      	stmia	r3!, {r1}
 800b298:	429e      	cmp	r6, r3
 800b29a:	d800      	bhi.n	800b29e <__gethex+0x3a2>
 800b29c:	e09b      	b.n	800b3d6 <__gethex+0x4da>
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	1c55      	adds	r5, r2, #1
 800b2a2:	d0f8      	beq.n	800b296 <__gethex+0x39a>
 800b2a4:	3201      	adds	r2, #1
 800b2a6:	601a      	str	r2, [r3, #0]
 800b2a8:	2f02      	cmp	r7, #2
 800b2aa:	d100      	bne.n	800b2ae <__gethex+0x3b2>
 800b2ac:	e0aa      	b.n	800b404 <__gethex+0x508>
 800b2ae:	231f      	movs	r3, #31
 800b2b0:	2721      	movs	r7, #33	; 0x21
 800b2b2:	401c      	ands	r4, r3
 800b2b4:	d087      	beq.n	800b1c6 <__gethex+0x2ca>
 800b2b6:	4448      	add	r0, r9
 800b2b8:	3804      	subs	r0, #4
 800b2ba:	6800      	ldr	r0, [r0, #0]
 800b2bc:	f000 fbc4 	bl	800ba48 <__hi0bits>
 800b2c0:	2320      	movs	r3, #32
 800b2c2:	1b1c      	subs	r4, r3, r4
 800b2c4:	42a0      	cmp	r0, r4
 800b2c6:	db00      	blt.n	800b2ca <__gethex+0x3ce>
 800b2c8:	e77d      	b.n	800b1c6 <__gethex+0x2ca>
 800b2ca:	2101      	movs	r1, #1
 800b2cc:	9803      	ldr	r0, [sp, #12]
 800b2ce:	f7ff fdc3 	bl	800ae58 <rshift>
 800b2d2:	465b      	mov	r3, fp
 800b2d4:	9a02      	ldr	r2, [sp, #8]
 800b2d6:	689b      	ldr	r3, [r3, #8]
 800b2d8:	3201      	adds	r2, #1
 800b2da:	9202      	str	r2, [sp, #8]
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	db36      	blt.n	800b34e <__gethex+0x452>
 800b2e0:	2721      	movs	r7, #33	; 0x21
 800b2e2:	e770      	b.n	800b1c6 <__gethex+0x2ca>
 800b2e4:	07aa      	lsls	r2, r5, #30
 800b2e6:	d400      	bmi.n	800b2ea <__gethex+0x3ee>
 800b2e8:	e76b      	b.n	800b1c2 <__gethex+0x2c6>
 800b2ea:	9a08      	ldr	r2, [sp, #32]
 800b2ec:	6812      	ldr	r2, [r2, #0]
 800b2ee:	4315      	orrs	r5, r2
 800b2f0:	9200      	str	r2, [sp, #0]
 800b2f2:	422b      	tst	r3, r5
 800b2f4:	d1c5      	bne.n	800b282 <__gethex+0x386>
 800b2f6:	e764      	b.n	800b1c2 <__gethex+0x2c6>
 800b2f8:	2100      	movs	r1, #0
 800b2fa:	e76c      	b.n	800b1d6 <__gethex+0x2da>
 800b2fc:	1ba6      	subs	r6, r4, r6
 800b2fe:	0032      	movs	r2, r6
 800b300:	9903      	ldr	r1, [sp, #12]
 800b302:	9807      	ldr	r0, [sp, #28]
 800b304:	f000 fd36 	bl	800bd74 <__lshift>
 800b308:	0003      	movs	r3, r0
 800b30a:	9a02      	ldr	r2, [sp, #8]
 800b30c:	3314      	adds	r3, #20
 800b30e:	1b92      	subs	r2, r2, r6
 800b310:	9003      	str	r0, [sp, #12]
 800b312:	9202      	str	r2, [sp, #8]
 800b314:	9308      	str	r3, [sp, #32]
 800b316:	e6ae      	b.n	800b076 <__gethex+0x17a>
 800b318:	4642      	mov	r2, r8
 800b31a:	9b04      	ldr	r3, [sp, #16]
 800b31c:	18f1      	adds	r1, r6, r3
 800b31e:	780b      	ldrb	r3, [r1, #0]
 800b320:	000e      	movs	r6, r1
 800b322:	5cd2      	ldrb	r2, [r2, r3]
 800b324:	2a00      	cmp	r2, #0
 800b326:	d100      	bne.n	800b32a <__gethex+0x42e>
 800b328:	e637      	b.n	800af9a <__gethex+0x9e>
 800b32a:	4642      	mov	r2, r8
 800b32c:	3601      	adds	r6, #1
 800b32e:	7833      	ldrb	r3, [r6, #0]
 800b330:	5cd2      	ldrb	r2, [r2, r3]
 800b332:	2a00      	cmp	r2, #0
 800b334:	d1f9      	bne.n	800b32a <__gethex+0x42e>
 800b336:	1b89      	subs	r1, r1, r6
 800b338:	008a      	lsls	r2, r1, #2
 800b33a:	9202      	str	r2, [sp, #8]
 800b33c:	e62d      	b.n	800af9a <__gethex+0x9e>
 800b33e:	3502      	adds	r5, #2
 800b340:	2700      	movs	r7, #0
 800b342:	e605      	b.n	800af50 <__gethex+0x54>
 800b344:	2300      	movs	r3, #0
 800b346:	9302      	str	r3, [sp, #8]
 800b348:	3301      	adds	r3, #1
 800b34a:	469a      	mov	sl, r3
 800b34c:	e6c3      	b.n	800b0d6 <__gethex+0x1da>
 800b34e:	9903      	ldr	r1, [sp, #12]
 800b350:	9807      	ldr	r0, [sp, #28]
 800b352:	f000 faa9 	bl	800b8a8 <_Bfree>
 800b356:	2300      	movs	r3, #0
 800b358:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b35a:	27a3      	movs	r7, #163	; 0xa3
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	e6f6      	b.n	800b14e <__gethex+0x252>
 800b360:	2501      	movs	r5, #1
 800b362:	e768      	b.n	800b236 <__gethex+0x33a>
 800b364:	9b08      	ldr	r3, [sp, #32]
 800b366:	9e03      	ldr	r6, [sp, #12]
 800b368:	469a      	mov	sl, r3
 800b36a:	2300      	movs	r3, #0
 800b36c:	3618      	adds	r6, #24
 800b36e:	4699      	mov	r9, r3
 800b370:	e66b      	b.n	800b04a <__gethex+0x14e>
 800b372:	0039      	movs	r1, r7
 800b374:	9803      	ldr	r0, [sp, #12]
 800b376:	f000 ff8b 	bl	800c290 <__any_on>
 800b37a:	0005      	movs	r5, r0
 800b37c:	e75b      	b.n	800b236 <__gethex+0x33a>
 800b37e:	1eb1      	subs	r1, r6, #2
 800b380:	0038      	movs	r0, r7
 800b382:	f000 ff85 	bl	800c290 <__any_on>
 800b386:	3502      	adds	r5, #2
 800b388:	2800      	cmp	r0, #0
 800b38a:	d000      	beq.n	800b38e <__gethex+0x492>
 800b38c:	e73e      	b.n	800b20c <__gethex+0x310>
 800b38e:	e73c      	b.n	800b20a <__gethex+0x30e>
 800b390:	42b4      	cmp	r4, r6
 800b392:	d000      	beq.n	800b396 <__gethex+0x49a>
 800b394:	e68a      	b.n	800b0ac <__gethex+0x1b0>
 800b396:	2c01      	cmp	r4, #1
 800b398:	d008      	beq.n	800b3ac <__gethex+0x4b0>
 800b39a:	1e61      	subs	r1, r4, #1
 800b39c:	9803      	ldr	r0, [sp, #12]
 800b39e:	f000 ff77 	bl	800c290 <__any_on>
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d100      	bne.n	800b3a8 <__gethex+0x4ac>
 800b3a6:	e681      	b.n	800b0ac <__gethex+0x1b0>
 800b3a8:	465b      	mov	r3, fp
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b3ae:	9908      	ldr	r1, [sp, #32]
 800b3b0:	6013      	str	r3, [r2, #0]
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	9a03      	ldr	r2, [sp, #12]
 800b3b6:	2762      	movs	r7, #98	; 0x62
 800b3b8:	6113      	str	r3, [r2, #16]
 800b3ba:	600b      	str	r3, [r1, #0]
 800b3bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b3be:	601a      	str	r2, [r3, #0]
 800b3c0:	e6c5      	b.n	800b14e <__gethex+0x252>
 800b3c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3c4:	2a00      	cmp	r2, #0
 800b3c6:	d100      	bne.n	800b3ca <__gethex+0x4ce>
 800b3c8:	e670      	b.n	800b0ac <__gethex+0x1b0>
 800b3ca:	e7ef      	b.n	800b3ac <__gethex+0x4b0>
 800b3cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b3ce:	2a00      	cmp	r2, #0
 800b3d0:	d000      	beq.n	800b3d4 <__gethex+0x4d8>
 800b3d2:	e66b      	b.n	800b0ac <__gethex+0x1b0>
 800b3d4:	e7ea      	b.n	800b3ac <__gethex+0x4b0>
 800b3d6:	4665      	mov	r5, ip
 800b3d8:	9b03      	ldr	r3, [sp, #12]
 800b3da:	689b      	ldr	r3, [r3, #8]
 800b3dc:	9300      	str	r3, [sp, #0]
 800b3de:	9a00      	ldr	r2, [sp, #0]
 800b3e0:	4663      	mov	r3, ip
 800b3e2:	4295      	cmp	r5, r2
 800b3e4:	da21      	bge.n	800b42a <__gethex+0x52e>
 800b3e6:	9903      	ldr	r1, [sp, #12]
 800b3e8:	1c5a      	adds	r2, r3, #1
 800b3ea:	468c      	mov	ip, r1
 800b3ec:	610a      	str	r2, [r1, #16]
 800b3ee:	2101      	movs	r1, #1
 800b3f0:	3304      	adds	r3, #4
 800b3f2:	009b      	lsls	r3, r3, #2
 800b3f4:	4463      	add	r3, ip
 800b3f6:	6059      	str	r1, [r3, #4]
 800b3f8:	2f02      	cmp	r7, #2
 800b3fa:	d003      	beq.n	800b404 <__gethex+0x508>
 800b3fc:	4295      	cmp	r5, r2
 800b3fe:	da00      	bge.n	800b402 <__gethex+0x506>
 800b400:	e763      	b.n	800b2ca <__gethex+0x3ce>
 800b402:	e754      	b.n	800b2ae <__gethex+0x3b2>
 800b404:	465b      	mov	r3, fp
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2722      	movs	r7, #34	; 0x22
 800b40a:	3b01      	subs	r3, #1
 800b40c:	42a3      	cmp	r3, r4
 800b40e:	d000      	beq.n	800b412 <__gethex+0x516>
 800b410:	e6d9      	b.n	800b1c6 <__gethex+0x2ca>
 800b412:	231f      	movs	r3, #31
 800b414:	1162      	asrs	r2, r4, #5
 800b416:	401c      	ands	r4, r3
 800b418:	3b1e      	subs	r3, #30
 800b41a:	40a3      	lsls	r3, r4
 800b41c:	0092      	lsls	r2, r2, #2
 800b41e:	5817      	ldr	r7, [r2, r0]
 800b420:	401f      	ands	r7, r3
 800b422:	427b      	negs	r3, r7
 800b424:	415f      	adcs	r7, r3
 800b426:	3721      	adds	r7, #33	; 0x21
 800b428:	e6cd      	b.n	800b1c6 <__gethex+0x2ca>
 800b42a:	9b03      	ldr	r3, [sp, #12]
 800b42c:	9807      	ldr	r0, [sp, #28]
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	1c59      	adds	r1, r3, #1
 800b432:	9300      	str	r3, [sp, #0]
 800b434:	f000 f9f6 	bl	800b824 <_Balloc>
 800b438:	4680      	mov	r8, r0
 800b43a:	2800      	cmp	r0, #0
 800b43c:	d01b      	beq.n	800b476 <__gethex+0x57a>
 800b43e:	9e03      	ldr	r6, [sp, #12]
 800b440:	300c      	adds	r0, #12
 800b442:	0033      	movs	r3, r6
 800b444:	6932      	ldr	r2, [r6, #16]
 800b446:	330c      	adds	r3, #12
 800b448:	9200      	str	r2, [sp, #0]
 800b44a:	3202      	adds	r2, #2
 800b44c:	0019      	movs	r1, r3
 800b44e:	0092      	lsls	r2, r2, #2
 800b450:	f7fb fde6 	bl	8007020 <memcpy>
 800b454:	9807      	ldr	r0, [sp, #28]
 800b456:	0031      	movs	r1, r6
 800b458:	f000 fa26 	bl	800b8a8 <_Bfree>
 800b45c:	4640      	mov	r0, r8
 800b45e:	4643      	mov	r3, r8
 800b460:	4642      	mov	r2, r8
 800b462:	3014      	adds	r0, #20
 800b464:	691b      	ldr	r3, [r3, #16]
 800b466:	9203      	str	r2, [sp, #12]
 800b468:	e7bd      	b.n	800b3e6 <__gethex+0x4ea>
 800b46a:	4b06      	ldr	r3, [pc, #24]	; (800b484 <__gethex+0x588>)
 800b46c:	2200      	movs	r2, #0
 800b46e:	21de      	movs	r1, #222	; 0xde
 800b470:	4805      	ldr	r0, [pc, #20]	; (800b488 <__gethex+0x58c>)
 800b472:	f001 f97b 	bl	800c76c <__assert_func>
 800b476:	4b03      	ldr	r3, [pc, #12]	; (800b484 <__gethex+0x588>)
 800b478:	2200      	movs	r2, #0
 800b47a:	2184      	movs	r1, #132	; 0x84
 800b47c:	4802      	ldr	r0, [pc, #8]	; (800b488 <__gethex+0x58c>)
 800b47e:	f001 f975 	bl	800c76c <__assert_func>
 800b482:	46c0      	nop			; (mov r8, r8)
 800b484:	08013418 	.word	0x08013418
 800b488:	0801342c 	.word	0x0801342c

0800b48c <__match>:
 800b48c:	b530      	push	{r4, r5, lr}
 800b48e:	6802      	ldr	r2, [r0, #0]
 800b490:	e008      	b.n	800b4a4 <__match+0x18>
 800b492:	7813      	ldrb	r3, [r2, #0]
 800b494:	001d      	movs	r5, r3
 800b496:	3d41      	subs	r5, #65	; 0x41
 800b498:	2d19      	cmp	r5, #25
 800b49a:	d800      	bhi.n	800b49e <__match+0x12>
 800b49c:	3320      	adds	r3, #32
 800b49e:	3101      	adds	r1, #1
 800b4a0:	42a3      	cmp	r3, r4
 800b4a2:	d106      	bne.n	800b4b2 <__match+0x26>
 800b4a4:	780c      	ldrb	r4, [r1, #0]
 800b4a6:	3201      	adds	r2, #1
 800b4a8:	2c00      	cmp	r4, #0
 800b4aa:	d1f2      	bne.n	800b492 <__match+0x6>
 800b4ac:	6002      	str	r2, [r0, #0]
 800b4ae:	2001      	movs	r0, #1
 800b4b0:	bd30      	pop	{r4, r5, pc}
 800b4b2:	2000      	movs	r0, #0
 800b4b4:	e7fc      	b.n	800b4b0 <__match+0x24>
 800b4b6:	46c0      	nop			; (mov r8, r8)

0800b4b8 <__hexnan>:
 800b4b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4ba:	4645      	mov	r5, r8
 800b4bc:	46de      	mov	lr, fp
 800b4be:	4657      	mov	r7, sl
 800b4c0:	464e      	mov	r6, r9
 800b4c2:	4690      	mov	r8, r2
 800b4c4:	680a      	ldr	r2, [r1, #0]
 800b4c6:	211f      	movs	r1, #31
 800b4c8:	b5e0      	push	{r5, r6, r7, lr}
 800b4ca:	1153      	asrs	r3, r2, #5
 800b4cc:	b085      	sub	sp, #20
 800b4ce:	009b      	lsls	r3, r3, #2
 800b4d0:	4011      	ands	r1, r2
 800b4d2:	9000      	str	r0, [sp, #0]
 800b4d4:	4443      	add	r3, r8
 800b4d6:	9101      	str	r1, [sp, #4]
 800b4d8:	2900      	cmp	r1, #0
 800b4da:	d000      	beq.n	800b4de <__hexnan+0x26>
 800b4dc:	e089      	b.n	800b5f2 <__hexnan+0x13a>
 800b4de:	001a      	movs	r2, r3
 800b4e0:	1f1e      	subs	r6, r3, #4
 800b4e2:	1f13      	subs	r3, r2, #4
 800b4e4:	469a      	mov	sl, r3
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	4652      	mov	r2, sl
 800b4ea:	6013      	str	r3, [r2, #0]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	9b00      	ldr	r3, [sp, #0]
 800b4f0:	485b      	ldr	r0, [pc, #364]	; (800b660 <__hexnan+0x1a8>)
 800b4f2:	681d      	ldr	r5, [r3, #0]
 800b4f4:	46b4      	mov	ip, r6
 800b4f6:	786c      	ldrb	r4, [r5, #1]
 800b4f8:	0033      	movs	r3, r6
 800b4fa:	0037      	movs	r7, r6
 800b4fc:	2100      	movs	r1, #0
 800b4fe:	4693      	mov	fp, r2
 800b500:	4681      	mov	r9, r0
 800b502:	1c6e      	adds	r6, r5, #1
 800b504:	2c00      	cmp	r4, #0
 800b506:	d01b      	beq.n	800b540 <__hexnan+0x88>
 800b508:	4648      	mov	r0, r9
 800b50a:	5d00      	ldrb	r0, [r0, r4]
 800b50c:	2800      	cmp	r0, #0
 800b50e:	d15c      	bne.n	800b5ca <__hexnan+0x112>
 800b510:	2c20      	cmp	r4, #32
 800b512:	d900      	bls.n	800b516 <__hexnan+0x5e>
 800b514:	e096      	b.n	800b644 <__hexnan+0x18c>
 800b516:	455a      	cmp	r2, fp
 800b518:	dd0d      	ble.n	800b536 <__hexnan+0x7e>
 800b51a:	42bb      	cmp	r3, r7
 800b51c:	d202      	bcs.n	800b524 <__hexnan+0x6c>
 800b51e:	2907      	cmp	r1, #7
 800b520:	dc00      	bgt.n	800b524 <__hexnan+0x6c>
 800b522:	e077      	b.n	800b614 <__hexnan+0x15c>
 800b524:	2108      	movs	r1, #8
 800b526:	4543      	cmp	r3, r8
 800b528:	d905      	bls.n	800b536 <__hexnan+0x7e>
 800b52a:	1f1f      	subs	r7, r3, #4
 800b52c:	2300      	movs	r3, #0
 800b52e:	4693      	mov	fp, r2
 800b530:	603b      	str	r3, [r7, #0]
 800b532:	2100      	movs	r1, #0
 800b534:	003b      	movs	r3, r7
 800b536:	0035      	movs	r5, r6
 800b538:	786c      	ldrb	r4, [r5, #1]
 800b53a:	1c6e      	adds	r6, r5, #1
 800b53c:	2c00      	cmp	r4, #0
 800b53e:	d1e3      	bne.n	800b508 <__hexnan+0x50>
 800b540:	4666      	mov	r6, ip
 800b542:	46bc      	mov	ip, r7
 800b544:	2a00      	cmp	r2, #0
 800b546:	d100      	bne.n	800b54a <__hexnan+0x92>
 800b548:	e080      	b.n	800b64c <__hexnan+0x194>
 800b54a:	4563      	cmp	r3, ip
 800b54c:	d21a      	bcs.n	800b584 <__hexnan+0xcc>
 800b54e:	2907      	cmp	r1, #7
 800b550:	dc18      	bgt.n	800b584 <__hexnan+0xcc>
 800b552:	2208      	movs	r2, #8
 800b554:	2720      	movs	r7, #32
 800b556:	1a51      	subs	r1, r2, r1
 800b558:	0089      	lsls	r1, r1, #2
 800b55a:	1a7f      	subs	r7, r7, r1
 800b55c:	003c      	movs	r4, r7
 800b55e:	681a      	ldr	r2, [r3, #0]
 800b560:	001d      	movs	r5, r3
 800b562:	000f      	movs	r7, r1
 800b564:	0010      	movs	r0, r2
 800b566:	4661      	mov	r1, ip
 800b568:	469c      	mov	ip, r3
 800b56a:	0023      	movs	r3, r4
 800b56c:	686c      	ldr	r4, [r5, #4]
 800b56e:	0022      	movs	r2, r4
 800b570:	409a      	lsls	r2, r3
 800b572:	4302      	orrs	r2, r0
 800b574:	0020      	movs	r0, r4
 800b576:	40f8      	lsrs	r0, r7
 800b578:	602a      	str	r2, [r5, #0]
 800b57a:	6068      	str	r0, [r5, #4]
 800b57c:	3504      	adds	r5, #4
 800b57e:	42a9      	cmp	r1, r5
 800b580:	d8f4      	bhi.n	800b56c <__hexnan+0xb4>
 800b582:	4663      	mov	r3, ip
 800b584:	4543      	cmp	r3, r8
 800b586:	d937      	bls.n	800b5f8 <__hexnan+0x140>
 800b588:	4641      	mov	r1, r8
 800b58a:	000a      	movs	r2, r1
 800b58c:	cb02      	ldmia	r3!, {r1}
 800b58e:	c202      	stmia	r2!, {r1}
 800b590:	0011      	movs	r1, r2
 800b592:	429e      	cmp	r6, r3
 800b594:	d2f9      	bcs.n	800b58a <__hexnan+0xd2>
 800b596:	2300      	movs	r3, #0
 800b598:	c208      	stmia	r2!, {r3}
 800b59a:	4296      	cmp	r6, r2
 800b59c:	d2fc      	bcs.n	800b598 <__hexnan+0xe0>
 800b59e:	4653      	mov	r3, sl
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d109      	bne.n	800b5ba <__hexnan+0x102>
 800b5a6:	4643      	mov	r3, r8
 800b5a8:	45b0      	cmp	r8, r6
 800b5aa:	d102      	bne.n	800b5b2 <__hexnan+0xfa>
 800b5ac:	e050      	b.n	800b650 <__hexnan+0x198>
 800b5ae:	42b3      	cmp	r3, r6
 800b5b0:	d04e      	beq.n	800b650 <__hexnan+0x198>
 800b5b2:	3e04      	subs	r6, #4
 800b5b4:	6832      	ldr	r2, [r6, #0]
 800b5b6:	2a00      	cmp	r2, #0
 800b5b8:	d0f9      	beq.n	800b5ae <__hexnan+0xf6>
 800b5ba:	2005      	movs	r0, #5
 800b5bc:	b005      	add	sp, #20
 800b5be:	bc3c      	pop	{r2, r3, r4, r5}
 800b5c0:	4690      	mov	r8, r2
 800b5c2:	4699      	mov	r9, r3
 800b5c4:	46a2      	mov	sl, r4
 800b5c6:	46ab      	mov	fp, r5
 800b5c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5ca:	3101      	adds	r1, #1
 800b5cc:	3201      	adds	r2, #1
 800b5ce:	2908      	cmp	r1, #8
 800b5d0:	dc07      	bgt.n	800b5e2 <__hexnan+0x12a>
 800b5d2:	681c      	ldr	r4, [r3, #0]
 800b5d4:	0124      	lsls	r4, r4, #4
 800b5d6:	250f      	movs	r5, #15
 800b5d8:	4028      	ands	r0, r5
 800b5da:	4320      	orrs	r0, r4
 800b5dc:	6018      	str	r0, [r3, #0]
 800b5de:	0035      	movs	r5, r6
 800b5e0:	e7aa      	b.n	800b538 <__hexnan+0x80>
 800b5e2:	4543      	cmp	r3, r8
 800b5e4:	d9a7      	bls.n	800b536 <__hexnan+0x7e>
 800b5e6:	2100      	movs	r1, #0
 800b5e8:	3b04      	subs	r3, #4
 800b5ea:	6019      	str	r1, [r3, #0]
 800b5ec:	2400      	movs	r4, #0
 800b5ee:	3101      	adds	r1, #1
 800b5f0:	e7f1      	b.n	800b5d6 <__hexnan+0x11e>
 800b5f2:	1d1a      	adds	r2, r3, #4
 800b5f4:	001e      	movs	r6, r3
 800b5f6:	e774      	b.n	800b4e2 <__hexnan+0x2a>
 800b5f8:	4653      	mov	r3, sl
 800b5fa:	9a01      	ldr	r2, [sp, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	2a00      	cmp	r2, #0
 800b600:	d0cf      	beq.n	800b5a2 <__hexnan+0xea>
 800b602:	2120      	movs	r1, #32
 800b604:	1a89      	subs	r1, r1, r2
 800b606:	2201      	movs	r2, #1
 800b608:	4252      	negs	r2, r2
 800b60a:	40ca      	lsrs	r2, r1
 800b60c:	4013      	ands	r3, r2
 800b60e:	4652      	mov	r2, sl
 800b610:	6013      	str	r3, [r2, #0]
 800b612:	e7c6      	b.n	800b5a2 <__hexnan+0xea>
 800b614:	2008      	movs	r0, #8
 800b616:	001d      	movs	r5, r3
 800b618:	001c      	movs	r4, r3
 800b61a:	1a41      	subs	r1, r0, r1
 800b61c:	0089      	lsls	r1, r1, #2
 800b61e:	3018      	adds	r0, #24
 800b620:	1a40      	subs	r0, r0, r1
 800b622:	9002      	str	r0, [sp, #8]
 800b624:	9203      	str	r2, [sp, #12]
 800b626:	6818      	ldr	r0, [r3, #0]
 800b628:	9a02      	ldr	r2, [sp, #8]
 800b62a:	686b      	ldr	r3, [r5, #4]
 800b62c:	4093      	lsls	r3, r2
 800b62e:	4303      	orrs	r3, r0
 800b630:	6868      	ldr	r0, [r5, #4]
 800b632:	602b      	str	r3, [r5, #0]
 800b634:	40c8      	lsrs	r0, r1
 800b636:	3504      	adds	r5, #4
 800b638:	6028      	str	r0, [r5, #0]
 800b63a:	42af      	cmp	r7, r5
 800b63c:	d8f5      	bhi.n	800b62a <__hexnan+0x172>
 800b63e:	0023      	movs	r3, r4
 800b640:	9a03      	ldr	r2, [sp, #12]
 800b642:	e76f      	b.n	800b524 <__hexnan+0x6c>
 800b644:	4666      	mov	r6, ip
 800b646:	46bc      	mov	ip, r7
 800b648:	2c29      	cmp	r4, #41	; 0x29
 800b64a:	d005      	beq.n	800b658 <__hexnan+0x1a0>
 800b64c:	2004      	movs	r0, #4
 800b64e:	e7b5      	b.n	800b5bc <__hexnan+0x104>
 800b650:	2301      	movs	r3, #1
 800b652:	2005      	movs	r0, #5
 800b654:	6033      	str	r3, [r6, #0]
 800b656:	e7b1      	b.n	800b5bc <__hexnan+0x104>
 800b658:	9800      	ldr	r0, [sp, #0]
 800b65a:	3502      	adds	r5, #2
 800b65c:	6005      	str	r5, [r0, #0]
 800b65e:	e771      	b.n	800b544 <__hexnan+0x8c>
 800b660:	08012c0c 	.word	0x08012c0c

0800b664 <__localeconv_l>:
 800b664:	30f0      	adds	r0, #240	; 0xf0
 800b666:	4770      	bx	lr

0800b668 <_localeconv_r>:
 800b668:	4800      	ldr	r0, [pc, #0]	; (800b66c <_localeconv_r+0x4>)
 800b66a:	4770      	bx	lr
 800b66c:	2000015c 	.word	0x2000015c

0800b670 <localeconv>:
 800b670:	4800      	ldr	r0, [pc, #0]	; (800b674 <localeconv+0x4>)
 800b672:	4770      	bx	lr
 800b674:	2000015c 	.word	0x2000015c

0800b678 <__swhatbuf_r>:
 800b678:	b570      	push	{r4, r5, r6, lr}
 800b67a:	000c      	movs	r4, r1
 800b67c:	001d      	movs	r5, r3
 800b67e:	230e      	movs	r3, #14
 800b680:	5ec9      	ldrsh	r1, [r1, r3]
 800b682:	b096      	sub	sp, #88	; 0x58
 800b684:	0016      	movs	r6, r2
 800b686:	2900      	cmp	r1, #0
 800b688:	db14      	blt.n	800b6b4 <__swhatbuf_r+0x3c>
 800b68a:	466a      	mov	r2, sp
 800b68c:	f001 f8c4 	bl	800c818 <_fstat_r>
 800b690:	2800      	cmp	r0, #0
 800b692:	db0f      	blt.n	800b6b4 <__swhatbuf_r+0x3c>
 800b694:	22f0      	movs	r2, #240	; 0xf0
 800b696:	9b01      	ldr	r3, [sp, #4]
 800b698:	0212      	lsls	r2, r2, #8
 800b69a:	4013      	ands	r3, r2
 800b69c:	4a09      	ldr	r2, [pc, #36]	; (800b6c4 <__swhatbuf_r+0x4c>)
 800b69e:	4694      	mov	ip, r2
 800b6a0:	4463      	add	r3, ip
 800b6a2:	425a      	negs	r2, r3
 800b6a4:	4153      	adcs	r3, r2
 800b6a6:	602b      	str	r3, [r5, #0]
 800b6a8:	2380      	movs	r3, #128	; 0x80
 800b6aa:	00db      	lsls	r3, r3, #3
 800b6ac:	6033      	str	r3, [r6, #0]
 800b6ae:	2000      	movs	r0, #0
 800b6b0:	b016      	add	sp, #88	; 0x58
 800b6b2:	bd70      	pop	{r4, r5, r6, pc}
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	602b      	str	r3, [r5, #0]
 800b6b8:	89a3      	ldrh	r3, [r4, #12]
 800b6ba:	061b      	lsls	r3, r3, #24
 800b6bc:	d5f4      	bpl.n	800b6a8 <__swhatbuf_r+0x30>
 800b6be:	2340      	movs	r3, #64	; 0x40
 800b6c0:	6033      	str	r3, [r6, #0]
 800b6c2:	e7f4      	b.n	800b6ae <__swhatbuf_r+0x36>
 800b6c4:	ffffe000 	.word	0xffffe000

0800b6c8 <__smakebuf_r>:
 800b6c8:	b570      	push	{r4, r5, r6, lr}
 800b6ca:	898b      	ldrh	r3, [r1, #12]
 800b6cc:	b082      	sub	sp, #8
 800b6ce:	0006      	movs	r6, r0
 800b6d0:	000c      	movs	r4, r1
 800b6d2:	079b      	lsls	r3, r3, #30
 800b6d4:	d507      	bpl.n	800b6e6 <__smakebuf_r+0x1e>
 800b6d6:	0023      	movs	r3, r4
 800b6d8:	3347      	adds	r3, #71	; 0x47
 800b6da:	6023      	str	r3, [r4, #0]
 800b6dc:	6123      	str	r3, [r4, #16]
 800b6de:	2301      	movs	r3, #1
 800b6e0:	6163      	str	r3, [r4, #20]
 800b6e2:	b002      	add	sp, #8
 800b6e4:	bd70      	pop	{r4, r5, r6, pc}
 800b6e6:	ab01      	add	r3, sp, #4
 800b6e8:	466a      	mov	r2, sp
 800b6ea:	f7ff ffc5 	bl	800b678 <__swhatbuf_r>
 800b6ee:	9900      	ldr	r1, [sp, #0]
 800b6f0:	0005      	movs	r5, r0
 800b6f2:	0030      	movs	r0, r6
 800b6f4:	f7fb fd92 	bl	800721c <_malloc_r>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	d010      	beq.n	800b71e <__smakebuf_r+0x56>
 800b6fc:	2280      	movs	r2, #128	; 0x80
 800b6fe:	4b15      	ldr	r3, [pc, #84]	; (800b754 <__smakebuf_r+0x8c>)
 800b700:	62b3      	str	r3, [r6, #40]	; 0x28
 800b702:	89a3      	ldrh	r3, [r4, #12]
 800b704:	6020      	str	r0, [r4, #0]
 800b706:	4313      	orrs	r3, r2
 800b708:	9a00      	ldr	r2, [sp, #0]
 800b70a:	b21b      	sxth	r3, r3
 800b70c:	6162      	str	r2, [r4, #20]
 800b70e:	9a01      	ldr	r2, [sp, #4]
 800b710:	81a3      	strh	r3, [r4, #12]
 800b712:	6120      	str	r0, [r4, #16]
 800b714:	2a00      	cmp	r2, #0
 800b716:	d10c      	bne.n	800b732 <__smakebuf_r+0x6a>
 800b718:	432b      	orrs	r3, r5
 800b71a:	81a3      	strh	r3, [r4, #12]
 800b71c:	e7e1      	b.n	800b6e2 <__smakebuf_r+0x1a>
 800b71e:	220c      	movs	r2, #12
 800b720:	5ea3      	ldrsh	r3, [r4, r2]
 800b722:	059a      	lsls	r2, r3, #22
 800b724:	d4dd      	bmi.n	800b6e2 <__smakebuf_r+0x1a>
 800b726:	2203      	movs	r2, #3
 800b728:	4393      	bics	r3, r2
 800b72a:	2202      	movs	r2, #2
 800b72c:	4313      	orrs	r3, r2
 800b72e:	81a3      	strh	r3, [r4, #12]
 800b730:	e7d1      	b.n	800b6d6 <__smakebuf_r+0xe>
 800b732:	230e      	movs	r3, #14
 800b734:	5ee1      	ldrsh	r1, [r4, r3]
 800b736:	0030      	movs	r0, r6
 800b738:	f001 fa12 	bl	800cb60 <_isatty_r>
 800b73c:	2800      	cmp	r0, #0
 800b73e:	d102      	bne.n	800b746 <__smakebuf_r+0x7e>
 800b740:	220c      	movs	r2, #12
 800b742:	5ea3      	ldrsh	r3, [r4, r2]
 800b744:	e7e8      	b.n	800b718 <__smakebuf_r+0x50>
 800b746:	2203      	movs	r2, #3
 800b748:	89a3      	ldrh	r3, [r4, #12]
 800b74a:	4393      	bics	r3, r2
 800b74c:	2201      	movs	r2, #1
 800b74e:	4313      	orrs	r3, r2
 800b750:	b21b      	sxth	r3, r3
 800b752:	e7e1      	b.n	800b718 <__smakebuf_r+0x50>
 800b754:	0800ab8d 	.word	0x0800ab8d

0800b758 <_mbtowc_r>:
 800b758:	b530      	push	{r4, r5, lr}
 800b75a:	b083      	sub	sp, #12
 800b75c:	9c06      	ldr	r4, [sp, #24]
 800b75e:	4d03      	ldr	r5, [pc, #12]	; (800b76c <_mbtowc_r+0x14>)
 800b760:	9400      	str	r4, [sp, #0]
 800b762:	24e4      	movs	r4, #228	; 0xe4
 800b764:	592c      	ldr	r4, [r5, r4]
 800b766:	47a0      	blx	r4
 800b768:	b003      	add	sp, #12
 800b76a:	bd30      	pop	{r4, r5, pc}
 800b76c:	2000006c 	.word	0x2000006c

0800b770 <__ascii_mbtowc>:
 800b770:	b082      	sub	sp, #8
 800b772:	2900      	cmp	r1, #0
 800b774:	d00a      	beq.n	800b78c <__ascii_mbtowc+0x1c>
 800b776:	2a00      	cmp	r2, #0
 800b778:	d00b      	beq.n	800b792 <__ascii_mbtowc+0x22>
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d00b      	beq.n	800b796 <__ascii_mbtowc+0x26>
 800b77e:	7813      	ldrb	r3, [r2, #0]
 800b780:	600b      	str	r3, [r1, #0]
 800b782:	7810      	ldrb	r0, [r2, #0]
 800b784:	1e43      	subs	r3, r0, #1
 800b786:	4198      	sbcs	r0, r3
 800b788:	b002      	add	sp, #8
 800b78a:	4770      	bx	lr
 800b78c:	a901      	add	r1, sp, #4
 800b78e:	2a00      	cmp	r2, #0
 800b790:	d1f3      	bne.n	800b77a <__ascii_mbtowc+0xa>
 800b792:	2000      	movs	r0, #0
 800b794:	e7f8      	b.n	800b788 <__ascii_mbtowc+0x18>
 800b796:	2002      	movs	r0, #2
 800b798:	4240      	negs	r0, r0
 800b79a:	e7f5      	b.n	800b788 <__ascii_mbtowc+0x18>

0800b79c <memchr>:
 800b79c:	b570      	push	{r4, r5, r6, lr}
 800b79e:	b2cd      	uxtb	r5, r1
 800b7a0:	0783      	lsls	r3, r0, #30
 800b7a2:	d034      	beq.n	800b80e <memchr+0x72>
 800b7a4:	1e53      	subs	r3, r2, #1
 800b7a6:	2a00      	cmp	r2, #0
 800b7a8:	d01b      	beq.n	800b7e2 <memchr+0x46>
 800b7aa:	7802      	ldrb	r2, [r0, #0]
 800b7ac:	42aa      	cmp	r2, r5
 800b7ae:	d019      	beq.n	800b7e4 <memchr+0x48>
 800b7b0:	2403      	movs	r4, #3
 800b7b2:	e004      	b.n	800b7be <memchr+0x22>
 800b7b4:	3b01      	subs	r3, #1
 800b7b6:	d314      	bcc.n	800b7e2 <memchr+0x46>
 800b7b8:	7802      	ldrb	r2, [r0, #0]
 800b7ba:	42aa      	cmp	r2, r5
 800b7bc:	d012      	beq.n	800b7e4 <memchr+0x48>
 800b7be:	3001      	adds	r0, #1
 800b7c0:	4220      	tst	r0, r4
 800b7c2:	d1f7      	bne.n	800b7b4 <memchr+0x18>
 800b7c4:	2b03      	cmp	r3, #3
 800b7c6:	d80e      	bhi.n	800b7e6 <memchr+0x4a>
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d00a      	beq.n	800b7e2 <memchr+0x46>
 800b7cc:	7802      	ldrb	r2, [r0, #0]
 800b7ce:	42aa      	cmp	r2, r5
 800b7d0:	d008      	beq.n	800b7e4 <memchr+0x48>
 800b7d2:	18c3      	adds	r3, r0, r3
 800b7d4:	e002      	b.n	800b7dc <memchr+0x40>
 800b7d6:	7802      	ldrb	r2, [r0, #0]
 800b7d8:	42aa      	cmp	r2, r5
 800b7da:	d003      	beq.n	800b7e4 <memchr+0x48>
 800b7dc:	3001      	adds	r0, #1
 800b7de:	4283      	cmp	r3, r0
 800b7e0:	d1f9      	bne.n	800b7d6 <memchr+0x3a>
 800b7e2:	2000      	movs	r0, #0
 800b7e4:	bd70      	pop	{r4, r5, r6, pc}
 800b7e6:	22ff      	movs	r2, #255	; 0xff
 800b7e8:	060c      	lsls	r4, r1, #24
 800b7ea:	0c24      	lsrs	r4, r4, #16
 800b7ec:	4011      	ands	r1, r2
 800b7ee:	4321      	orrs	r1, r4
 800b7f0:	040c      	lsls	r4, r1, #16
 800b7f2:	4e08      	ldr	r6, [pc, #32]	; (800b814 <memchr+0x78>)
 800b7f4:	430c      	orrs	r4, r1
 800b7f6:	6802      	ldr	r2, [r0, #0]
 800b7f8:	4907      	ldr	r1, [pc, #28]	; (800b818 <memchr+0x7c>)
 800b7fa:	4062      	eors	r2, r4
 800b7fc:	1851      	adds	r1, r2, r1
 800b7fe:	4391      	bics	r1, r2
 800b800:	4231      	tst	r1, r6
 800b802:	d1e3      	bne.n	800b7cc <memchr+0x30>
 800b804:	3b04      	subs	r3, #4
 800b806:	3004      	adds	r0, #4
 800b808:	2b03      	cmp	r3, #3
 800b80a:	d8f4      	bhi.n	800b7f6 <memchr+0x5a>
 800b80c:	e7dc      	b.n	800b7c8 <memchr+0x2c>
 800b80e:	0013      	movs	r3, r2
 800b810:	e7d8      	b.n	800b7c4 <memchr+0x28>
 800b812:	46c0      	nop			; (mov r8, r8)
 800b814:	80808080 	.word	0x80808080
 800b818:	fefefeff 	.word	0xfefefeff

0800b81c <__malloc_lock>:
 800b81c:	4770      	bx	lr
 800b81e:	46c0      	nop			; (mov r8, r8)

0800b820 <__malloc_unlock>:
 800b820:	4770      	bx	lr
 800b822:	46c0      	nop			; (mov r8, r8)

0800b824 <_Balloc>:
 800b824:	b570      	push	{r4, r5, r6, lr}
 800b826:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b828:	0005      	movs	r5, r0
 800b82a:	000e      	movs	r6, r1
 800b82c:	2c00      	cmp	r4, #0
 800b82e:	d00d      	beq.n	800b84c <_Balloc+0x28>
 800b830:	68e3      	ldr	r3, [r4, #12]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d015      	beq.n	800b862 <_Balloc+0x3e>
 800b836:	00b2      	lsls	r2, r6, #2
 800b838:	189b      	adds	r3, r3, r2
 800b83a:	6818      	ldr	r0, [r3, #0]
 800b83c:	2800      	cmp	r0, #0
 800b83e:	d01c      	beq.n	800b87a <_Balloc+0x56>
 800b840:	6802      	ldr	r2, [r0, #0]
 800b842:	601a      	str	r2, [r3, #0]
 800b844:	2300      	movs	r3, #0
 800b846:	6103      	str	r3, [r0, #16]
 800b848:	60c3      	str	r3, [r0, #12]
 800b84a:	bd70      	pop	{r4, r5, r6, pc}
 800b84c:	2010      	movs	r0, #16
 800b84e:	f7fb fbd3 	bl	8006ff8 <malloc>
 800b852:	1e04      	subs	r4, r0, #0
 800b854:	6268      	str	r0, [r5, #36]	; 0x24
 800b856:	d01d      	beq.n	800b894 <_Balloc+0x70>
 800b858:	2300      	movs	r3, #0
 800b85a:	6043      	str	r3, [r0, #4]
 800b85c:	6083      	str	r3, [r0, #8]
 800b85e:	6003      	str	r3, [r0, #0]
 800b860:	60c3      	str	r3, [r0, #12]
 800b862:	2221      	movs	r2, #33	; 0x21
 800b864:	2104      	movs	r1, #4
 800b866:	0028      	movs	r0, r5
 800b868:	f000 fd3e 	bl	800c2e8 <_calloc_r>
 800b86c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b86e:	60e0      	str	r0, [r4, #12]
 800b870:	68db      	ldr	r3, [r3, #12]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d1df      	bne.n	800b836 <_Balloc+0x12>
 800b876:	2000      	movs	r0, #0
 800b878:	e7e7      	b.n	800b84a <_Balloc+0x26>
 800b87a:	2401      	movs	r4, #1
 800b87c:	40b4      	lsls	r4, r6
 800b87e:	1d62      	adds	r2, r4, #5
 800b880:	0092      	lsls	r2, r2, #2
 800b882:	2101      	movs	r1, #1
 800b884:	0028      	movs	r0, r5
 800b886:	f000 fd2f 	bl	800c2e8 <_calloc_r>
 800b88a:	2800      	cmp	r0, #0
 800b88c:	d0f3      	beq.n	800b876 <_Balloc+0x52>
 800b88e:	6046      	str	r6, [r0, #4]
 800b890:	6084      	str	r4, [r0, #8]
 800b892:	e7d7      	b.n	800b844 <_Balloc+0x20>
 800b894:	4b02      	ldr	r3, [pc, #8]	; (800b8a0 <_Balloc+0x7c>)
 800b896:	2200      	movs	r2, #0
 800b898:	2166      	movs	r1, #102	; 0x66
 800b89a:	4802      	ldr	r0, [pc, #8]	; (800b8a4 <_Balloc+0x80>)
 800b89c:	f000 ff66 	bl	800c76c <__assert_func>
 800b8a0:	080133cc 	.word	0x080133cc
 800b8a4:	08013478 	.word	0x08013478

0800b8a8 <_Bfree>:
 800b8a8:	b570      	push	{r4, r5, r6, lr}
 800b8aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b8ac:	0005      	movs	r5, r0
 800b8ae:	000c      	movs	r4, r1
 800b8b0:	2e00      	cmp	r6, #0
 800b8b2:	d00a      	beq.n	800b8ca <_Bfree+0x22>
 800b8b4:	2c00      	cmp	r4, #0
 800b8b6:	d007      	beq.n	800b8c8 <_Bfree+0x20>
 800b8b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b8ba:	6862      	ldr	r2, [r4, #4]
 800b8bc:	68db      	ldr	r3, [r3, #12]
 800b8be:	0092      	lsls	r2, r2, #2
 800b8c0:	189b      	adds	r3, r3, r2
 800b8c2:	681a      	ldr	r2, [r3, #0]
 800b8c4:	6022      	str	r2, [r4, #0]
 800b8c6:	601c      	str	r4, [r3, #0]
 800b8c8:	bd70      	pop	{r4, r5, r6, pc}
 800b8ca:	2010      	movs	r0, #16
 800b8cc:	f7fb fb94 	bl	8006ff8 <malloc>
 800b8d0:	6268      	str	r0, [r5, #36]	; 0x24
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	d004      	beq.n	800b8e0 <_Bfree+0x38>
 800b8d6:	6046      	str	r6, [r0, #4]
 800b8d8:	6086      	str	r6, [r0, #8]
 800b8da:	6006      	str	r6, [r0, #0]
 800b8dc:	60c6      	str	r6, [r0, #12]
 800b8de:	e7e9      	b.n	800b8b4 <_Bfree+0xc>
 800b8e0:	4b02      	ldr	r3, [pc, #8]	; (800b8ec <_Bfree+0x44>)
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	218a      	movs	r1, #138	; 0x8a
 800b8e6:	4802      	ldr	r0, [pc, #8]	; (800b8f0 <_Bfree+0x48>)
 800b8e8:	f000 ff40 	bl	800c76c <__assert_func>
 800b8ec:	080133cc 	.word	0x080133cc
 800b8f0:	08013478 	.word	0x08013478

0800b8f4 <__multadd>:
 800b8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8f6:	46ce      	mov	lr, r9
 800b8f8:	4647      	mov	r7, r8
 800b8fa:	4681      	mov	r9, r0
 800b8fc:	0008      	movs	r0, r1
 800b8fe:	b580      	push	{r7, lr}
 800b900:	000d      	movs	r5, r1
 800b902:	690c      	ldr	r4, [r1, #16]
 800b904:	001f      	movs	r7, r3
 800b906:	2100      	movs	r1, #0
 800b908:	3014      	adds	r0, #20
 800b90a:	6803      	ldr	r3, [r0, #0]
 800b90c:	3101      	adds	r1, #1
 800b90e:	041e      	lsls	r6, r3, #16
 800b910:	0c36      	lsrs	r6, r6, #16
 800b912:	4356      	muls	r6, r2
 800b914:	0c1b      	lsrs	r3, r3, #16
 800b916:	4353      	muls	r3, r2
 800b918:	19f6      	adds	r6, r6, r7
 800b91a:	0c37      	lsrs	r7, r6, #16
 800b91c:	19db      	adds	r3, r3, r7
 800b91e:	0436      	lsls	r6, r6, #16
 800b920:	0c1f      	lsrs	r7, r3, #16
 800b922:	0c36      	lsrs	r6, r6, #16
 800b924:	041b      	lsls	r3, r3, #16
 800b926:	199b      	adds	r3, r3, r6
 800b928:	c008      	stmia	r0!, {r3}
 800b92a:	428c      	cmp	r4, r1
 800b92c:	dced      	bgt.n	800b90a <__multadd+0x16>
 800b92e:	2f00      	cmp	r7, #0
 800b930:	d008      	beq.n	800b944 <__multadd+0x50>
 800b932:	68ab      	ldr	r3, [r5, #8]
 800b934:	42a3      	cmp	r3, r4
 800b936:	dd0a      	ble.n	800b94e <__multadd+0x5a>
 800b938:	1d23      	adds	r3, r4, #4
 800b93a:	009b      	lsls	r3, r3, #2
 800b93c:	18eb      	adds	r3, r5, r3
 800b93e:	3401      	adds	r4, #1
 800b940:	605f      	str	r7, [r3, #4]
 800b942:	612c      	str	r4, [r5, #16]
 800b944:	0028      	movs	r0, r5
 800b946:	bc0c      	pop	{r2, r3}
 800b948:	4690      	mov	r8, r2
 800b94a:	4699      	mov	r9, r3
 800b94c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b94e:	686b      	ldr	r3, [r5, #4]
 800b950:	4648      	mov	r0, r9
 800b952:	1c59      	adds	r1, r3, #1
 800b954:	f7ff ff66 	bl	800b824 <_Balloc>
 800b958:	4680      	mov	r8, r0
 800b95a:	2800      	cmp	r0, #0
 800b95c:	d013      	beq.n	800b986 <__multadd+0x92>
 800b95e:	0029      	movs	r1, r5
 800b960:	692b      	ldr	r3, [r5, #16]
 800b962:	310c      	adds	r1, #12
 800b964:	1c9a      	adds	r2, r3, #2
 800b966:	0092      	lsls	r2, r2, #2
 800b968:	300c      	adds	r0, #12
 800b96a:	f7fb fb59 	bl	8007020 <memcpy>
 800b96e:	0029      	movs	r1, r5
 800b970:	4645      	mov	r5, r8
 800b972:	4648      	mov	r0, r9
 800b974:	f7ff ff98 	bl	800b8a8 <_Bfree>
 800b978:	1d23      	adds	r3, r4, #4
 800b97a:	009b      	lsls	r3, r3, #2
 800b97c:	18eb      	adds	r3, r5, r3
 800b97e:	3401      	adds	r4, #1
 800b980:	605f      	str	r7, [r3, #4]
 800b982:	612c      	str	r4, [r5, #16]
 800b984:	e7de      	b.n	800b944 <__multadd+0x50>
 800b986:	4b03      	ldr	r3, [pc, #12]	; (800b994 <__multadd+0xa0>)
 800b988:	2200      	movs	r2, #0
 800b98a:	21b5      	movs	r1, #181	; 0xb5
 800b98c:	4802      	ldr	r0, [pc, #8]	; (800b998 <__multadd+0xa4>)
 800b98e:	f000 feed 	bl	800c76c <__assert_func>
 800b992:	46c0      	nop			; (mov r8, r8)
 800b994:	08013418 	.word	0x08013418
 800b998:	08013478 	.word	0x08013478

0800b99c <__s2b>:
 800b99c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99e:	4647      	mov	r7, r8
 800b9a0:	46ce      	mov	lr, r9
 800b9a2:	0006      	movs	r6, r0
 800b9a4:	0018      	movs	r0, r3
 800b9a6:	b580      	push	{r7, lr}
 800b9a8:	000c      	movs	r4, r1
 800b9aa:	3008      	adds	r0, #8
 800b9ac:	2109      	movs	r1, #9
 800b9ae:	001f      	movs	r7, r3
 800b9b0:	4690      	mov	r8, r2
 800b9b2:	f7f8 fa97 	bl	8003ee4 <__divsi3>
 800b9b6:	2f09      	cmp	r7, #9
 800b9b8:	dd3a      	ble.n	800ba30 <__s2b+0x94>
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	2100      	movs	r1, #0
 800b9be:	005b      	lsls	r3, r3, #1
 800b9c0:	3101      	adds	r1, #1
 800b9c2:	4298      	cmp	r0, r3
 800b9c4:	dcfb      	bgt.n	800b9be <__s2b+0x22>
 800b9c6:	0030      	movs	r0, r6
 800b9c8:	f7ff ff2c 	bl	800b824 <_Balloc>
 800b9cc:	2800      	cmp	r0, #0
 800b9ce:	d031      	beq.n	800ba34 <__s2b+0x98>
 800b9d0:	9b08      	ldr	r3, [sp, #32]
 800b9d2:	6143      	str	r3, [r0, #20]
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	6103      	str	r3, [r0, #16]
 800b9d8:	4643      	mov	r3, r8
 800b9da:	2b09      	cmp	r3, #9
 800b9dc:	dc15      	bgt.n	800ba0a <__s2b+0x6e>
 800b9de:	2309      	movs	r3, #9
 800b9e0:	4698      	mov	r8, r3
 800b9e2:	340a      	adds	r4, #10
 800b9e4:	4547      	cmp	r7, r8
 800b9e6:	dd0c      	ble.n	800ba02 <__s2b+0x66>
 800b9e8:	4643      	mov	r3, r8
 800b9ea:	19e7      	adds	r7, r4, r7
 800b9ec:	1aff      	subs	r7, r7, r3
 800b9ee:	7823      	ldrb	r3, [r4, #0]
 800b9f0:	0001      	movs	r1, r0
 800b9f2:	3b30      	subs	r3, #48	; 0x30
 800b9f4:	220a      	movs	r2, #10
 800b9f6:	0030      	movs	r0, r6
 800b9f8:	3401      	adds	r4, #1
 800b9fa:	f7ff ff7b 	bl	800b8f4 <__multadd>
 800b9fe:	42bc      	cmp	r4, r7
 800ba00:	d1f5      	bne.n	800b9ee <__s2b+0x52>
 800ba02:	bc0c      	pop	{r2, r3}
 800ba04:	4690      	mov	r8, r2
 800ba06:	4699      	mov	r9, r3
 800ba08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba0a:	2309      	movs	r3, #9
 800ba0c:	4699      	mov	r9, r3
 800ba0e:	44a1      	add	r9, r4
 800ba10:	464d      	mov	r5, r9
 800ba12:	4444      	add	r4, r8
 800ba14:	782b      	ldrb	r3, [r5, #0]
 800ba16:	0001      	movs	r1, r0
 800ba18:	3b30      	subs	r3, #48	; 0x30
 800ba1a:	220a      	movs	r2, #10
 800ba1c:	0030      	movs	r0, r6
 800ba1e:	3501      	adds	r5, #1
 800ba20:	f7ff ff68 	bl	800b8f4 <__multadd>
 800ba24:	42a5      	cmp	r5, r4
 800ba26:	d1f5      	bne.n	800ba14 <__s2b+0x78>
 800ba28:	4644      	mov	r4, r8
 800ba2a:	3c08      	subs	r4, #8
 800ba2c:	444c      	add	r4, r9
 800ba2e:	e7d9      	b.n	800b9e4 <__s2b+0x48>
 800ba30:	2100      	movs	r1, #0
 800ba32:	e7c8      	b.n	800b9c6 <__s2b+0x2a>
 800ba34:	4b02      	ldr	r3, [pc, #8]	; (800ba40 <__s2b+0xa4>)
 800ba36:	2200      	movs	r2, #0
 800ba38:	21ce      	movs	r1, #206	; 0xce
 800ba3a:	4802      	ldr	r0, [pc, #8]	; (800ba44 <__s2b+0xa8>)
 800ba3c:	f000 fe96 	bl	800c76c <__assert_func>
 800ba40:	08013418 	.word	0x08013418
 800ba44:	08013478 	.word	0x08013478

0800ba48 <__hi0bits>:
 800ba48:	0003      	movs	r3, r0
 800ba4a:	0c02      	lsrs	r2, r0, #16
 800ba4c:	2000      	movs	r0, #0
 800ba4e:	2a00      	cmp	r2, #0
 800ba50:	d101      	bne.n	800ba56 <__hi0bits+0xe>
 800ba52:	041b      	lsls	r3, r3, #16
 800ba54:	3010      	adds	r0, #16
 800ba56:	0e1a      	lsrs	r2, r3, #24
 800ba58:	d101      	bne.n	800ba5e <__hi0bits+0x16>
 800ba5a:	3008      	adds	r0, #8
 800ba5c:	021b      	lsls	r3, r3, #8
 800ba5e:	0f1a      	lsrs	r2, r3, #28
 800ba60:	d101      	bne.n	800ba66 <__hi0bits+0x1e>
 800ba62:	3004      	adds	r0, #4
 800ba64:	011b      	lsls	r3, r3, #4
 800ba66:	0f9a      	lsrs	r2, r3, #30
 800ba68:	d101      	bne.n	800ba6e <__hi0bits+0x26>
 800ba6a:	3002      	adds	r0, #2
 800ba6c:	009b      	lsls	r3, r3, #2
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	db02      	blt.n	800ba78 <__hi0bits+0x30>
 800ba72:	3001      	adds	r0, #1
 800ba74:	005b      	lsls	r3, r3, #1
 800ba76:	d500      	bpl.n	800ba7a <__hi0bits+0x32>
 800ba78:	4770      	bx	lr
 800ba7a:	2020      	movs	r0, #32
 800ba7c:	e7fc      	b.n	800ba78 <__hi0bits+0x30>
 800ba7e:	46c0      	nop			; (mov r8, r8)

0800ba80 <__lo0bits>:
 800ba80:	6803      	ldr	r3, [r0, #0]
 800ba82:	075a      	lsls	r2, r3, #29
 800ba84:	d008      	beq.n	800ba98 <__lo0bits+0x18>
 800ba86:	07da      	lsls	r2, r3, #31
 800ba88:	d420      	bmi.n	800bacc <__lo0bits+0x4c>
 800ba8a:	079a      	lsls	r2, r3, #30
 800ba8c:	d522      	bpl.n	800bad4 <__lo0bits+0x54>
 800ba8e:	2201      	movs	r2, #1
 800ba90:	085b      	lsrs	r3, r3, #1
 800ba92:	6003      	str	r3, [r0, #0]
 800ba94:	0010      	movs	r0, r2
 800ba96:	4770      	bx	lr
 800ba98:	0419      	lsls	r1, r3, #16
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	2900      	cmp	r1, #0
 800ba9e:	d101      	bne.n	800baa4 <__lo0bits+0x24>
 800baa0:	0c1b      	lsrs	r3, r3, #16
 800baa2:	3210      	adds	r2, #16
 800baa4:	21ff      	movs	r1, #255	; 0xff
 800baa6:	4219      	tst	r1, r3
 800baa8:	d101      	bne.n	800baae <__lo0bits+0x2e>
 800baaa:	3208      	adds	r2, #8
 800baac:	0a1b      	lsrs	r3, r3, #8
 800baae:	0719      	lsls	r1, r3, #28
 800bab0:	d101      	bne.n	800bab6 <__lo0bits+0x36>
 800bab2:	3204      	adds	r2, #4
 800bab4:	091b      	lsrs	r3, r3, #4
 800bab6:	0799      	lsls	r1, r3, #30
 800bab8:	d101      	bne.n	800babe <__lo0bits+0x3e>
 800baba:	3202      	adds	r2, #2
 800babc:	089b      	lsrs	r3, r3, #2
 800babe:	07d9      	lsls	r1, r3, #31
 800bac0:	d402      	bmi.n	800bac8 <__lo0bits+0x48>
 800bac2:	3201      	adds	r2, #1
 800bac4:	085b      	lsrs	r3, r3, #1
 800bac6:	d003      	beq.n	800bad0 <__lo0bits+0x50>
 800bac8:	6003      	str	r3, [r0, #0]
 800baca:	e7e3      	b.n	800ba94 <__lo0bits+0x14>
 800bacc:	2200      	movs	r2, #0
 800bace:	e7e1      	b.n	800ba94 <__lo0bits+0x14>
 800bad0:	2220      	movs	r2, #32
 800bad2:	e7df      	b.n	800ba94 <__lo0bits+0x14>
 800bad4:	089b      	lsrs	r3, r3, #2
 800bad6:	6003      	str	r3, [r0, #0]
 800bad8:	2202      	movs	r2, #2
 800bada:	e7db      	b.n	800ba94 <__lo0bits+0x14>

0800badc <__i2b>:
 800badc:	b510      	push	{r4, lr}
 800bade:	000c      	movs	r4, r1
 800bae0:	2101      	movs	r1, #1
 800bae2:	f7ff fe9f 	bl	800b824 <_Balloc>
 800bae6:	2800      	cmp	r0, #0
 800bae8:	d003      	beq.n	800baf2 <__i2b+0x16>
 800baea:	2301      	movs	r3, #1
 800baec:	6144      	str	r4, [r0, #20]
 800baee:	6103      	str	r3, [r0, #16]
 800baf0:	bd10      	pop	{r4, pc}
 800baf2:	21a0      	movs	r1, #160	; 0xa0
 800baf4:	4b02      	ldr	r3, [pc, #8]	; (800bb00 <__i2b+0x24>)
 800baf6:	2200      	movs	r2, #0
 800baf8:	0049      	lsls	r1, r1, #1
 800bafa:	4802      	ldr	r0, [pc, #8]	; (800bb04 <__i2b+0x28>)
 800bafc:	f000 fe36 	bl	800c76c <__assert_func>
 800bb00:	08013418 	.word	0x08013418
 800bb04:	08013478 	.word	0x08013478

0800bb08 <__multiply>:
 800bb08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb0a:	4657      	mov	r7, sl
 800bb0c:	464e      	mov	r6, r9
 800bb0e:	4645      	mov	r5, r8
 800bb10:	46de      	mov	lr, fp
 800bb12:	b5e0      	push	{r5, r6, r7, lr}
 800bb14:	690c      	ldr	r4, [r1, #16]
 800bb16:	6916      	ldr	r6, [r2, #16]
 800bb18:	b085      	sub	sp, #20
 800bb1a:	000d      	movs	r5, r1
 800bb1c:	0017      	movs	r7, r2
 800bb1e:	42b4      	cmp	r4, r6
 800bb20:	db04      	blt.n	800bb2c <__multiply+0x24>
 800bb22:	0033      	movs	r3, r6
 800bb24:	000f      	movs	r7, r1
 800bb26:	0026      	movs	r6, r4
 800bb28:	0015      	movs	r5, r2
 800bb2a:	001c      	movs	r4, r3
 800bb2c:	1933      	adds	r3, r6, r4
 800bb2e:	4698      	mov	r8, r3
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	6879      	ldr	r1, [r7, #4]
 800bb34:	4543      	cmp	r3, r8
 800bb36:	da00      	bge.n	800bb3a <__multiply+0x32>
 800bb38:	3101      	adds	r1, #1
 800bb3a:	f7ff fe73 	bl	800b824 <_Balloc>
 800bb3e:	9002      	str	r0, [sp, #8]
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d100      	bne.n	800bb46 <__multiply+0x3e>
 800bb44:	e09a      	b.n	800bc7c <__multiply+0x174>
 800bb46:	2214      	movs	r2, #20
 800bb48:	4694      	mov	ip, r2
 800bb4a:	9b02      	ldr	r3, [sp, #8]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	4463      	add	r3, ip
 800bb50:	469b      	mov	fp, r3
 800bb52:	4643      	mov	r3, r8
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	445b      	add	r3, fp
 800bb58:	0019      	movs	r1, r3
 800bb5a:	9303      	str	r3, [sp, #12]
 800bb5c:	465b      	mov	r3, fp
 800bb5e:	458b      	cmp	fp, r1
 800bb60:	d203      	bcs.n	800bb6a <__multiply+0x62>
 800bb62:	9903      	ldr	r1, [sp, #12]
 800bb64:	c304      	stmia	r3!, {r2}
 800bb66:	4299      	cmp	r1, r3
 800bb68:	d8fc      	bhi.n	800bb64 <__multiply+0x5c>
 800bb6a:	003b      	movs	r3, r7
 800bb6c:	3314      	adds	r3, #20
 800bb6e:	469c      	mov	ip, r3
 800bb70:	9301      	str	r3, [sp, #4]
 800bb72:	2314      	movs	r3, #20
 800bb74:	00a4      	lsls	r4, r4, #2
 800bb76:	4699      	mov	r9, r3
 800bb78:	0023      	movs	r3, r4
 800bb7a:	00b1      	lsls	r1, r6, #2
 800bb7c:	44a9      	add	r9, r5
 800bb7e:	4461      	add	r1, ip
 800bb80:	444b      	add	r3, r9
 800bb82:	9300      	str	r3, [sp, #0]
 800bb84:	468c      	mov	ip, r1
 800bb86:	4599      	cmp	r9, r3
 800bb88:	d309      	bcc.n	800bb9e <__multiply+0x96>
 800bb8a:	e05a      	b.n	800bc42 <__multiply+0x13a>
 800bb8c:	0c24      	lsrs	r4, r4, #16
 800bb8e:	d12e      	bne.n	800bbee <__multiply+0xe6>
 800bb90:	2304      	movs	r3, #4
 800bb92:	469a      	mov	sl, r3
 800bb94:	9b00      	ldr	r3, [sp, #0]
 800bb96:	44d1      	add	r9, sl
 800bb98:	44d3      	add	fp, sl
 800bb9a:	454b      	cmp	r3, r9
 800bb9c:	d951      	bls.n	800bc42 <__multiply+0x13a>
 800bb9e:	464b      	mov	r3, r9
 800bba0:	681c      	ldr	r4, [r3, #0]
 800bba2:	0425      	lsls	r5, r4, #16
 800bba4:	0c2d      	lsrs	r5, r5, #16
 800bba6:	d0f1      	beq.n	800bb8c <__multiply+0x84>
 800bba8:	465e      	mov	r6, fp
 800bbaa:	2100      	movs	r1, #0
 800bbac:	9f01      	ldr	r7, [sp, #4]
 800bbae:	0030      	movs	r0, r6
 800bbb0:	ce08      	ldmia	r6!, {r3}
 800bbb2:	cf04      	ldmia	r7!, {r2}
 800bbb4:	469a      	mov	sl, r3
 800bbb6:	4654      	mov	r4, sl
 800bbb8:	0413      	lsls	r3, r2, #16
 800bbba:	0c1b      	lsrs	r3, r3, #16
 800bbbc:	436b      	muls	r3, r5
 800bbbe:	0424      	lsls	r4, r4, #16
 800bbc0:	0c24      	lsrs	r4, r4, #16
 800bbc2:	191b      	adds	r3, r3, r4
 800bbc4:	185c      	adds	r4, r3, r1
 800bbc6:	0c13      	lsrs	r3, r2, #16
 800bbc8:	4652      	mov	r2, sl
 800bbca:	436b      	muls	r3, r5
 800bbcc:	0c12      	lsrs	r2, r2, #16
 800bbce:	189b      	adds	r3, r3, r2
 800bbd0:	0c22      	lsrs	r2, r4, #16
 800bbd2:	189b      	adds	r3, r3, r2
 800bbd4:	0422      	lsls	r2, r4, #16
 800bbd6:	0c19      	lsrs	r1, r3, #16
 800bbd8:	0c12      	lsrs	r2, r2, #16
 800bbda:	041b      	lsls	r3, r3, #16
 800bbdc:	4313      	orrs	r3, r2
 800bbde:	6003      	str	r3, [r0, #0]
 800bbe0:	45bc      	cmp	ip, r7
 800bbe2:	d8e4      	bhi.n	800bbae <__multiply+0xa6>
 800bbe4:	464b      	mov	r3, r9
 800bbe6:	6031      	str	r1, [r6, #0]
 800bbe8:	681c      	ldr	r4, [r3, #0]
 800bbea:	0c24      	lsrs	r4, r4, #16
 800bbec:	d0d0      	beq.n	800bb90 <__multiply+0x88>
 800bbee:	465b      	mov	r3, fp
 800bbf0:	2700      	movs	r7, #0
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4666      	mov	r6, ip
 800bbf6:	4659      	mov	r1, fp
 800bbf8:	0018      	movs	r0, r3
 800bbfa:	46bc      	mov	ip, r7
 800bbfc:	9d01      	ldr	r5, [sp, #4]
 800bbfe:	000a      	movs	r2, r1
 800bc00:	882f      	ldrh	r7, [r5, #0]
 800bc02:	0c00      	lsrs	r0, r0, #16
 800bc04:	4367      	muls	r7, r4
 800bc06:	183f      	adds	r7, r7, r0
 800bc08:	4467      	add	r7, ip
 800bc0a:	041b      	lsls	r3, r3, #16
 800bc0c:	0438      	lsls	r0, r7, #16
 800bc0e:	0c1b      	lsrs	r3, r3, #16
 800bc10:	4303      	orrs	r3, r0
 800bc12:	c208      	stmia	r2!, {r3}
 800bc14:	cd08      	ldmia	r5!, {r3}
 800bc16:	6848      	ldr	r0, [r1, #4]
 800bc18:	0c1b      	lsrs	r3, r3, #16
 800bc1a:	4363      	muls	r3, r4
 800bc1c:	0401      	lsls	r1, r0, #16
 800bc1e:	0c09      	lsrs	r1, r1, #16
 800bc20:	185b      	adds	r3, r3, r1
 800bc22:	0c3f      	lsrs	r7, r7, #16
 800bc24:	19db      	adds	r3, r3, r7
 800bc26:	0c19      	lsrs	r1, r3, #16
 800bc28:	468c      	mov	ip, r1
 800bc2a:	0011      	movs	r1, r2
 800bc2c:	42ae      	cmp	r6, r5
 800bc2e:	d8e6      	bhi.n	800bbfe <__multiply+0xf6>
 800bc30:	6013      	str	r3, [r2, #0]
 800bc32:	2304      	movs	r3, #4
 800bc34:	469a      	mov	sl, r3
 800bc36:	9b00      	ldr	r3, [sp, #0]
 800bc38:	44d1      	add	r9, sl
 800bc3a:	46b4      	mov	ip, r6
 800bc3c:	44d3      	add	fp, sl
 800bc3e:	454b      	cmp	r3, r9
 800bc40:	d8ad      	bhi.n	800bb9e <__multiply+0x96>
 800bc42:	4643      	mov	r3, r8
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	dd0e      	ble.n	800bc66 <__multiply+0x15e>
 800bc48:	9b03      	ldr	r3, [sp, #12]
 800bc4a:	3b04      	subs	r3, #4
 800bc4c:	681a      	ldr	r2, [r3, #0]
 800bc4e:	2a00      	cmp	r2, #0
 800bc50:	d109      	bne.n	800bc66 <__multiply+0x15e>
 800bc52:	4642      	mov	r2, r8
 800bc54:	e003      	b.n	800bc5e <__multiply+0x156>
 800bc56:	3b04      	subs	r3, #4
 800bc58:	6819      	ldr	r1, [r3, #0]
 800bc5a:	2900      	cmp	r1, #0
 800bc5c:	d102      	bne.n	800bc64 <__multiply+0x15c>
 800bc5e:	3a01      	subs	r2, #1
 800bc60:	2a00      	cmp	r2, #0
 800bc62:	d1f8      	bne.n	800bc56 <__multiply+0x14e>
 800bc64:	4690      	mov	r8, r2
 800bc66:	9b02      	ldr	r3, [sp, #8]
 800bc68:	4642      	mov	r2, r8
 800bc6a:	0018      	movs	r0, r3
 800bc6c:	611a      	str	r2, [r3, #16]
 800bc6e:	b005      	add	sp, #20
 800bc70:	bc3c      	pop	{r2, r3, r4, r5}
 800bc72:	4690      	mov	r8, r2
 800bc74:	4699      	mov	r9, r3
 800bc76:	46a2      	mov	sl, r4
 800bc78:	46ab      	mov	fp, r5
 800bc7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc7c:	215e      	movs	r1, #94	; 0x5e
 800bc7e:	4b03      	ldr	r3, [pc, #12]	; (800bc8c <__multiply+0x184>)
 800bc80:	2200      	movs	r2, #0
 800bc82:	31ff      	adds	r1, #255	; 0xff
 800bc84:	4802      	ldr	r0, [pc, #8]	; (800bc90 <__multiply+0x188>)
 800bc86:	f000 fd71 	bl	800c76c <__assert_func>
 800bc8a:	46c0      	nop			; (mov r8, r8)
 800bc8c:	08013418 	.word	0x08013418
 800bc90:	08013478 	.word	0x08013478

0800bc94 <__pow5mult>:
 800bc94:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc96:	2303      	movs	r3, #3
 800bc98:	464f      	mov	r7, r9
 800bc9a:	4646      	mov	r6, r8
 800bc9c:	46d6      	mov	lr, sl
 800bc9e:	0014      	movs	r4, r2
 800bca0:	b5c0      	push	{r6, r7, lr}
 800bca2:	4013      	ands	r3, r2
 800bca4:	0007      	movs	r7, r0
 800bca6:	000e      	movs	r6, r1
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d135      	bne.n	800bd18 <__pow5mult+0x84>
 800bcac:	10a4      	asrs	r4, r4, #2
 800bcae:	d023      	beq.n	800bcf8 <__pow5mult+0x64>
 800bcb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bcb2:	4698      	mov	r8, r3
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d038      	beq.n	800bd2a <__pow5mult+0x96>
 800bcb8:	689d      	ldr	r5, [r3, #8]
 800bcba:	2d00      	cmp	r5, #0
 800bcbc:	d041      	beq.n	800bd42 <__pow5mult+0xae>
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	4698      	mov	r8, r3
 800bcc2:	2300      	movs	r3, #0
 800bcc4:	469a      	mov	sl, r3
 800bcc6:	4643      	mov	r3, r8
 800bcc8:	4223      	tst	r3, r4
 800bcca:	d108      	bne.n	800bcde <__pow5mult+0x4a>
 800bccc:	1064      	asrs	r4, r4, #1
 800bcce:	d013      	beq.n	800bcf8 <__pow5mult+0x64>
 800bcd0:	6828      	ldr	r0, [r5, #0]
 800bcd2:	2800      	cmp	r0, #0
 800bcd4:	d016      	beq.n	800bd04 <__pow5mult+0x70>
 800bcd6:	0005      	movs	r5, r0
 800bcd8:	4643      	mov	r3, r8
 800bcda:	4223      	tst	r3, r4
 800bcdc:	d0f6      	beq.n	800bccc <__pow5mult+0x38>
 800bcde:	0031      	movs	r1, r6
 800bce0:	002a      	movs	r2, r5
 800bce2:	0038      	movs	r0, r7
 800bce4:	f7ff ff10 	bl	800bb08 <__multiply>
 800bce8:	4681      	mov	r9, r0
 800bcea:	0031      	movs	r1, r6
 800bcec:	0038      	movs	r0, r7
 800bcee:	f7ff fddb 	bl	800b8a8 <_Bfree>
 800bcf2:	464e      	mov	r6, r9
 800bcf4:	1064      	asrs	r4, r4, #1
 800bcf6:	d1eb      	bne.n	800bcd0 <__pow5mult+0x3c>
 800bcf8:	0030      	movs	r0, r6
 800bcfa:	bc1c      	pop	{r2, r3, r4}
 800bcfc:	4690      	mov	r8, r2
 800bcfe:	4699      	mov	r9, r3
 800bd00:	46a2      	mov	sl, r4
 800bd02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd04:	002a      	movs	r2, r5
 800bd06:	0029      	movs	r1, r5
 800bd08:	0038      	movs	r0, r7
 800bd0a:	f7ff fefd 	bl	800bb08 <__multiply>
 800bd0e:	4653      	mov	r3, sl
 800bd10:	6028      	str	r0, [r5, #0]
 800bd12:	6003      	str	r3, [r0, #0]
 800bd14:	0005      	movs	r5, r0
 800bd16:	e7df      	b.n	800bcd8 <__pow5mult+0x44>
 800bd18:	4a12      	ldr	r2, [pc, #72]	; (800bd64 <__pow5mult+0xd0>)
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	589a      	ldr	r2, [r3, r2]
 800bd20:	2300      	movs	r3, #0
 800bd22:	f7ff fde7 	bl	800b8f4 <__multadd>
 800bd26:	0006      	movs	r6, r0
 800bd28:	e7c0      	b.n	800bcac <__pow5mult+0x18>
 800bd2a:	2010      	movs	r0, #16
 800bd2c:	f7fb f964 	bl	8006ff8 <malloc>
 800bd30:	4680      	mov	r8, r0
 800bd32:	6278      	str	r0, [r7, #36]	; 0x24
 800bd34:	2800      	cmp	r0, #0
 800bd36:	d00e      	beq.n	800bd56 <__pow5mult+0xc2>
 800bd38:	2300      	movs	r3, #0
 800bd3a:	6043      	str	r3, [r0, #4]
 800bd3c:	6083      	str	r3, [r0, #8]
 800bd3e:	6003      	str	r3, [r0, #0]
 800bd40:	60c3      	str	r3, [r0, #12]
 800bd42:	4909      	ldr	r1, [pc, #36]	; (800bd68 <__pow5mult+0xd4>)
 800bd44:	0038      	movs	r0, r7
 800bd46:	f7ff fec9 	bl	800badc <__i2b>
 800bd4a:	4643      	mov	r3, r8
 800bd4c:	6098      	str	r0, [r3, #8]
 800bd4e:	2300      	movs	r3, #0
 800bd50:	0005      	movs	r5, r0
 800bd52:	6003      	str	r3, [r0, #0]
 800bd54:	e7b3      	b.n	800bcbe <__pow5mult+0x2a>
 800bd56:	21d7      	movs	r1, #215	; 0xd7
 800bd58:	4b04      	ldr	r3, [pc, #16]	; (800bd6c <__pow5mult+0xd8>)
 800bd5a:	2200      	movs	r2, #0
 800bd5c:	0049      	lsls	r1, r1, #1
 800bd5e:	4804      	ldr	r0, [pc, #16]	; (800bd70 <__pow5mult+0xdc>)
 800bd60:	f000 fd04 	bl	800c76c <__assert_func>
 800bd64:	08012d18 	.word	0x08012d18
 800bd68:	00000271 	.word	0x00000271
 800bd6c:	080133cc 	.word	0x080133cc
 800bd70:	08013478 	.word	0x08013478

0800bd74 <__lshift>:
 800bd74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd76:	4657      	mov	r7, sl
 800bd78:	4645      	mov	r5, r8
 800bd7a:	46de      	mov	lr, fp
 800bd7c:	464e      	mov	r6, r9
 800bd7e:	b5e0      	push	{r5, r6, r7, lr}
 800bd80:	000d      	movs	r5, r1
 800bd82:	1153      	asrs	r3, r2, #5
 800bd84:	469a      	mov	sl, r3
 800bd86:	692b      	ldr	r3, [r5, #16]
 800bd88:	b083      	sub	sp, #12
 800bd8a:	4453      	add	r3, sl
 800bd8c:	469b      	mov	fp, r3
 800bd8e:	1c5c      	adds	r4, r3, #1
 800bd90:	68ab      	ldr	r3, [r5, #8]
 800bd92:	4680      	mov	r8, r0
 800bd94:	0017      	movs	r7, r2
 800bd96:	6849      	ldr	r1, [r1, #4]
 800bd98:	429c      	cmp	r4, r3
 800bd9a:	dd03      	ble.n	800bda4 <__lshift+0x30>
 800bd9c:	3101      	adds	r1, #1
 800bd9e:	005b      	lsls	r3, r3, #1
 800bda0:	429c      	cmp	r4, r3
 800bda2:	dcfb      	bgt.n	800bd9c <__lshift+0x28>
 800bda4:	4640      	mov	r0, r8
 800bda6:	f7ff fd3d 	bl	800b824 <_Balloc>
 800bdaa:	9001      	str	r0, [sp, #4]
 800bdac:	2800      	cmp	r0, #0
 800bdae:	d046      	beq.n	800be3e <__lshift+0xca>
 800bdb0:	9801      	ldr	r0, [sp, #4]
 800bdb2:	4652      	mov	r2, sl
 800bdb4:	0003      	movs	r3, r0
 800bdb6:	3314      	adds	r3, #20
 800bdb8:	2a00      	cmp	r2, #0
 800bdba:	dd0b      	ble.n	800bdd4 <__lshift+0x60>
 800bdbc:	4651      	mov	r1, sl
 800bdbe:	4684      	mov	ip, r0
 800bdc0:	001a      	movs	r2, r3
 800bdc2:	2000      	movs	r0, #0
 800bdc4:	0089      	lsls	r1, r1, #2
 800bdc6:	468a      	mov	sl, r1
 800bdc8:	3114      	adds	r1, #20
 800bdca:	4461      	add	r1, ip
 800bdcc:	c201      	stmia	r2!, {r0}
 800bdce:	428a      	cmp	r2, r1
 800bdd0:	d1fc      	bne.n	800bdcc <__lshift+0x58>
 800bdd2:	4453      	add	r3, sl
 800bdd4:	0029      	movs	r1, r5
 800bdd6:	201f      	movs	r0, #31
 800bdd8:	692a      	ldr	r2, [r5, #16]
 800bdda:	3114      	adds	r1, #20
 800bddc:	0092      	lsls	r2, r2, #2
 800bdde:	4038      	ands	r0, r7
 800bde0:	188a      	adds	r2, r1, r2
 800bde2:	4684      	mov	ip, r0
 800bde4:	2800      	cmp	r0, #0
 800bde6:	d021      	beq.n	800be2c <__lshift+0xb8>
 800bde8:	2020      	movs	r0, #32
 800bdea:	4666      	mov	r6, ip
 800bdec:	1b80      	subs	r0, r0, r6
 800bdee:	4681      	mov	r9, r0
 800bdf0:	2700      	movs	r7, #0
 800bdf2:	4666      	mov	r6, ip
 800bdf4:	6808      	ldr	r0, [r1, #0]
 800bdf6:	40b0      	lsls	r0, r6
 800bdf8:	4338      	orrs	r0, r7
 800bdfa:	c301      	stmia	r3!, {r0}
 800bdfc:	4648      	mov	r0, r9
 800bdfe:	c980      	ldmia	r1!, {r7}
 800be00:	40c7      	lsrs	r7, r0
 800be02:	428a      	cmp	r2, r1
 800be04:	d8f5      	bhi.n	800bdf2 <__lshift+0x7e>
 800be06:	601f      	str	r7, [r3, #0]
 800be08:	2f00      	cmp	r7, #0
 800be0a:	d000      	beq.n	800be0e <__lshift+0x9a>
 800be0c:	46a3      	mov	fp, r4
 800be0e:	465b      	mov	r3, fp
 800be10:	9c01      	ldr	r4, [sp, #4]
 800be12:	4640      	mov	r0, r8
 800be14:	6123      	str	r3, [r4, #16]
 800be16:	0029      	movs	r1, r5
 800be18:	f7ff fd46 	bl	800b8a8 <_Bfree>
 800be1c:	0020      	movs	r0, r4
 800be1e:	b003      	add	sp, #12
 800be20:	bc3c      	pop	{r2, r3, r4, r5}
 800be22:	4690      	mov	r8, r2
 800be24:	4699      	mov	r9, r3
 800be26:	46a2      	mov	sl, r4
 800be28:	46ab      	mov	fp, r5
 800be2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be2c:	c901      	ldmia	r1!, {r0}
 800be2e:	c301      	stmia	r3!, {r0}
 800be30:	428a      	cmp	r2, r1
 800be32:	d9ec      	bls.n	800be0e <__lshift+0x9a>
 800be34:	c901      	ldmia	r1!, {r0}
 800be36:	c301      	stmia	r3!, {r0}
 800be38:	428a      	cmp	r2, r1
 800be3a:	d8f7      	bhi.n	800be2c <__lshift+0xb8>
 800be3c:	e7e7      	b.n	800be0e <__lshift+0x9a>
 800be3e:	21da      	movs	r1, #218	; 0xda
 800be40:	4b02      	ldr	r3, [pc, #8]	; (800be4c <__lshift+0xd8>)
 800be42:	2200      	movs	r2, #0
 800be44:	31ff      	adds	r1, #255	; 0xff
 800be46:	4802      	ldr	r0, [pc, #8]	; (800be50 <__lshift+0xdc>)
 800be48:	f000 fc90 	bl	800c76c <__assert_func>
 800be4c:	08013418 	.word	0x08013418
 800be50:	08013478 	.word	0x08013478

0800be54 <__mcmp>:
 800be54:	690a      	ldr	r2, [r1, #16]
 800be56:	6903      	ldr	r3, [r0, #16]
 800be58:	b530      	push	{r4, r5, lr}
 800be5a:	0005      	movs	r5, r0
 800be5c:	1a98      	subs	r0, r3, r2
 800be5e:	d112      	bne.n	800be86 <__mcmp+0x32>
 800be60:	0092      	lsls	r2, r2, #2
 800be62:	3514      	adds	r5, #20
 800be64:	3114      	adds	r1, #20
 800be66:	18ab      	adds	r3, r5, r2
 800be68:	1889      	adds	r1, r1, r2
 800be6a:	e001      	b.n	800be70 <__mcmp+0x1c>
 800be6c:	429d      	cmp	r5, r3
 800be6e:	d20a      	bcs.n	800be86 <__mcmp+0x32>
 800be70:	3b04      	subs	r3, #4
 800be72:	3904      	subs	r1, #4
 800be74:	681c      	ldr	r4, [r3, #0]
 800be76:	680a      	ldr	r2, [r1, #0]
 800be78:	4294      	cmp	r4, r2
 800be7a:	d0f7      	beq.n	800be6c <__mcmp+0x18>
 800be7c:	4294      	cmp	r4, r2
 800be7e:	4180      	sbcs	r0, r0
 800be80:	2301      	movs	r3, #1
 800be82:	4398      	bics	r0, r3
 800be84:	3001      	adds	r0, #1
 800be86:	bd30      	pop	{r4, r5, pc}

0800be88 <__mdiff>:
 800be88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be8a:	464e      	mov	r6, r9
 800be8c:	4645      	mov	r5, r8
 800be8e:	46de      	mov	lr, fp
 800be90:	4657      	mov	r7, sl
 800be92:	b5e0      	push	{r5, r6, r7, lr}
 800be94:	000d      	movs	r5, r1
 800be96:	6911      	ldr	r1, [r2, #16]
 800be98:	692b      	ldr	r3, [r5, #16]
 800be9a:	4684      	mov	ip, r0
 800be9c:	0014      	movs	r4, r2
 800be9e:	1a5e      	subs	r6, r3, r1
 800bea0:	d000      	beq.n	800bea4 <__mdiff+0x1c>
 800bea2:	e070      	b.n	800bf86 <__mdiff+0xfe>
 800bea4:	0028      	movs	r0, r5
 800bea6:	0089      	lsls	r1, r1, #2
 800bea8:	3014      	adds	r0, #20
 800beaa:	3214      	adds	r2, #20
 800beac:	1843      	adds	r3, r0, r1
 800beae:	1852      	adds	r2, r2, r1
 800beb0:	e001      	b.n	800beb6 <__mdiff+0x2e>
 800beb2:	4298      	cmp	r0, r3
 800beb4:	d26b      	bcs.n	800bf8e <__mdiff+0x106>
 800beb6:	3b04      	subs	r3, #4
 800beb8:	3a04      	subs	r2, #4
 800beba:	681f      	ldr	r7, [r3, #0]
 800bebc:	6811      	ldr	r1, [r2, #0]
 800bebe:	428f      	cmp	r7, r1
 800bec0:	d0f7      	beq.n	800beb2 <__mdiff+0x2a>
 800bec2:	d35b      	bcc.n	800bf7c <__mdiff+0xf4>
 800bec4:	6869      	ldr	r1, [r5, #4]
 800bec6:	4660      	mov	r0, ip
 800bec8:	f7ff fcac 	bl	800b824 <_Balloc>
 800becc:	4681      	mov	r9, r0
 800bece:	2800      	cmp	r0, #0
 800bed0:	d06a      	beq.n	800bfa8 <__mdiff+0x120>
 800bed2:	692b      	ldr	r3, [r5, #16]
 800bed4:	60c6      	str	r6, [r0, #12]
 800bed6:	469c      	mov	ip, r3
 800bed8:	0098      	lsls	r0, r3, #2
 800beda:	6923      	ldr	r3, [r4, #16]
 800bedc:	0029      	movs	r1, r5
 800bede:	0027      	movs	r7, r4
 800bee0:	009b      	lsls	r3, r3, #2
 800bee2:	4683      	mov	fp, r0
 800bee4:	4698      	mov	r8, r3
 800bee6:	464d      	mov	r5, r9
 800bee8:	2400      	movs	r4, #0
 800beea:	3114      	adds	r1, #20
 800beec:	3714      	adds	r7, #20
 800beee:	448b      	add	fp, r1
 800bef0:	44b8      	add	r8, r7
 800bef2:	3514      	adds	r5, #20
 800bef4:	002e      	movs	r6, r5
 800bef6:	c908      	ldmia	r1!, {r3}
 800bef8:	cf01      	ldmia	r7!, {r0}
 800befa:	041a      	lsls	r2, r3, #16
 800befc:	0c12      	lsrs	r2, r2, #16
 800befe:	1914      	adds	r4, r2, r4
 800bf00:	0402      	lsls	r2, r0, #16
 800bf02:	0c12      	lsrs	r2, r2, #16
 800bf04:	1aa2      	subs	r2, r4, r2
 800bf06:	0c1c      	lsrs	r4, r3, #16
 800bf08:	0c03      	lsrs	r3, r0, #16
 800bf0a:	1ae3      	subs	r3, r4, r3
 800bf0c:	1414      	asrs	r4, r2, #16
 800bf0e:	191b      	adds	r3, r3, r4
 800bf10:	0412      	lsls	r2, r2, #16
 800bf12:	141c      	asrs	r4, r3, #16
 800bf14:	0c12      	lsrs	r2, r2, #16
 800bf16:	041b      	lsls	r3, r3, #16
 800bf18:	3504      	adds	r5, #4
 800bf1a:	4313      	orrs	r3, r2
 800bf1c:	46aa      	mov	sl, r5
 800bf1e:	6033      	str	r3, [r6, #0]
 800bf20:	45b8      	cmp	r8, r7
 800bf22:	d8e7      	bhi.n	800bef4 <__mdiff+0x6c>
 800bf24:	458b      	cmp	fp, r1
 800bf26:	d91d      	bls.n	800bf64 <__mdiff+0xdc>
 800bf28:	000e      	movs	r6, r1
 800bf2a:	ce08      	ldmia	r6!, {r3}
 800bf2c:	041a      	lsls	r2, r3, #16
 800bf2e:	0c12      	lsrs	r2, r2, #16
 800bf30:	1912      	adds	r2, r2, r4
 800bf32:	1414      	asrs	r4, r2, #16
 800bf34:	0c1b      	lsrs	r3, r3, #16
 800bf36:	191b      	adds	r3, r3, r4
 800bf38:	0412      	lsls	r2, r2, #16
 800bf3a:	141c      	asrs	r4, r3, #16
 800bf3c:	0c12      	lsrs	r2, r2, #16
 800bf3e:	041b      	lsls	r3, r3, #16
 800bf40:	4313      	orrs	r3, r2
 800bf42:	c508      	stmia	r5!, {r3}
 800bf44:	45b3      	cmp	fp, r6
 800bf46:	d8f0      	bhi.n	800bf2a <__mdiff+0xa2>
 800bf48:	4658      	mov	r0, fp
 800bf4a:	3801      	subs	r0, #1
 800bf4c:	1a46      	subs	r6, r0, r1
 800bf4e:	08b6      	lsrs	r6, r6, #2
 800bf50:	00b6      	lsls	r6, r6, #2
 800bf52:	4456      	add	r6, sl
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d107      	bne.n	800bf68 <__mdiff+0xe0>
 800bf58:	2301      	movs	r3, #1
 800bf5a:	425b      	negs	r3, r3
 800bf5c:	4698      	mov	r8, r3
 800bf5e:	3e04      	subs	r6, #4
 800bf60:	6833      	ldr	r3, [r6, #0]
 800bf62:	44c4      	add	ip, r8
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d0f7      	beq.n	800bf58 <__mdiff+0xd0>
 800bf68:	464b      	mov	r3, r9
 800bf6a:	4662      	mov	r2, ip
 800bf6c:	611a      	str	r2, [r3, #16]
 800bf6e:	4648      	mov	r0, r9
 800bf70:	bc3c      	pop	{r2, r3, r4, r5}
 800bf72:	4690      	mov	r8, r2
 800bf74:	4699      	mov	r9, r3
 800bf76:	46a2      	mov	sl, r4
 800bf78:	46ab      	mov	fp, r5
 800bf7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf7c:	002b      	movs	r3, r5
 800bf7e:	2601      	movs	r6, #1
 800bf80:	0025      	movs	r5, r4
 800bf82:	001c      	movs	r4, r3
 800bf84:	e79e      	b.n	800bec4 <__mdiff+0x3c>
 800bf86:	2e00      	cmp	r6, #0
 800bf88:	dbf8      	blt.n	800bf7c <__mdiff+0xf4>
 800bf8a:	2600      	movs	r6, #0
 800bf8c:	e79a      	b.n	800bec4 <__mdiff+0x3c>
 800bf8e:	2100      	movs	r1, #0
 800bf90:	4660      	mov	r0, ip
 800bf92:	f7ff fc47 	bl	800b824 <_Balloc>
 800bf96:	4681      	mov	r9, r0
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d00c      	beq.n	800bfb6 <__mdiff+0x12e>
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	464a      	mov	r2, r9
 800bfa0:	6113      	str	r3, [r2, #16]
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	6153      	str	r3, [r2, #20]
 800bfa6:	e7e2      	b.n	800bf6e <__mdiff+0xe6>
 800bfa8:	2190      	movs	r1, #144	; 0x90
 800bfaa:	4b06      	ldr	r3, [pc, #24]	; (800bfc4 <__mdiff+0x13c>)
 800bfac:	2200      	movs	r2, #0
 800bfae:	0089      	lsls	r1, r1, #2
 800bfb0:	4805      	ldr	r0, [pc, #20]	; (800bfc8 <__mdiff+0x140>)
 800bfb2:	f000 fbdb 	bl	800c76c <__assert_func>
 800bfb6:	4b03      	ldr	r3, [pc, #12]	; (800bfc4 <__mdiff+0x13c>)
 800bfb8:	2200      	movs	r2, #0
 800bfba:	4904      	ldr	r1, [pc, #16]	; (800bfcc <__mdiff+0x144>)
 800bfbc:	4802      	ldr	r0, [pc, #8]	; (800bfc8 <__mdiff+0x140>)
 800bfbe:	f000 fbd5 	bl	800c76c <__assert_func>
 800bfc2:	46c0      	nop			; (mov r8, r8)
 800bfc4:	08013418 	.word	0x08013418
 800bfc8:	08013478 	.word	0x08013478
 800bfcc:	00000232 	.word	0x00000232

0800bfd0 <__ulp>:
 800bfd0:	4b0f      	ldr	r3, [pc, #60]	; (800c010 <__ulp+0x40>)
 800bfd2:	4019      	ands	r1, r3
 800bfd4:	4b0f      	ldr	r3, [pc, #60]	; (800c014 <__ulp+0x44>)
 800bfd6:	469c      	mov	ip, r3
 800bfd8:	4461      	add	r1, ip
 800bfda:	2900      	cmp	r1, #0
 800bfdc:	dd04      	ble.n	800bfe8 <__ulp+0x18>
 800bfde:	2200      	movs	r2, #0
 800bfe0:	000b      	movs	r3, r1
 800bfe2:	0010      	movs	r0, r2
 800bfe4:	0019      	movs	r1, r3
 800bfe6:	4770      	bx	lr
 800bfe8:	4249      	negs	r1, r1
 800bfea:	1509      	asrs	r1, r1, #20
 800bfec:	2200      	movs	r2, #0
 800bfee:	2300      	movs	r3, #0
 800bff0:	2913      	cmp	r1, #19
 800bff2:	dc04      	bgt.n	800bffe <__ulp+0x2e>
 800bff4:	2080      	movs	r0, #128	; 0x80
 800bff6:	0300      	lsls	r0, r0, #12
 800bff8:	4108      	asrs	r0, r1
 800bffa:	0003      	movs	r3, r0
 800bffc:	e7f1      	b.n	800bfe2 <__ulp+0x12>
 800bffe:	3914      	subs	r1, #20
 800c000:	2001      	movs	r0, #1
 800c002:	291e      	cmp	r1, #30
 800c004:	dc02      	bgt.n	800c00c <__ulp+0x3c>
 800c006:	2080      	movs	r0, #128	; 0x80
 800c008:	0600      	lsls	r0, r0, #24
 800c00a:	40c8      	lsrs	r0, r1
 800c00c:	0002      	movs	r2, r0
 800c00e:	e7e8      	b.n	800bfe2 <__ulp+0x12>
 800c010:	7ff00000 	.word	0x7ff00000
 800c014:	fcc00000 	.word	0xfcc00000

0800c018 <__b2d>:
 800c018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01a:	0006      	movs	r6, r0
 800c01c:	4647      	mov	r7, r8
 800c01e:	46ce      	mov	lr, r9
 800c020:	6904      	ldr	r4, [r0, #16]
 800c022:	3614      	adds	r6, #20
 800c024:	00a4      	lsls	r4, r4, #2
 800c026:	1934      	adds	r4, r6, r4
 800c028:	1f23      	subs	r3, r4, #4
 800c02a:	681d      	ldr	r5, [r3, #0]
 800c02c:	b580      	push	{r7, lr}
 800c02e:	0028      	movs	r0, r5
 800c030:	000f      	movs	r7, r1
 800c032:	4698      	mov	r8, r3
 800c034:	f7ff fd08 	bl	800ba48 <__hi0bits>
 800c038:	2120      	movs	r1, #32
 800c03a:	1a0a      	subs	r2, r1, r0
 800c03c:	603a      	str	r2, [r7, #0]
 800c03e:	280a      	cmp	r0, #10
 800c040:	dd29      	ble.n	800c096 <__b2d+0x7e>
 800c042:	380b      	subs	r0, #11
 800c044:	4546      	cmp	r6, r8
 800c046:	d21f      	bcs.n	800c088 <__b2d+0x70>
 800c048:	2308      	movs	r3, #8
 800c04a:	425b      	negs	r3, r3
 800c04c:	469c      	mov	ip, r3
 800c04e:	44a4      	add	ip, r4
 800c050:	4663      	mov	r3, ip
 800c052:	681f      	ldr	r7, [r3, #0]
 800c054:	2800      	cmp	r0, #0
 800c056:	d01a      	beq.n	800c08e <__b2d+0x76>
 800c058:	1a0b      	subs	r3, r1, r0
 800c05a:	4699      	mov	r9, r3
 800c05c:	003b      	movs	r3, r7
 800c05e:	464a      	mov	r2, r9
 800c060:	4085      	lsls	r5, r0
 800c062:	40d3      	lsrs	r3, r2
 800c064:	4919      	ldr	r1, [pc, #100]	; (800c0cc <__b2d+0xb4>)
 800c066:	431d      	orrs	r5, r3
 800c068:	4329      	orrs	r1, r5
 800c06a:	000b      	movs	r3, r1
 800c06c:	4087      	lsls	r7, r0
 800c06e:	4566      	cmp	r6, ip
 800c070:	d203      	bcs.n	800c07a <__b2d+0x62>
 800c072:	3c0c      	subs	r4, #12
 800c074:	6820      	ldr	r0, [r4, #0]
 800c076:	40d0      	lsrs	r0, r2
 800c078:	4307      	orrs	r7, r0
 800c07a:	003a      	movs	r2, r7
 800c07c:	0010      	movs	r0, r2
 800c07e:	0019      	movs	r1, r3
 800c080:	bc0c      	pop	{r2, r3}
 800c082:	4690      	mov	r8, r2
 800c084:	4699      	mov	r9, r3
 800c086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c088:	2700      	movs	r7, #0
 800c08a:	2800      	cmp	r0, #0
 800c08c:	d117      	bne.n	800c0be <__b2d+0xa6>
 800c08e:	490f      	ldr	r1, [pc, #60]	; (800c0cc <__b2d+0xb4>)
 800c090:	4329      	orrs	r1, r5
 800c092:	000b      	movs	r3, r1
 800c094:	e7f1      	b.n	800c07a <__b2d+0x62>
 800c096:	002f      	movs	r7, r5
 800c098:	3915      	subs	r1, #21
 800c09a:	1a0b      	subs	r3, r1, r0
 800c09c:	40df      	lsrs	r7, r3
 800c09e:	490b      	ldr	r1, [pc, #44]	; (800c0cc <__b2d+0xb4>)
 800c0a0:	4699      	mov	r9, r3
 800c0a2:	4339      	orrs	r1, r7
 800c0a4:	000b      	movs	r3, r1
 800c0a6:	2700      	movs	r7, #0
 800c0a8:	4546      	cmp	r6, r8
 800c0aa:	d203      	bcs.n	800c0b4 <__b2d+0x9c>
 800c0ac:	4649      	mov	r1, r9
 800c0ae:	3c08      	subs	r4, #8
 800c0b0:	6827      	ldr	r7, [r4, #0]
 800c0b2:	40cf      	lsrs	r7, r1
 800c0b4:	3015      	adds	r0, #21
 800c0b6:	4085      	lsls	r5, r0
 800c0b8:	433d      	orrs	r5, r7
 800c0ba:	002a      	movs	r2, r5
 800c0bc:	e7de      	b.n	800c07c <__b2d+0x64>
 800c0be:	4085      	lsls	r5, r0
 800c0c0:	4902      	ldr	r1, [pc, #8]	; (800c0cc <__b2d+0xb4>)
 800c0c2:	2700      	movs	r7, #0
 800c0c4:	4329      	orrs	r1, r5
 800c0c6:	000b      	movs	r3, r1
 800c0c8:	e7d7      	b.n	800c07a <__b2d+0x62>
 800c0ca:	46c0      	nop			; (mov r8, r8)
 800c0cc:	3ff00000 	.word	0x3ff00000

0800c0d0 <__d2b>:
 800c0d0:	b570      	push	{r4, r5, r6, lr}
 800c0d2:	2101      	movs	r1, #1
 800c0d4:	b082      	sub	sp, #8
 800c0d6:	0015      	movs	r5, r2
 800c0d8:	001c      	movs	r4, r3
 800c0da:	f7ff fba3 	bl	800b824 <_Balloc>
 800c0de:	1e06      	subs	r6, r0, #0
 800c0e0:	d04f      	beq.n	800c182 <__d2b+0xb2>
 800c0e2:	0323      	lsls	r3, r4, #12
 800c0e4:	0064      	lsls	r4, r4, #1
 800c0e6:	0b1b      	lsrs	r3, r3, #12
 800c0e8:	0d64      	lsrs	r4, r4, #21
 800c0ea:	d002      	beq.n	800c0f2 <__d2b+0x22>
 800c0ec:	2280      	movs	r2, #128	; 0x80
 800c0ee:	0352      	lsls	r2, r2, #13
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	9301      	str	r3, [sp, #4]
 800c0f4:	2d00      	cmp	r5, #0
 800c0f6:	d117      	bne.n	800c128 <__d2b+0x58>
 800c0f8:	a801      	add	r0, sp, #4
 800c0fa:	f7ff fcc1 	bl	800ba80 <__lo0bits>
 800c0fe:	9b01      	ldr	r3, [sp, #4]
 800c100:	3020      	adds	r0, #32
 800c102:	6173      	str	r3, [r6, #20]
 800c104:	2301      	movs	r3, #1
 800c106:	2501      	movs	r5, #1
 800c108:	6133      	str	r3, [r6, #16]
 800c10a:	2c00      	cmp	r4, #0
 800c10c:	d024      	beq.n	800c158 <__d2b+0x88>
 800c10e:	4b20      	ldr	r3, [pc, #128]	; (800c190 <__d2b+0xc0>)
 800c110:	469c      	mov	ip, r3
 800c112:	9b06      	ldr	r3, [sp, #24]
 800c114:	4464      	add	r4, ip
 800c116:	1824      	adds	r4, r4, r0
 800c118:	601c      	str	r4, [r3, #0]
 800c11a:	2335      	movs	r3, #53	; 0x35
 800c11c:	1a18      	subs	r0, r3, r0
 800c11e:	9b07      	ldr	r3, [sp, #28]
 800c120:	6018      	str	r0, [r3, #0]
 800c122:	0030      	movs	r0, r6
 800c124:	b002      	add	sp, #8
 800c126:	bd70      	pop	{r4, r5, r6, pc}
 800c128:	4668      	mov	r0, sp
 800c12a:	9500      	str	r5, [sp, #0]
 800c12c:	f7ff fca8 	bl	800ba80 <__lo0bits>
 800c130:	2800      	cmp	r0, #0
 800c132:	d022      	beq.n	800c17a <__d2b+0xaa>
 800c134:	9d01      	ldr	r5, [sp, #4]
 800c136:	2320      	movs	r3, #32
 800c138:	002a      	movs	r2, r5
 800c13a:	1a1b      	subs	r3, r3, r0
 800c13c:	409a      	lsls	r2, r3
 800c13e:	0013      	movs	r3, r2
 800c140:	40c5      	lsrs	r5, r0
 800c142:	9a00      	ldr	r2, [sp, #0]
 800c144:	9501      	str	r5, [sp, #4]
 800c146:	4313      	orrs	r3, r2
 800c148:	6173      	str	r3, [r6, #20]
 800c14a:	61b5      	str	r5, [r6, #24]
 800c14c:	1e6b      	subs	r3, r5, #1
 800c14e:	419d      	sbcs	r5, r3
 800c150:	3501      	adds	r5, #1
 800c152:	6135      	str	r5, [r6, #16]
 800c154:	2c00      	cmp	r4, #0
 800c156:	d1da      	bne.n	800c10e <__d2b+0x3e>
 800c158:	4b0e      	ldr	r3, [pc, #56]	; (800c194 <__d2b+0xc4>)
 800c15a:	469c      	mov	ip, r3
 800c15c:	9b06      	ldr	r3, [sp, #24]
 800c15e:	4460      	add	r0, ip
 800c160:	6018      	str	r0, [r3, #0]
 800c162:	4b0d      	ldr	r3, [pc, #52]	; (800c198 <__d2b+0xc8>)
 800c164:	18eb      	adds	r3, r5, r3
 800c166:	009b      	lsls	r3, r3, #2
 800c168:	18f3      	adds	r3, r6, r3
 800c16a:	6958      	ldr	r0, [r3, #20]
 800c16c:	f7ff fc6c 	bl	800ba48 <__hi0bits>
 800c170:	016d      	lsls	r5, r5, #5
 800c172:	9b07      	ldr	r3, [sp, #28]
 800c174:	1a2d      	subs	r5, r5, r0
 800c176:	601d      	str	r5, [r3, #0]
 800c178:	e7d3      	b.n	800c122 <__d2b+0x52>
 800c17a:	9b00      	ldr	r3, [sp, #0]
 800c17c:	9d01      	ldr	r5, [sp, #4]
 800c17e:	6173      	str	r3, [r6, #20]
 800c180:	e7e3      	b.n	800c14a <__d2b+0x7a>
 800c182:	4b06      	ldr	r3, [pc, #24]	; (800c19c <__d2b+0xcc>)
 800c184:	2200      	movs	r2, #0
 800c186:	4906      	ldr	r1, [pc, #24]	; (800c1a0 <__d2b+0xd0>)
 800c188:	4806      	ldr	r0, [pc, #24]	; (800c1a4 <__d2b+0xd4>)
 800c18a:	f000 faef 	bl	800c76c <__assert_func>
 800c18e:	46c0      	nop			; (mov r8, r8)
 800c190:	fffffbcd 	.word	0xfffffbcd
 800c194:	fffffbce 	.word	0xfffffbce
 800c198:	3fffffff 	.word	0x3fffffff
 800c19c:	08013418 	.word	0x08013418
 800c1a0:	0000030a 	.word	0x0000030a
 800c1a4:	08013478 	.word	0x08013478

0800c1a8 <__ratio>:
 800c1a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1aa:	46ce      	mov	lr, r9
 800c1ac:	4647      	mov	r7, r8
 800c1ae:	b580      	push	{r7, lr}
 800c1b0:	b085      	sub	sp, #20
 800c1b2:	4688      	mov	r8, r1
 800c1b4:	a902      	add	r1, sp, #8
 800c1b6:	4681      	mov	r9, r0
 800c1b8:	f7ff ff2e 	bl	800c018 <__b2d>
 800c1bc:	0006      	movs	r6, r0
 800c1be:	000f      	movs	r7, r1
 800c1c0:	4640      	mov	r0, r8
 800c1c2:	a903      	add	r1, sp, #12
 800c1c4:	f7ff ff28 	bl	800c018 <__b2d>
 800c1c8:	9000      	str	r0, [sp, #0]
 800c1ca:	9101      	str	r1, [sp, #4]
 800c1cc:	4649      	mov	r1, r9
 800c1ce:	6909      	ldr	r1, [r1, #16]
 800c1d0:	0002      	movs	r2, r0
 800c1d2:	468c      	mov	ip, r1
 800c1d4:	4641      	mov	r1, r8
 800c1d6:	6909      	ldr	r1, [r1, #16]
 800c1d8:	4688      	mov	r8, r1
 800c1da:	4661      	mov	r1, ip
 800c1dc:	4640      	mov	r0, r8
 800c1de:	1a09      	subs	r1, r1, r0
 800c1e0:	0149      	lsls	r1, r1, #5
 800c1e2:	468c      	mov	ip, r1
 800c1e4:	9803      	ldr	r0, [sp, #12]
 800c1e6:	9902      	ldr	r1, [sp, #8]
 800c1e8:	1a09      	subs	r1, r1, r0
 800c1ea:	4688      	mov	r8, r1
 800c1ec:	44c4      	add	ip, r8
 800c1ee:	4661      	mov	r1, ip
 800c1f0:	2900      	cmp	r1, #0
 800c1f2:	dd0d      	ble.n	800c210 <__ratio+0x68>
 800c1f4:	050b      	lsls	r3, r1, #20
 800c1f6:	19dd      	adds	r5, r3, r7
 800c1f8:	002f      	movs	r7, r5
 800c1fa:	9a00      	ldr	r2, [sp, #0]
 800c1fc:	9b01      	ldr	r3, [sp, #4]
 800c1fe:	0030      	movs	r0, r6
 800c200:	0039      	movs	r1, r7
 800c202:	f7f9 fb5f 	bl	80058c4 <__aeabi_ddiv>
 800c206:	b005      	add	sp, #20
 800c208:	bc0c      	pop	{r2, r3}
 800c20a:	4690      	mov	r8, r2
 800c20c:	4699      	mov	r9, r3
 800c20e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c210:	0508      	lsls	r0, r1, #20
 800c212:	9901      	ldr	r1, [sp, #4]
 800c214:	1a0b      	subs	r3, r1, r0
 800c216:	9200      	str	r2, [sp, #0]
 800c218:	9301      	str	r3, [sp, #4]
 800c21a:	e7ee      	b.n	800c1fa <__ratio+0x52>

0800c21c <_mprec_log10>:
 800c21c:	b510      	push	{r4, lr}
 800c21e:	0004      	movs	r4, r0
 800c220:	2817      	cmp	r0, #23
 800c222:	dd09      	ble.n	800c238 <_mprec_log10+0x1c>
 800c224:	2000      	movs	r0, #0
 800c226:	4907      	ldr	r1, [pc, #28]	; (800c244 <_mprec_log10+0x28>)
 800c228:	2200      	movs	r2, #0
 800c22a:	4b07      	ldr	r3, [pc, #28]	; (800c248 <_mprec_log10+0x2c>)
 800c22c:	3c01      	subs	r4, #1
 800c22e:	f7f9 ff4f 	bl	80060d0 <__aeabi_dmul>
 800c232:	2c00      	cmp	r4, #0
 800c234:	d1f8      	bne.n	800c228 <_mprec_log10+0xc>
 800c236:	bd10      	pop	{r4, pc}
 800c238:	4b04      	ldr	r3, [pc, #16]	; (800c24c <_mprec_log10+0x30>)
 800c23a:	00c4      	lsls	r4, r0, #3
 800c23c:	191c      	adds	r4, r3, r4
 800c23e:	6820      	ldr	r0, [r4, #0]
 800c240:	6861      	ldr	r1, [r4, #4]
 800c242:	e7f8      	b.n	800c236 <_mprec_log10+0x1a>
 800c244:	3ff00000 	.word	0x3ff00000
 800c248:	40240000 	.word	0x40240000
 800c24c:	08012d78 	.word	0x08012d78

0800c250 <__copybits>:
 800c250:	0013      	movs	r3, r2
 800c252:	b570      	push	{r4, r5, r6, lr}
 800c254:	1e4c      	subs	r4, r1, #1
 800c256:	6911      	ldr	r1, [r2, #16]
 800c258:	1164      	asrs	r4, r4, #5
 800c25a:	3401      	adds	r4, #1
 800c25c:	3314      	adds	r3, #20
 800c25e:	0089      	lsls	r1, r1, #2
 800c260:	00a4      	lsls	r4, r4, #2
 800c262:	1859      	adds	r1, r3, r1
 800c264:	1904      	adds	r4, r0, r4
 800c266:	428b      	cmp	r3, r1
 800c268:	d20a      	bcs.n	800c280 <__copybits+0x30>
 800c26a:	0005      	movs	r5, r0
 800c26c:	cb40      	ldmia	r3!, {r6}
 800c26e:	c540      	stmia	r5!, {r6}
 800c270:	4299      	cmp	r1, r3
 800c272:	d8fb      	bhi.n	800c26c <__copybits+0x1c>
 800c274:	1a89      	subs	r1, r1, r2
 800c276:	3915      	subs	r1, #21
 800c278:	0889      	lsrs	r1, r1, #2
 800c27a:	3101      	adds	r1, #1
 800c27c:	0089      	lsls	r1, r1, #2
 800c27e:	1840      	adds	r0, r0, r1
 800c280:	4284      	cmp	r4, r0
 800c282:	d903      	bls.n	800c28c <__copybits+0x3c>
 800c284:	2300      	movs	r3, #0
 800c286:	c008      	stmia	r0!, {r3}
 800c288:	4284      	cmp	r4, r0
 800c28a:	d8fc      	bhi.n	800c286 <__copybits+0x36>
 800c28c:	bd70      	pop	{r4, r5, r6, pc}
 800c28e:	46c0      	nop			; (mov r8, r8)

0800c290 <__any_on>:
 800c290:	0002      	movs	r2, r0
 800c292:	6900      	ldr	r0, [r0, #16]
 800c294:	b510      	push	{r4, lr}
 800c296:	3214      	adds	r2, #20
 800c298:	114c      	asrs	r4, r1, #5
 800c29a:	42a0      	cmp	r0, r4
 800c29c:	da0f      	bge.n	800c2be <__any_on+0x2e>
 800c29e:	0083      	lsls	r3, r0, #2
 800c2a0:	18d3      	adds	r3, r2, r3
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d21d      	bcs.n	800c2e2 <__any_on+0x52>
 800c2a6:	3b04      	subs	r3, #4
 800c2a8:	6818      	ldr	r0, [r3, #0]
 800c2aa:	2800      	cmp	r0, #0
 800c2ac:	d004      	beq.n	800c2b8 <__any_on+0x28>
 800c2ae:	e016      	b.n	800c2de <__any_on+0x4e>
 800c2b0:	3b04      	subs	r3, #4
 800c2b2:	6819      	ldr	r1, [r3, #0]
 800c2b4:	2900      	cmp	r1, #0
 800c2b6:	d112      	bne.n	800c2de <__any_on+0x4e>
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d3f9      	bcc.n	800c2b0 <__any_on+0x20>
 800c2bc:	bd10      	pop	{r4, pc}
 800c2be:	00a3      	lsls	r3, r4, #2
 800c2c0:	18d3      	adds	r3, r2, r3
 800c2c2:	42a0      	cmp	r0, r4
 800c2c4:	dded      	ble.n	800c2a2 <__any_on+0x12>
 800c2c6:	201f      	movs	r0, #31
 800c2c8:	4001      	ands	r1, r0
 800c2ca:	d0ea      	beq.n	800c2a2 <__any_on+0x12>
 800c2cc:	681c      	ldr	r4, [r3, #0]
 800c2ce:	0020      	movs	r0, r4
 800c2d0:	40c8      	lsrs	r0, r1
 800c2d2:	4088      	lsls	r0, r1
 800c2d4:	0001      	movs	r1, r0
 800c2d6:	2001      	movs	r0, #1
 800c2d8:	428c      	cmp	r4, r1
 800c2da:	d1ef      	bne.n	800c2bc <__any_on+0x2c>
 800c2dc:	e7e1      	b.n	800c2a2 <__any_on+0x12>
 800c2de:	2001      	movs	r0, #1
 800c2e0:	e7ec      	b.n	800c2bc <__any_on+0x2c>
 800c2e2:	2000      	movs	r0, #0
 800c2e4:	e7ea      	b.n	800c2bc <__any_on+0x2c>
 800c2e6:	46c0      	nop			; (mov r8, r8)

0800c2e8 <_calloc_r>:
 800c2e8:	434a      	muls	r2, r1
 800c2ea:	b570      	push	{r4, r5, r6, lr}
 800c2ec:	0011      	movs	r1, r2
 800c2ee:	0014      	movs	r4, r2
 800c2f0:	f7fa ff94 	bl	800721c <_malloc_r>
 800c2f4:	1e05      	subs	r5, r0, #0
 800c2f6:	d003      	beq.n	800c300 <_calloc_r+0x18>
 800c2f8:	0022      	movs	r2, r4
 800c2fa:	2100      	movs	r1, #0
 800c2fc:	f7fa fee4 	bl	80070c8 <memset>
 800c300:	0028      	movs	r0, r5
 800c302:	bd70      	pop	{r4, r5, r6, pc}

0800c304 <__sfputc_r>:
 800c304:	6893      	ldr	r3, [r2, #8]
 800c306:	b510      	push	{r4, lr}
 800c308:	3b01      	subs	r3, #1
 800c30a:	6093      	str	r3, [r2, #8]
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	da04      	bge.n	800c31a <__sfputc_r+0x16>
 800c310:	6994      	ldr	r4, [r2, #24]
 800c312:	42a3      	cmp	r3, r4
 800c314:	db07      	blt.n	800c326 <__sfputc_r+0x22>
 800c316:	290a      	cmp	r1, #10
 800c318:	d005      	beq.n	800c326 <__sfputc_r+0x22>
 800c31a:	6813      	ldr	r3, [r2, #0]
 800c31c:	1c58      	adds	r0, r3, #1
 800c31e:	6010      	str	r0, [r2, #0]
 800c320:	0008      	movs	r0, r1
 800c322:	7019      	strb	r1, [r3, #0]
 800c324:	bd10      	pop	{r4, pc}
 800c326:	f7fd f9a1 	bl	800966c <__swbuf_r>
 800c32a:	e7fb      	b.n	800c324 <__sfputc_r+0x20>

0800c32c <__sfputs_r>:
 800c32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c32e:	0006      	movs	r6, r0
 800c330:	000f      	movs	r7, r1
 800c332:	2b00      	cmp	r3, #0
 800c334:	d00d      	beq.n	800c352 <__sfputs_r+0x26>
 800c336:	0014      	movs	r4, r2
 800c338:	18d5      	adds	r5, r2, r3
 800c33a:	e002      	b.n	800c342 <__sfputs_r+0x16>
 800c33c:	3401      	adds	r4, #1
 800c33e:	42ac      	cmp	r4, r5
 800c340:	d007      	beq.n	800c352 <__sfputs_r+0x26>
 800c342:	7821      	ldrb	r1, [r4, #0]
 800c344:	003a      	movs	r2, r7
 800c346:	0030      	movs	r0, r6
 800c348:	f7ff ffdc 	bl	800c304 <__sfputc_r>
 800c34c:	1c43      	adds	r3, r0, #1
 800c34e:	d1f5      	bne.n	800c33c <__sfputs_r+0x10>
 800c350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c352:	2000      	movs	r0, #0
 800c354:	e7fc      	b.n	800c350 <__sfputs_r+0x24>
 800c356:	46c0      	nop			; (mov r8, r8)

0800c358 <__sprint_r>:
 800c358:	6893      	ldr	r3, [r2, #8]
 800c35a:	b510      	push	{r4, lr}
 800c35c:	0014      	movs	r4, r2
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d102      	bne.n	800c368 <__sprint_r+0x10>
 800c362:	2000      	movs	r0, #0
 800c364:	6053      	str	r3, [r2, #4]
 800c366:	bd10      	pop	{r4, pc}
 800c368:	f000 fa6a 	bl	800c840 <__sfvwrite_r>
 800c36c:	2300      	movs	r3, #0
 800c36e:	60a3      	str	r3, [r4, #8]
 800c370:	6063      	str	r3, [r4, #4]
 800c372:	e7f8      	b.n	800c366 <__sprint_r+0xe>

0800c374 <_vfiprintf_r>:
 800c374:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c376:	464e      	mov	r6, r9
 800c378:	46de      	mov	lr, fp
 800c37a:	4657      	mov	r7, sl
 800c37c:	4645      	mov	r5, r8
 800c37e:	b5e0      	push	{r5, r6, r7, lr}
 800c380:	b0a1      	sub	sp, #132	; 0x84
 800c382:	9004      	str	r0, [sp, #16]
 800c384:	9103      	str	r1, [sp, #12]
 800c386:	4691      	mov	r9, r2
 800c388:	001c      	movs	r4, r3
 800c38a:	2800      	cmp	r0, #0
 800c38c:	d004      	beq.n	800c398 <_vfiprintf_r+0x24>
 800c38e:	6983      	ldr	r3, [r0, #24]
 800c390:	9305      	str	r3, [sp, #20]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d100      	bne.n	800c398 <_vfiprintf_r+0x24>
 800c396:	e0be      	b.n	800c516 <_vfiprintf_r+0x1a2>
 800c398:	4bad      	ldr	r3, [pc, #692]	; (800c650 <_vfiprintf_r+0x2dc>)
 800c39a:	9a03      	ldr	r2, [sp, #12]
 800c39c:	429a      	cmp	r2, r3
 800c39e:	d100      	bne.n	800c3a2 <_vfiprintf_r+0x2e>
 800c3a0:	e0c0      	b.n	800c524 <_vfiprintf_r+0x1b0>
 800c3a2:	4bac      	ldr	r3, [pc, #688]	; (800c654 <_vfiprintf_r+0x2e0>)
 800c3a4:	9a03      	ldr	r2, [sp, #12]
 800c3a6:	429a      	cmp	r2, r3
 800c3a8:	d100      	bne.n	800c3ac <_vfiprintf_r+0x38>
 800c3aa:	e0cd      	b.n	800c548 <_vfiprintf_r+0x1d4>
 800c3ac:	4baa      	ldr	r3, [pc, #680]	; (800c658 <_vfiprintf_r+0x2e4>)
 800c3ae:	9a03      	ldr	r2, [sp, #12]
 800c3b0:	429a      	cmp	r2, r3
 800c3b2:	d100      	bne.n	800c3b6 <_vfiprintf_r+0x42>
 800c3b4:	e147      	b.n	800c646 <_vfiprintf_r+0x2d2>
 800c3b6:	9a03      	ldr	r2, [sp, #12]
 800c3b8:	8993      	ldrh	r3, [r2, #12]
 800c3ba:	071b      	lsls	r3, r3, #28
 800c3bc:	d400      	bmi.n	800c3c0 <_vfiprintf_r+0x4c>
 800c3be:	e0b9      	b.n	800c534 <_vfiprintf_r+0x1c0>
 800c3c0:	6913      	ldr	r3, [r2, #16]
 800c3c2:	9305      	str	r3, [sp, #20]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d100      	bne.n	800c3ca <_vfiprintf_r+0x56>
 800c3c8:	e0b4      	b.n	800c534 <_vfiprintf_r+0x1c0>
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	ad08      	add	r5, sp, #32
 800c3ce:	616b      	str	r3, [r5, #20]
 800c3d0:	3320      	adds	r3, #32
 800c3d2:	766b      	strb	r3, [r5, #25]
 800c3d4:	3310      	adds	r3, #16
 800c3d6:	76ab      	strb	r3, [r5, #26]
 800c3d8:	3b2f      	subs	r3, #47	; 0x2f
 800c3da:	4698      	mov	r8, r3
 800c3dc:	464b      	mov	r3, r9
 800c3de:	781b      	ldrb	r3, [r3, #0]
 800c3e0:	9407      	str	r4, [sp, #28]
 800c3e2:	4f9e      	ldr	r7, [pc, #632]	; (800c65c <_vfiprintf_r+0x2e8>)
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d100      	bne.n	800c3ea <_vfiprintf_r+0x76>
 800c3e8:	e089      	b.n	800c4fe <_vfiprintf_r+0x18a>
 800c3ea:	2b25      	cmp	r3, #37	; 0x25
 800c3ec:	d100      	bne.n	800c3f0 <_vfiprintf_r+0x7c>
 800c3ee:	e125      	b.n	800c63c <_vfiprintf_r+0x2c8>
 800c3f0:	464e      	mov	r6, r9
 800c3f2:	e003      	b.n	800c3fc <_vfiprintf_r+0x88>
 800c3f4:	2b25      	cmp	r3, #37	; 0x25
 800c3f6:	d100      	bne.n	800c3fa <_vfiprintf_r+0x86>
 800c3f8:	e0aa      	b.n	800c550 <_vfiprintf_r+0x1dc>
 800c3fa:	0026      	movs	r6, r4
 800c3fc:	7873      	ldrb	r3, [r6, #1]
 800c3fe:	1c74      	adds	r4, r6, #1
 800c400:	2b00      	cmp	r3, #0
 800c402:	d1f7      	bne.n	800c3f4 <_vfiprintf_r+0x80>
 800c404:	464b      	mov	r3, r9
 800c406:	1ae3      	subs	r3, r4, r3
 800c408:	469a      	mov	sl, r3
 800c40a:	d078      	beq.n	800c4fe <_vfiprintf_r+0x18a>
 800c40c:	4653      	mov	r3, sl
 800c40e:	464a      	mov	r2, r9
 800c410:	9903      	ldr	r1, [sp, #12]
 800c412:	9804      	ldr	r0, [sp, #16]
 800c414:	f7ff ff8a 	bl	800c32c <__sfputs_r>
 800c418:	1c43      	adds	r3, r0, #1
 800c41a:	d070      	beq.n	800c4fe <_vfiprintf_r+0x18a>
 800c41c:	696b      	ldr	r3, [r5, #20]
 800c41e:	4453      	add	r3, sl
 800c420:	616b      	str	r3, [r5, #20]
 800c422:	7873      	ldrb	r3, [r6, #1]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d06a      	beq.n	800c4fe <_vfiprintf_r+0x18a>
 800c428:	2201      	movs	r2, #1
 800c42a:	2300      	movs	r3, #0
 800c42c:	4252      	negs	r2, r2
 800c42e:	606a      	str	r2, [r5, #4]
 800c430:	3244      	adds	r2, #68	; 0x44
 800c432:	3401      	adds	r4, #1
 800c434:	602b      	str	r3, [r5, #0]
 800c436:	60eb      	str	r3, [r5, #12]
 800c438:	60ab      	str	r3, [r5, #8]
 800c43a:	54ab      	strb	r3, [r5, r2]
 800c43c:	65ab      	str	r3, [r5, #88]	; 0x58
 800c43e:	e006      	b.n	800c44e <_vfiprintf_r+0xda>
 800c440:	4643      	mov	r3, r8
 800c442:	1bc0      	subs	r0, r0, r7
 800c444:	4083      	lsls	r3, r0
 800c446:	0034      	movs	r4, r6
 800c448:	682a      	ldr	r2, [r5, #0]
 800c44a:	4313      	orrs	r3, r2
 800c44c:	602b      	str	r3, [r5, #0]
 800c44e:	7821      	ldrb	r1, [r4, #0]
 800c450:	2205      	movs	r2, #5
 800c452:	0038      	movs	r0, r7
 800c454:	f7ff f9a2 	bl	800b79c <memchr>
 800c458:	1c66      	adds	r6, r4, #1
 800c45a:	2800      	cmp	r0, #0
 800c45c:	d1f0      	bne.n	800c440 <_vfiprintf_r+0xcc>
 800c45e:	682b      	ldr	r3, [r5, #0]
 800c460:	46b2      	mov	sl, r6
 800c462:	06da      	lsls	r2, r3, #27
 800c464:	d502      	bpl.n	800c46c <_vfiprintf_r+0xf8>
 800c466:	2243      	movs	r2, #67	; 0x43
 800c468:	2120      	movs	r1, #32
 800c46a:	54a9      	strb	r1, [r5, r2]
 800c46c:	071a      	lsls	r2, r3, #28
 800c46e:	d502      	bpl.n	800c476 <_vfiprintf_r+0x102>
 800c470:	2243      	movs	r2, #67	; 0x43
 800c472:	212b      	movs	r1, #43	; 0x2b
 800c474:	54a9      	strb	r1, [r5, r2]
 800c476:	7821      	ldrb	r1, [r4, #0]
 800c478:	292a      	cmp	r1, #42	; 0x2a
 800c47a:	d000      	beq.n	800c47e <_vfiprintf_r+0x10a>
 800c47c:	e06e      	b.n	800c55c <_vfiprintf_r+0x1e8>
 800c47e:	9a07      	ldr	r2, [sp, #28]
 800c480:	1d11      	adds	r1, r2, #4
 800c482:	6812      	ldr	r2, [r2, #0]
 800c484:	9107      	str	r1, [sp, #28]
 800c486:	2a00      	cmp	r2, #0
 800c488:	da00      	bge.n	800c48c <_vfiprintf_r+0x118>
 800c48a:	e0ba      	b.n	800c602 <_vfiprintf_r+0x28e>
 800c48c:	60ea      	str	r2, [r5, #12]
 800c48e:	7861      	ldrb	r1, [r4, #1]
 800c490:	1ca6      	adds	r6, r4, #2
 800c492:	292e      	cmp	r1, #46	; 0x2e
 800c494:	d100      	bne.n	800c498 <_vfiprintf_r+0x124>
 800c496:	e07a      	b.n	800c58e <_vfiprintf_r+0x21a>
 800c498:	4b71      	ldr	r3, [pc, #452]	; (800c660 <_vfiprintf_r+0x2ec>)
 800c49a:	2203      	movs	r2, #3
 800c49c:	0018      	movs	r0, r3
 800c49e:	4699      	mov	r9, r3
 800c4a0:	f7ff f97c 	bl	800b79c <memchr>
 800c4a4:	2800      	cmp	r0, #0
 800c4a6:	d100      	bne.n	800c4aa <_vfiprintf_r+0x136>
 800c4a8:	e08f      	b.n	800c5ca <_vfiprintf_r+0x256>
 800c4aa:	464b      	mov	r3, r9
 800c4ac:	1ac0      	subs	r0, r0, r3
 800c4ae:	2340      	movs	r3, #64	; 0x40
 800c4b0:	4083      	lsls	r3, r0
 800c4b2:	682a      	ldr	r2, [r5, #0]
 800c4b4:	7831      	ldrb	r1, [r6, #0]
 800c4b6:	4313      	orrs	r3, r2
 800c4b8:	602b      	str	r3, [r5, #0]
 800c4ba:	2206      	movs	r2, #6
 800c4bc:	1c73      	adds	r3, r6, #1
 800c4be:	4869      	ldr	r0, [pc, #420]	; (800c664 <_vfiprintf_r+0x2f0>)
 800c4c0:	4699      	mov	r9, r3
 800c4c2:	7629      	strb	r1, [r5, #24]
 800c4c4:	f7ff f96a 	bl	800b79c <memchr>
 800c4c8:	2800      	cmp	r0, #0
 800c4ca:	d100      	bne.n	800c4ce <_vfiprintf_r+0x15a>
 800c4cc:	e088      	b.n	800c5e0 <_vfiprintf_r+0x26c>
 800c4ce:	4b66      	ldr	r3, [pc, #408]	; (800c668 <_vfiprintf_r+0x2f4>)
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d100      	bne.n	800c4d6 <_vfiprintf_r+0x162>
 800c4d4:	e08e      	b.n	800c5f4 <_vfiprintf_r+0x280>
 800c4d6:	ab07      	add	r3, sp, #28
 800c4d8:	9300      	str	r3, [sp, #0]
 800c4da:	9a03      	ldr	r2, [sp, #12]
 800c4dc:	4b63      	ldr	r3, [pc, #396]	; (800c66c <_vfiprintf_r+0x2f8>)
 800c4de:	0029      	movs	r1, r5
 800c4e0:	9804      	ldr	r0, [sp, #16]
 800c4e2:	f7fa ffd3 	bl	800748c <_printf_float>
 800c4e6:	4683      	mov	fp, r0
 800c4e8:	465b      	mov	r3, fp
 800c4ea:	3301      	adds	r3, #1
 800c4ec:	d007      	beq.n	800c4fe <_vfiprintf_r+0x18a>
 800c4ee:	696b      	ldr	r3, [r5, #20]
 800c4f0:	445b      	add	r3, fp
 800c4f2:	616b      	str	r3, [r5, #20]
 800c4f4:	464b      	mov	r3, r9
 800c4f6:	781b      	ldrb	r3, [r3, #0]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d000      	beq.n	800c4fe <_vfiprintf_r+0x18a>
 800c4fc:	e775      	b.n	800c3ea <_vfiprintf_r+0x76>
 800c4fe:	9b03      	ldr	r3, [sp, #12]
 800c500:	899b      	ldrh	r3, [r3, #12]
 800c502:	065b      	lsls	r3, r3, #25
 800c504:	d41d      	bmi.n	800c542 <_vfiprintf_r+0x1ce>
 800c506:	6968      	ldr	r0, [r5, #20]
 800c508:	b021      	add	sp, #132	; 0x84
 800c50a:	bc3c      	pop	{r2, r3, r4, r5}
 800c50c:	4690      	mov	r8, r2
 800c50e:	4699      	mov	r9, r3
 800c510:	46a2      	mov	sl, r4
 800c512:	46ab      	mov	fp, r5
 800c514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c516:	f7fe fc2f 	bl	800ad78 <__sinit>
 800c51a:	4b4d      	ldr	r3, [pc, #308]	; (800c650 <_vfiprintf_r+0x2dc>)
 800c51c:	9a03      	ldr	r2, [sp, #12]
 800c51e:	429a      	cmp	r2, r3
 800c520:	d000      	beq.n	800c524 <_vfiprintf_r+0x1b0>
 800c522:	e73e      	b.n	800c3a2 <_vfiprintf_r+0x2e>
 800c524:	9b04      	ldr	r3, [sp, #16]
 800c526:	685b      	ldr	r3, [r3, #4]
 800c528:	9303      	str	r3, [sp, #12]
 800c52a:	9a03      	ldr	r2, [sp, #12]
 800c52c:	8993      	ldrh	r3, [r2, #12]
 800c52e:	071b      	lsls	r3, r3, #28
 800c530:	d500      	bpl.n	800c534 <_vfiprintf_r+0x1c0>
 800c532:	e745      	b.n	800c3c0 <_vfiprintf_r+0x4c>
 800c534:	9903      	ldr	r1, [sp, #12]
 800c536:	9804      	ldr	r0, [sp, #16]
 800c538:	f7fd f90e 	bl	8009758 <__swsetup_r>
 800c53c:	2800      	cmp	r0, #0
 800c53e:	d100      	bne.n	800c542 <_vfiprintf_r+0x1ce>
 800c540:	e743      	b.n	800c3ca <_vfiprintf_r+0x56>
 800c542:	2001      	movs	r0, #1
 800c544:	4240      	negs	r0, r0
 800c546:	e7df      	b.n	800c508 <_vfiprintf_r+0x194>
 800c548:	9b04      	ldr	r3, [sp, #16]
 800c54a:	689b      	ldr	r3, [r3, #8]
 800c54c:	9303      	str	r3, [sp, #12]
 800c54e:	e732      	b.n	800c3b6 <_vfiprintf_r+0x42>
 800c550:	464b      	mov	r3, r9
 800c552:	1ae3      	subs	r3, r4, r3
 800c554:	469a      	mov	sl, r3
 800c556:	d100      	bne.n	800c55a <_vfiprintf_r+0x1e6>
 800c558:	e766      	b.n	800c428 <_vfiprintf_r+0xb4>
 800c55a:	e757      	b.n	800c40c <_vfiprintf_r+0x98>
 800c55c:	000a      	movs	r2, r1
 800c55e:	3a30      	subs	r2, #48	; 0x30
 800c560:	46a2      	mov	sl, r4
 800c562:	2a09      	cmp	r2, #9
 800c564:	d895      	bhi.n	800c492 <_vfiprintf_r+0x11e>
 800c566:	68eb      	ldr	r3, [r5, #12]
 800c568:	0018      	movs	r0, r3
 800c56a:	e001      	b.n	800c570 <_vfiprintf_r+0x1fc>
 800c56c:	0034      	movs	r4, r6
 800c56e:	3601      	adds	r6, #1
 800c570:	0083      	lsls	r3, r0, #2
 800c572:	181b      	adds	r3, r3, r0
 800c574:	7831      	ldrb	r1, [r6, #0]
 800c576:	005b      	lsls	r3, r3, #1
 800c578:	1898      	adds	r0, r3, r2
 800c57a:	000a      	movs	r2, r1
 800c57c:	3a30      	subs	r2, #48	; 0x30
 800c57e:	2a09      	cmp	r2, #9
 800c580:	d9f4      	bls.n	800c56c <_vfiprintf_r+0x1f8>
 800c582:	46b2      	mov	sl, r6
 800c584:	60e8      	str	r0, [r5, #12]
 800c586:	1ca6      	adds	r6, r4, #2
 800c588:	292e      	cmp	r1, #46	; 0x2e
 800c58a:	d000      	beq.n	800c58e <_vfiprintf_r+0x21a>
 800c58c:	e784      	b.n	800c498 <_vfiprintf_r+0x124>
 800c58e:	4653      	mov	r3, sl
 800c590:	7859      	ldrb	r1, [r3, #1]
 800c592:	292a      	cmp	r1, #42	; 0x2a
 800c594:	d13b      	bne.n	800c60e <_vfiprintf_r+0x29a>
 800c596:	9b07      	ldr	r3, [sp, #28]
 800c598:	1d1a      	adds	r2, r3, #4
 800c59a:	9207      	str	r2, [sp, #28]
 800c59c:	4652      	mov	r2, sl
 800c59e:	7891      	ldrb	r1, [r2, #2]
 800c5a0:	1cd6      	adds	r6, r2, #3
 800c5a2:	2202      	movs	r2, #2
 800c5a4:	4694      	mov	ip, r2
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	44e2      	add	sl, ip
 800c5aa:	606b      	str	r3, [r5, #4]
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	db00      	blt.n	800c5b2 <_vfiprintf_r+0x23e>
 800c5b0:	e772      	b.n	800c498 <_vfiprintf_r+0x124>
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	425b      	negs	r3, r3
 800c5b6:	606b      	str	r3, [r5, #4]
 800c5b8:	4b29      	ldr	r3, [pc, #164]	; (800c660 <_vfiprintf_r+0x2ec>)
 800c5ba:	2203      	movs	r2, #3
 800c5bc:	0018      	movs	r0, r3
 800c5be:	4699      	mov	r9, r3
 800c5c0:	f7ff f8ec 	bl	800b79c <memchr>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d000      	beq.n	800c5ca <_vfiprintf_r+0x256>
 800c5c8:	e76f      	b.n	800c4aa <_vfiprintf_r+0x136>
 800c5ca:	46b1      	mov	r9, r6
 800c5cc:	4656      	mov	r6, sl
 800c5ce:	7831      	ldrb	r1, [r6, #0]
 800c5d0:	2206      	movs	r2, #6
 800c5d2:	4824      	ldr	r0, [pc, #144]	; (800c664 <_vfiprintf_r+0x2f0>)
 800c5d4:	7629      	strb	r1, [r5, #24]
 800c5d6:	f7ff f8e1 	bl	800b79c <memchr>
 800c5da:	2800      	cmp	r0, #0
 800c5dc:	d000      	beq.n	800c5e0 <_vfiprintf_r+0x26c>
 800c5de:	e776      	b.n	800c4ce <_vfiprintf_r+0x15a>
 800c5e0:	ab07      	add	r3, sp, #28
 800c5e2:	9300      	str	r3, [sp, #0]
 800c5e4:	9a03      	ldr	r2, [sp, #12]
 800c5e6:	4b21      	ldr	r3, [pc, #132]	; (800c66c <_vfiprintf_r+0x2f8>)
 800c5e8:	0029      	movs	r1, r5
 800c5ea:	9804      	ldr	r0, [sp, #16]
 800c5ec:	f7fb faf0 	bl	8007bd0 <_printf_i>
 800c5f0:	4683      	mov	fp, r0
 800c5f2:	e779      	b.n	800c4e8 <_vfiprintf_r+0x174>
 800c5f4:	2207      	movs	r2, #7
 800c5f6:	9b07      	ldr	r3, [sp, #28]
 800c5f8:	3307      	adds	r3, #7
 800c5fa:	4393      	bics	r3, r2
 800c5fc:	3308      	adds	r3, #8
 800c5fe:	9307      	str	r3, [sp, #28]
 800c600:	e775      	b.n	800c4ee <_vfiprintf_r+0x17a>
 800c602:	4252      	negs	r2, r2
 800c604:	60ea      	str	r2, [r5, #12]
 800c606:	2202      	movs	r2, #2
 800c608:	4313      	orrs	r3, r2
 800c60a:	602b      	str	r3, [r5, #0]
 800c60c:	e73f      	b.n	800c48e <_vfiprintf_r+0x11a>
 800c60e:	000a      	movs	r2, r1
 800c610:	2300      	movs	r3, #0
 800c612:	3a30      	subs	r2, #48	; 0x30
 800c614:	606b      	str	r3, [r5, #4]
 800c616:	0018      	movs	r0, r3
 800c618:	2a09      	cmp	r2, #9
 800c61a:	d901      	bls.n	800c620 <_vfiprintf_r+0x2ac>
 800c61c:	e010      	b.n	800c640 <_vfiprintf_r+0x2cc>
 800c61e:	001e      	movs	r6, r3
 800c620:	0083      	lsls	r3, r0, #2
 800c622:	181b      	adds	r3, r3, r0
 800c624:	7871      	ldrb	r1, [r6, #1]
 800c626:	005b      	lsls	r3, r3, #1
 800c628:	1898      	adds	r0, r3, r2
 800c62a:	000a      	movs	r2, r1
 800c62c:	3a30      	subs	r2, #48	; 0x30
 800c62e:	1c73      	adds	r3, r6, #1
 800c630:	2a09      	cmp	r2, #9
 800c632:	d9f4      	bls.n	800c61e <_vfiprintf_r+0x2aa>
 800c634:	469a      	mov	sl, r3
 800c636:	3602      	adds	r6, #2
 800c638:	6068      	str	r0, [r5, #4]
 800c63a:	e72d      	b.n	800c498 <_vfiprintf_r+0x124>
 800c63c:	464c      	mov	r4, r9
 800c63e:	e6f3      	b.n	800c428 <_vfiprintf_r+0xb4>
 800c640:	46b2      	mov	sl, r6
 800c642:	3601      	adds	r6, #1
 800c644:	e728      	b.n	800c498 <_vfiprintf_r+0x124>
 800c646:	9b04      	ldr	r3, [sp, #16]
 800c648:	68db      	ldr	r3, [r3, #12]
 800c64a:	9303      	str	r3, [sp, #12]
 800c64c:	e6b3      	b.n	800c3b6 <_vfiprintf_r+0x42>
 800c64e:	46c0      	nop			; (mov r8, r8)
 800c650:	08012bec 	.word	0x08012bec
 800c654:	08012bcc 	.word	0x08012bcc
 800c658:	08012bac 	.word	0x08012bac
 800c65c:	080134ac 	.word	0x080134ac
 800c660:	080134b4 	.word	0x080134b4
 800c664:	080134b8 	.word	0x080134b8
 800c668:	0800748d 	.word	0x0800748d
 800c66c:	0800c32d 	.word	0x0800c32d

0800c670 <vfiprintf>:
 800c670:	b510      	push	{r4, lr}
 800c672:	0004      	movs	r4, r0
 800c674:	0013      	movs	r3, r2
 800c676:	4a03      	ldr	r2, [pc, #12]	; (800c684 <vfiprintf+0x14>)
 800c678:	6810      	ldr	r0, [r2, #0]
 800c67a:	000a      	movs	r2, r1
 800c67c:	0021      	movs	r1, r4
 800c67e:	f7ff fe79 	bl	800c374 <_vfiprintf_r>
 800c682:	bd10      	pop	{r4, pc}
 800c684:	20000004 	.word	0x20000004

0800c688 <nan>:
 800c688:	2000      	movs	r0, #0
 800c68a:	4901      	ldr	r1, [pc, #4]	; (800c690 <nan+0x8>)
 800c68c:	4770      	bx	lr
 800c68e:	46c0      	nop			; (mov r8, r8)
 800c690:	7ff80000 	.word	0x7ff80000

0800c694 <nanf>:
 800c694:	4800      	ldr	r0, [pc, #0]	; (800c698 <nanf+0x4>)
 800c696:	4770      	bx	lr
 800c698:	7fc00000 	.word	0x7fc00000

0800c69c <__sread>:
 800c69c:	b570      	push	{r4, r5, r6, lr}
 800c69e:	000c      	movs	r4, r1
 800c6a0:	250e      	movs	r5, #14
 800c6a2:	5f49      	ldrsh	r1, [r1, r5]
 800c6a4:	f000 fb08 	bl	800ccb8 <_read_r>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	db03      	blt.n	800c6b4 <__sread+0x18>
 800c6ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800c6ae:	181b      	adds	r3, r3, r0
 800c6b0:	6563      	str	r3, [r4, #84]	; 0x54
 800c6b2:	bd70      	pop	{r4, r5, r6, pc}
 800c6b4:	89a3      	ldrh	r3, [r4, #12]
 800c6b6:	4a02      	ldr	r2, [pc, #8]	; (800c6c0 <__sread+0x24>)
 800c6b8:	4013      	ands	r3, r2
 800c6ba:	81a3      	strh	r3, [r4, #12]
 800c6bc:	e7f9      	b.n	800c6b2 <__sread+0x16>
 800c6be:	46c0      	nop			; (mov r8, r8)
 800c6c0:	ffffefff 	.word	0xffffefff

0800c6c4 <__seofread>:
 800c6c4:	2000      	movs	r0, #0
 800c6c6:	4770      	bx	lr

0800c6c8 <__swrite>:
 800c6c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6ca:	0016      	movs	r6, r2
 800c6cc:	001f      	movs	r7, r3
 800c6ce:	220c      	movs	r2, #12
 800c6d0:	5e8b      	ldrsh	r3, [r1, r2]
 800c6d2:	000c      	movs	r4, r1
 800c6d4:	0005      	movs	r5, r0
 800c6d6:	220e      	movs	r2, #14
 800c6d8:	5e89      	ldrsh	r1, [r1, r2]
 800c6da:	05da      	lsls	r2, r3, #23
 800c6dc:	d408      	bmi.n	800c6f0 <__swrite+0x28>
 800c6de:	4a09      	ldr	r2, [pc, #36]	; (800c704 <__swrite+0x3c>)
 800c6e0:	0028      	movs	r0, r5
 800c6e2:	4013      	ands	r3, r2
 800c6e4:	81a3      	strh	r3, [r4, #12]
 800c6e6:	0032      	movs	r2, r6
 800c6e8:	003b      	movs	r3, r7
 800c6ea:	f006 f839 	bl	8012760 <_write_r>
 800c6ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	2302      	movs	r3, #2
 800c6f4:	f000 fa46 	bl	800cb84 <_lseek_r>
 800c6f8:	220c      	movs	r2, #12
 800c6fa:	5ea3      	ldrsh	r3, [r4, r2]
 800c6fc:	220e      	movs	r2, #14
 800c6fe:	5ea1      	ldrsh	r1, [r4, r2]
 800c700:	e7ed      	b.n	800c6de <__swrite+0x16>
 800c702:	46c0      	nop			; (mov r8, r8)
 800c704:	ffffefff 	.word	0xffffefff

0800c708 <__sseek>:
 800c708:	b570      	push	{r4, r5, r6, lr}
 800c70a:	000c      	movs	r4, r1
 800c70c:	250e      	movs	r5, #14
 800c70e:	5f49      	ldrsh	r1, [r1, r5]
 800c710:	f000 fa38 	bl	800cb84 <_lseek_r>
 800c714:	1c43      	adds	r3, r0, #1
 800c716:	d006      	beq.n	800c726 <__sseek+0x1e>
 800c718:	2380      	movs	r3, #128	; 0x80
 800c71a:	89a2      	ldrh	r2, [r4, #12]
 800c71c:	015b      	lsls	r3, r3, #5
 800c71e:	4313      	orrs	r3, r2
 800c720:	81a3      	strh	r3, [r4, #12]
 800c722:	6560      	str	r0, [r4, #84]	; 0x54
 800c724:	bd70      	pop	{r4, r5, r6, pc}
 800c726:	89a3      	ldrh	r3, [r4, #12]
 800c728:	4a01      	ldr	r2, [pc, #4]	; (800c730 <__sseek+0x28>)
 800c72a:	4013      	ands	r3, r2
 800c72c:	81a3      	strh	r3, [r4, #12]
 800c72e:	e7f9      	b.n	800c724 <__sseek+0x1c>
 800c730:	ffffefff 	.word	0xffffefff

0800c734 <__sclose>:
 800c734:	b510      	push	{r4, lr}
 800c736:	230e      	movs	r3, #14
 800c738:	5ec9      	ldrsh	r1, [r1, r3]
 800c73a:	f000 f83d 	bl	800c7b8 <_close_r>
 800c73e:	bd10      	pop	{r4, pc}

0800c740 <_wctomb_r>:
 800c740:	b570      	push	{r4, r5, r6, lr}
 800c742:	24e0      	movs	r4, #224	; 0xe0
 800c744:	4d01      	ldr	r5, [pc, #4]	; (800c74c <_wctomb_r+0xc>)
 800c746:	592c      	ldr	r4, [r5, r4]
 800c748:	47a0      	blx	r4
 800c74a:	bd70      	pop	{r4, r5, r6, pc}
 800c74c:	2000006c 	.word	0x2000006c

0800c750 <__ascii_wctomb>:
 800c750:	2900      	cmp	r1, #0
 800c752:	d009      	beq.n	800c768 <__ascii_wctomb+0x18>
 800c754:	2aff      	cmp	r2, #255	; 0xff
 800c756:	d802      	bhi.n	800c75e <__ascii_wctomb+0xe>
 800c758:	2001      	movs	r0, #1
 800c75a:	700a      	strb	r2, [r1, #0]
 800c75c:	4770      	bx	lr
 800c75e:	238a      	movs	r3, #138	; 0x8a
 800c760:	6003      	str	r3, [r0, #0]
 800c762:	2001      	movs	r0, #1
 800c764:	4240      	negs	r0, r0
 800c766:	e7f9      	b.n	800c75c <__ascii_wctomb+0xc>
 800c768:	2000      	movs	r0, #0
 800c76a:	e7f7      	b.n	800c75c <__ascii_wctomb+0xc>

0800c76c <__assert_func>:
 800c76c:	b530      	push	{r4, r5, lr}
 800c76e:	001c      	movs	r4, r3
 800c770:	4b0a      	ldr	r3, [pc, #40]	; (800c79c <__assert_func+0x30>)
 800c772:	0005      	movs	r5, r0
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	b085      	sub	sp, #20
 800c778:	68d8      	ldr	r0, [r3, #12]
 800c77a:	2a00      	cmp	r2, #0
 800c77c:	d00a      	beq.n	800c794 <__assert_func+0x28>
 800c77e:	4b08      	ldr	r3, [pc, #32]	; (800c7a0 <__assert_func+0x34>)
 800c780:	9202      	str	r2, [sp, #8]
 800c782:	9301      	str	r3, [sp, #4]
 800c784:	9100      	str	r1, [sp, #0]
 800c786:	002b      	movs	r3, r5
 800c788:	0022      	movs	r2, r4
 800c78a:	4906      	ldr	r1, [pc, #24]	; (800c7a4 <__assert_func+0x38>)
 800c78c:	f000 f832 	bl	800c7f4 <fiprintf>
 800c790:	f7fa fbfc 	bl	8006f8c <abort>
 800c794:	4b04      	ldr	r3, [pc, #16]	; (800c7a8 <__assert_func+0x3c>)
 800c796:	001a      	movs	r2, r3
 800c798:	e7f2      	b.n	800c780 <__assert_func+0x14>
 800c79a:	46c0      	nop			; (mov r8, r8)
 800c79c:	20000004 	.word	0x20000004
 800c7a0:	080134c0 	.word	0x080134c0
 800c7a4:	080134d0 	.word	0x080134d0
 800c7a8:	080134cc 	.word	0x080134cc

0800c7ac <__assert>:
 800c7ac:	0013      	movs	r3, r2
 800c7ae:	b510      	push	{r4, lr}
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	f7ff ffdb 	bl	800c76c <__assert_func>
 800c7b6:	46c0      	nop			; (mov r8, r8)

0800c7b8 <_close_r>:
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	b570      	push	{r4, r5, r6, lr}
 800c7bc:	4c06      	ldr	r4, [pc, #24]	; (800c7d8 <_close_r+0x20>)
 800c7be:	0005      	movs	r5, r0
 800c7c0:	0008      	movs	r0, r1
 800c7c2:	6023      	str	r3, [r4, #0]
 800c7c4:	f003 f8ea 	bl	800f99c <_close>
 800c7c8:	1c43      	adds	r3, r0, #1
 800c7ca:	d000      	beq.n	800c7ce <_close_r+0x16>
 800c7cc:	bd70      	pop	{r4, r5, r6, pc}
 800c7ce:	6823      	ldr	r3, [r4, #0]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d0fb      	beq.n	800c7cc <_close_r+0x14>
 800c7d4:	602b      	str	r3, [r5, #0]
 800c7d6:	e7f9      	b.n	800c7cc <_close_r+0x14>
 800c7d8:	200016dc 	.word	0x200016dc

0800c7dc <_fiprintf_r>:
 800c7dc:	b40c      	push	{r2, r3}
 800c7de:	b500      	push	{lr}
 800c7e0:	b083      	sub	sp, #12
 800c7e2:	ab04      	add	r3, sp, #16
 800c7e4:	cb04      	ldmia	r3!, {r2}
 800c7e6:	9301      	str	r3, [sp, #4]
 800c7e8:	f7ff fdc4 	bl	800c374 <_vfiprintf_r>
 800c7ec:	b003      	add	sp, #12
 800c7ee:	bc08      	pop	{r3}
 800c7f0:	b002      	add	sp, #8
 800c7f2:	4718      	bx	r3

0800c7f4 <fiprintf>:
 800c7f4:	b40e      	push	{r1, r2, r3}
 800c7f6:	b500      	push	{lr}
 800c7f8:	b082      	sub	sp, #8
 800c7fa:	ab03      	add	r3, sp, #12
 800c7fc:	0001      	movs	r1, r0
 800c7fe:	4805      	ldr	r0, [pc, #20]	; (800c814 <fiprintf+0x20>)
 800c800:	cb04      	ldmia	r3!, {r2}
 800c802:	6800      	ldr	r0, [r0, #0]
 800c804:	9301      	str	r3, [sp, #4]
 800c806:	f7ff fdb5 	bl	800c374 <_vfiprintf_r>
 800c80a:	b002      	add	sp, #8
 800c80c:	bc08      	pop	{r3}
 800c80e:	b003      	add	sp, #12
 800c810:	4718      	bx	r3
 800c812:	46c0      	nop			; (mov r8, r8)
 800c814:	20000004 	.word	0x20000004

0800c818 <_fstat_r>:
 800c818:	2300      	movs	r3, #0
 800c81a:	b570      	push	{r4, r5, r6, lr}
 800c81c:	4c07      	ldr	r4, [pc, #28]	; (800c83c <_fstat_r+0x24>)
 800c81e:	0005      	movs	r5, r0
 800c820:	0008      	movs	r0, r1
 800c822:	0011      	movs	r1, r2
 800c824:	6023      	str	r3, [r4, #0]
 800c826:	f003 f8bc 	bl	800f9a2 <_fstat>
 800c82a:	1c43      	adds	r3, r0, #1
 800c82c:	d000      	beq.n	800c830 <_fstat_r+0x18>
 800c82e:	bd70      	pop	{r4, r5, r6, pc}
 800c830:	6823      	ldr	r3, [r4, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d0fb      	beq.n	800c82e <_fstat_r+0x16>
 800c836:	602b      	str	r3, [r5, #0]
 800c838:	e7f9      	b.n	800c82e <_fstat_r+0x16>
 800c83a:	46c0      	nop			; (mov r8, r8)
 800c83c:	200016dc 	.word	0x200016dc

0800c840 <__sfvwrite_r>:
 800c840:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c842:	4645      	mov	r5, r8
 800c844:	46de      	mov	lr, fp
 800c846:	4657      	mov	r7, sl
 800c848:	464e      	mov	r6, r9
 800c84a:	b5e0      	push	{r5, r6, r7, lr}
 800c84c:	6893      	ldr	r3, [r2, #8]
 800c84e:	b083      	sub	sp, #12
 800c850:	9000      	str	r0, [sp, #0]
 800c852:	000c      	movs	r4, r1
 800c854:	4690      	mov	r8, r2
 800c856:	2b00      	cmp	r3, #0
 800c858:	d06d      	beq.n	800c936 <__sfvwrite_r+0xf6>
 800c85a:	898b      	ldrh	r3, [r1, #12]
 800c85c:	071a      	lsls	r2, r3, #28
 800c85e:	d400      	bmi.n	800c862 <__sfvwrite_r+0x22>
 800c860:	e071      	b.n	800c946 <__sfvwrite_r+0x106>
 800c862:	690a      	ldr	r2, [r1, #16]
 800c864:	2a00      	cmp	r2, #0
 800c866:	d100      	bne.n	800c86a <__sfvwrite_r+0x2a>
 800c868:	e06d      	b.n	800c946 <__sfvwrite_r+0x106>
 800c86a:	4642      	mov	r2, r8
 800c86c:	6816      	ldr	r6, [r2, #0]
 800c86e:	079a      	lsls	r2, r3, #30
 800c870:	d400      	bmi.n	800c874 <__sfvwrite_r+0x34>
 800c872:	e075      	b.n	800c960 <__sfvwrite_r+0x120>
 800c874:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c876:	2700      	movs	r7, #0
 800c878:	469a      	mov	sl, r3
 800c87a:	4bb5      	ldr	r3, [pc, #724]	; (800cb50 <__sfvwrite_r+0x310>)
 800c87c:	2500      	movs	r5, #0
 800c87e:	4699      	mov	r9, r3
 800c880:	6a21      	ldr	r1, [r4, #32]
 800c882:	2d00      	cmp	r5, #0
 800c884:	d016      	beq.n	800c8b4 <__sfvwrite_r+0x74>
 800c886:	002b      	movs	r3, r5
 800c888:	454d      	cmp	r5, r9
 800c88a:	d900      	bls.n	800c88e <__sfvwrite_r+0x4e>
 800c88c:	4bb0      	ldr	r3, [pc, #704]	; (800cb50 <__sfvwrite_r+0x310>)
 800c88e:	003a      	movs	r2, r7
 800c890:	9800      	ldr	r0, [sp, #0]
 800c892:	47d0      	blx	sl
 800c894:	2800      	cmp	r0, #0
 800c896:	dc00      	bgt.n	800c89a <__sfvwrite_r+0x5a>
 800c898:	e0d5      	b.n	800ca46 <__sfvwrite_r+0x206>
 800c89a:	4643      	mov	r3, r8
 800c89c:	689b      	ldr	r3, [r3, #8]
 800c89e:	183f      	adds	r7, r7, r0
 800c8a0:	1a2d      	subs	r5, r5, r0
 800c8a2:	1a18      	subs	r0, r3, r0
 800c8a4:	4643      	mov	r3, r8
 800c8a6:	6098      	str	r0, [r3, #8]
 800c8a8:	d045      	beq.n	800c936 <__sfvwrite_r+0xf6>
 800c8aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c8ac:	6a21      	ldr	r1, [r4, #32]
 800c8ae:	469a      	mov	sl, r3
 800c8b0:	2d00      	cmp	r5, #0
 800c8b2:	d1e8      	bne.n	800c886 <__sfvwrite_r+0x46>
 800c8b4:	6837      	ldr	r7, [r6, #0]
 800c8b6:	6875      	ldr	r5, [r6, #4]
 800c8b8:	3608      	adds	r6, #8
 800c8ba:	e7e2      	b.n	800c882 <__sfvwrite_r+0x42>
 800c8bc:	464b      	mov	r3, r9
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	469a      	mov	sl, r3
 800c8c2:	464b      	mov	r3, r9
 800c8c4:	685f      	ldr	r7, [r3, #4]
 800c8c6:	2308      	movs	r3, #8
 800c8c8:	469c      	mov	ip, r3
 800c8ca:	44e1      	add	r9, ip
 800c8cc:	2f00      	cmp	r7, #0
 800c8ce:	d0f5      	beq.n	800c8bc <__sfvwrite_r+0x7c>
 800c8d0:	003a      	movs	r2, r7
 800c8d2:	210a      	movs	r1, #10
 800c8d4:	4650      	mov	r0, sl
 800c8d6:	f7fe ff61 	bl	800b79c <memchr>
 800c8da:	2800      	cmp	r0, #0
 800c8dc:	d100      	bne.n	800c8e0 <__sfvwrite_r+0xa0>
 800c8de:	e0ce      	b.n	800ca7e <__sfvwrite_r+0x23e>
 800c8e0:	4653      	mov	r3, sl
 800c8e2:	3001      	adds	r0, #1
 800c8e4:	1ac6      	subs	r6, r0, r3
 800c8e6:	0033      	movs	r3, r6
 800c8e8:	46bb      	mov	fp, r7
 800c8ea:	429f      	cmp	r7, r3
 800c8ec:	d900      	bls.n	800c8f0 <__sfvwrite_r+0xb0>
 800c8ee:	469b      	mov	fp, r3
 800c8f0:	6820      	ldr	r0, [r4, #0]
 800c8f2:	6922      	ldr	r2, [r4, #16]
 800c8f4:	6963      	ldr	r3, [r4, #20]
 800c8f6:	4290      	cmp	r0, r2
 800c8f8:	d904      	bls.n	800c904 <__sfvwrite_r+0xc4>
 800c8fa:	68a2      	ldr	r2, [r4, #8]
 800c8fc:	189d      	adds	r5, r3, r2
 800c8fe:	45ab      	cmp	fp, r5
 800c900:	dd00      	ble.n	800c904 <__sfvwrite_r+0xc4>
 800c902:	e092      	b.n	800ca2a <__sfvwrite_r+0x1ea>
 800c904:	455b      	cmp	r3, fp
 800c906:	dd00      	ble.n	800c90a <__sfvwrite_r+0xca>
 800c908:	e0f9      	b.n	800cafe <__sfvwrite_r+0x2be>
 800c90a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800c90c:	4652      	mov	r2, sl
 800c90e:	6a21      	ldr	r1, [r4, #32]
 800c910:	9800      	ldr	r0, [sp, #0]
 800c912:	47a8      	blx	r5
 800c914:	1e05      	subs	r5, r0, #0
 800c916:	dc00      	bgt.n	800c91a <__sfvwrite_r+0xda>
 800c918:	e095      	b.n	800ca46 <__sfvwrite_r+0x206>
 800c91a:	1b76      	subs	r6, r6, r5
 800c91c:	2001      	movs	r0, #1
 800c91e:	2e00      	cmp	r6, #0
 800c920:	d100      	bne.n	800c924 <__sfvwrite_r+0xe4>
 800c922:	e0e4      	b.n	800caee <__sfvwrite_r+0x2ae>
 800c924:	4643      	mov	r3, r8
 800c926:	689b      	ldr	r3, [r3, #8]
 800c928:	44aa      	add	sl, r5
 800c92a:	1b7f      	subs	r7, r7, r5
 800c92c:	1b5d      	subs	r5, r3, r5
 800c92e:	4643      	mov	r3, r8
 800c930:	609d      	str	r5, [r3, #8]
 800c932:	d000      	beq.n	800c936 <__sfvwrite_r+0xf6>
 800c934:	e095      	b.n	800ca62 <__sfvwrite_r+0x222>
 800c936:	2000      	movs	r0, #0
 800c938:	b003      	add	sp, #12
 800c93a:	bc3c      	pop	{r2, r3, r4, r5}
 800c93c:	4690      	mov	r8, r2
 800c93e:	4699      	mov	r9, r3
 800c940:	46a2      	mov	sl, r4
 800c942:	46ab      	mov	fp, r5
 800c944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c946:	0021      	movs	r1, r4
 800c948:	9800      	ldr	r0, [sp, #0]
 800c94a:	f7fc ff05 	bl	8009758 <__swsetup_r>
 800c94e:	2800      	cmp	r0, #0
 800c950:	d000      	beq.n	800c954 <__sfvwrite_r+0x114>
 800c952:	e0f9      	b.n	800cb48 <__sfvwrite_r+0x308>
 800c954:	4642      	mov	r2, r8
 800c956:	89a3      	ldrh	r3, [r4, #12]
 800c958:	6816      	ldr	r6, [r2, #0]
 800c95a:	079a      	lsls	r2, r3, #30
 800c95c:	d500      	bpl.n	800c960 <__sfvwrite_r+0x120>
 800c95e:	e789      	b.n	800c874 <__sfvwrite_r+0x34>
 800c960:	07da      	lsls	r2, r3, #31
 800c962:	d478      	bmi.n	800ca56 <__sfvwrite_r+0x216>
 800c964:	2200      	movs	r2, #0
 800c966:	4691      	mov	r9, r2
 800c968:	2280      	movs	r2, #128	; 0x80
 800c96a:	0092      	lsls	r2, r2, #2
 800c96c:	2700      	movs	r7, #0
 800c96e:	4693      	mov	fp, r2
 800c970:	68a5      	ldr	r5, [r4, #8]
 800c972:	6820      	ldr	r0, [r4, #0]
 800c974:	2f00      	cmp	r7, #0
 800c976:	d053      	beq.n	800ca20 <__sfvwrite_r+0x1e0>
 800c978:	465a      	mov	r2, fp
 800c97a:	4213      	tst	r3, r2
 800c97c:	d100      	bne.n	800c980 <__sfvwrite_r+0x140>
 800c97e:	e081      	b.n	800ca84 <__sfvwrite_r+0x244>
 800c980:	46aa      	mov	sl, r5
 800c982:	42bd      	cmp	r5, r7
 800c984:	d900      	bls.n	800c988 <__sfvwrite_r+0x148>
 800c986:	e0af      	b.n	800cae8 <__sfvwrite_r+0x2a8>
 800c988:	2290      	movs	r2, #144	; 0x90
 800c98a:	00d2      	lsls	r2, r2, #3
 800c98c:	4213      	tst	r3, r2
 800c98e:	d02e      	beq.n	800c9ee <__sfvwrite_r+0x1ae>
 800c990:	6921      	ldr	r1, [r4, #16]
 800c992:	1a45      	subs	r5, r0, r1
 800c994:	46ac      	mov	ip, r5
 800c996:	6960      	ldr	r0, [r4, #20]
 800c998:	9501      	str	r5, [sp, #4]
 800c99a:	0042      	lsls	r2, r0, #1
 800c99c:	1812      	adds	r2, r2, r0
 800c99e:	0fd0      	lsrs	r0, r2, #31
 800c9a0:	1882      	adds	r2, r0, r2
 800c9a2:	1c78      	adds	r0, r7, #1
 800c9a4:	1052      	asrs	r2, r2, #1
 800c9a6:	4460      	add	r0, ip
 800c9a8:	4692      	mov	sl, r2
 800c9aa:	4290      	cmp	r0, r2
 800c9ac:	d901      	bls.n	800c9b2 <__sfvwrite_r+0x172>
 800c9ae:	4682      	mov	sl, r0
 800c9b0:	0002      	movs	r2, r0
 800c9b2:	055b      	lsls	r3, r3, #21
 800c9b4:	d400      	bmi.n	800c9b8 <__sfvwrite_r+0x178>
 800c9b6:	e0af      	b.n	800cb18 <__sfvwrite_r+0x2d8>
 800c9b8:	0011      	movs	r1, r2
 800c9ba:	9800      	ldr	r0, [sp, #0]
 800c9bc:	f7fa fc2e 	bl	800721c <_malloc_r>
 800c9c0:	1e05      	subs	r5, r0, #0
 800c9c2:	d100      	bne.n	800c9c6 <__sfvwrite_r+0x186>
 800c9c4:	e0ba      	b.n	800cb3c <__sfvwrite_r+0x2fc>
 800c9c6:	9a01      	ldr	r2, [sp, #4]
 800c9c8:	6921      	ldr	r1, [r4, #16]
 800c9ca:	f7fa fb29 	bl	8007020 <memcpy>
 800c9ce:	89a3      	ldrh	r3, [r4, #12]
 800c9d0:	4a60      	ldr	r2, [pc, #384]	; (800cb54 <__sfvwrite_r+0x314>)
 800c9d2:	4013      	ands	r3, r2
 800c9d4:	2280      	movs	r2, #128	; 0x80
 800c9d6:	4313      	orrs	r3, r2
 800c9d8:	81a3      	strh	r3, [r4, #12]
 800c9da:	4652      	mov	r2, sl
 800c9dc:	9b01      	ldr	r3, [sp, #4]
 800c9de:	6125      	str	r5, [r4, #16]
 800c9e0:	18e8      	adds	r0, r5, r3
 800c9e2:	46ba      	mov	sl, r7
 800c9e4:	003d      	movs	r5, r7
 800c9e6:	1ad3      	subs	r3, r2, r3
 800c9e8:	6020      	str	r0, [r4, #0]
 800c9ea:	6162      	str	r2, [r4, #20]
 800c9ec:	60a3      	str	r3, [r4, #8]
 800c9ee:	4652      	mov	r2, sl
 800c9f0:	4649      	mov	r1, r9
 800c9f2:	f000 f8db 	bl	800cbac <memmove>
 800c9f6:	68a3      	ldr	r3, [r4, #8]
 800c9f8:	1b5d      	subs	r5, r3, r5
 800c9fa:	60a5      	str	r5, [r4, #8]
 800c9fc:	003d      	movs	r5, r7
 800c9fe:	2700      	movs	r7, #0
 800ca00:	6823      	ldr	r3, [r4, #0]
 800ca02:	4453      	add	r3, sl
 800ca04:	6023      	str	r3, [r4, #0]
 800ca06:	4643      	mov	r3, r8
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	44a9      	add	r9, r5
 800ca0c:	1b5d      	subs	r5, r3, r5
 800ca0e:	4643      	mov	r3, r8
 800ca10:	609d      	str	r5, [r3, #8]
 800ca12:	d100      	bne.n	800ca16 <__sfvwrite_r+0x1d6>
 800ca14:	e78f      	b.n	800c936 <__sfvwrite_r+0xf6>
 800ca16:	68a5      	ldr	r5, [r4, #8]
 800ca18:	6820      	ldr	r0, [r4, #0]
 800ca1a:	89a3      	ldrh	r3, [r4, #12]
 800ca1c:	2f00      	cmp	r7, #0
 800ca1e:	d1ab      	bne.n	800c978 <__sfvwrite_r+0x138>
 800ca20:	6832      	ldr	r2, [r6, #0]
 800ca22:	6877      	ldr	r7, [r6, #4]
 800ca24:	4691      	mov	r9, r2
 800ca26:	3608      	adds	r6, #8
 800ca28:	e7a4      	b.n	800c974 <__sfvwrite_r+0x134>
 800ca2a:	4651      	mov	r1, sl
 800ca2c:	002a      	movs	r2, r5
 800ca2e:	f000 f8bd 	bl	800cbac <memmove>
 800ca32:	6823      	ldr	r3, [r4, #0]
 800ca34:	0021      	movs	r1, r4
 800ca36:	195b      	adds	r3, r3, r5
 800ca38:	6023      	str	r3, [r4, #0]
 800ca3a:	9800      	ldr	r0, [sp, #0]
 800ca3c:	f7fe f862 	bl	800ab04 <_fflush_r>
 800ca40:	2800      	cmp	r0, #0
 800ca42:	d100      	bne.n	800ca46 <__sfvwrite_r+0x206>
 800ca44:	e769      	b.n	800c91a <__sfvwrite_r+0xda>
 800ca46:	220c      	movs	r2, #12
 800ca48:	5ea3      	ldrsh	r3, [r4, r2]
 800ca4a:	2240      	movs	r2, #64	; 0x40
 800ca4c:	2001      	movs	r0, #1
 800ca4e:	4313      	orrs	r3, r2
 800ca50:	81a3      	strh	r3, [r4, #12]
 800ca52:	4240      	negs	r0, r0
 800ca54:	e770      	b.n	800c938 <__sfvwrite_r+0xf8>
 800ca56:	2300      	movs	r3, #0
 800ca58:	46b1      	mov	r9, r6
 800ca5a:	2000      	movs	r0, #0
 800ca5c:	469a      	mov	sl, r3
 800ca5e:	2700      	movs	r7, #0
 800ca60:	001e      	movs	r6, r3
 800ca62:	2f00      	cmp	r7, #0
 800ca64:	d100      	bne.n	800ca68 <__sfvwrite_r+0x228>
 800ca66:	e729      	b.n	800c8bc <__sfvwrite_r+0x7c>
 800ca68:	2800      	cmp	r0, #0
 800ca6a:	d000      	beq.n	800ca6e <__sfvwrite_r+0x22e>
 800ca6c:	e73b      	b.n	800c8e6 <__sfvwrite_r+0xa6>
 800ca6e:	003a      	movs	r2, r7
 800ca70:	210a      	movs	r1, #10
 800ca72:	4650      	mov	r0, sl
 800ca74:	f7fe fe92 	bl	800b79c <memchr>
 800ca78:	2800      	cmp	r0, #0
 800ca7a:	d000      	beq.n	800ca7e <__sfvwrite_r+0x23e>
 800ca7c:	e730      	b.n	800c8e0 <__sfvwrite_r+0xa0>
 800ca7e:	1c7b      	adds	r3, r7, #1
 800ca80:	001e      	movs	r6, r3
 800ca82:	e731      	b.n	800c8e8 <__sfvwrite_r+0xa8>
 800ca84:	6923      	ldr	r3, [r4, #16]
 800ca86:	4283      	cmp	r3, r0
 800ca88:	d317      	bcc.n	800caba <__sfvwrite_r+0x27a>
 800ca8a:	6963      	ldr	r3, [r4, #20]
 800ca8c:	469a      	mov	sl, r3
 800ca8e:	42bb      	cmp	r3, r7
 800ca90:	d813      	bhi.n	800caba <__sfvwrite_r+0x27a>
 800ca92:	4b31      	ldr	r3, [pc, #196]	; (800cb58 <__sfvwrite_r+0x318>)
 800ca94:	0038      	movs	r0, r7
 800ca96:	429f      	cmp	r7, r3
 800ca98:	d900      	bls.n	800ca9c <__sfvwrite_r+0x25c>
 800ca9a:	4830      	ldr	r0, [pc, #192]	; (800cb5c <__sfvwrite_r+0x31c>)
 800ca9c:	4651      	mov	r1, sl
 800ca9e:	f7f7 fa21 	bl	8003ee4 <__divsi3>
 800caa2:	4653      	mov	r3, sl
 800caa4:	464a      	mov	r2, r9
 800caa6:	4343      	muls	r3, r0
 800caa8:	6a21      	ldr	r1, [r4, #32]
 800caaa:	9800      	ldr	r0, [sp, #0]
 800caac:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800caae:	47a8      	blx	r5
 800cab0:	2800      	cmp	r0, #0
 800cab2:	ddc8      	ble.n	800ca46 <__sfvwrite_r+0x206>
 800cab4:	0005      	movs	r5, r0
 800cab6:	1b7f      	subs	r7, r7, r5
 800cab8:	e7a5      	b.n	800ca06 <__sfvwrite_r+0x1c6>
 800caba:	42bd      	cmp	r5, r7
 800cabc:	d900      	bls.n	800cac0 <__sfvwrite_r+0x280>
 800cabe:	003d      	movs	r5, r7
 800cac0:	002a      	movs	r2, r5
 800cac2:	4649      	mov	r1, r9
 800cac4:	f000 f872 	bl	800cbac <memmove>
 800cac8:	68a3      	ldr	r3, [r4, #8]
 800caca:	6822      	ldr	r2, [r4, #0]
 800cacc:	1b5b      	subs	r3, r3, r5
 800cace:	1952      	adds	r2, r2, r5
 800cad0:	60a3      	str	r3, [r4, #8]
 800cad2:	6022      	str	r2, [r4, #0]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d1ee      	bne.n	800cab6 <__sfvwrite_r+0x276>
 800cad8:	0021      	movs	r1, r4
 800cada:	9800      	ldr	r0, [sp, #0]
 800cadc:	f7fe f812 	bl	800ab04 <_fflush_r>
 800cae0:	2800      	cmp	r0, #0
 800cae2:	d1b0      	bne.n	800ca46 <__sfvwrite_r+0x206>
 800cae4:	1b7f      	subs	r7, r7, r5
 800cae6:	e78e      	b.n	800ca06 <__sfvwrite_r+0x1c6>
 800cae8:	003d      	movs	r5, r7
 800caea:	46ba      	mov	sl, r7
 800caec:	e77f      	b.n	800c9ee <__sfvwrite_r+0x1ae>
 800caee:	0021      	movs	r1, r4
 800caf0:	9800      	ldr	r0, [sp, #0]
 800caf2:	f7fe f807 	bl	800ab04 <_fflush_r>
 800caf6:	2800      	cmp	r0, #0
 800caf8:	d100      	bne.n	800cafc <__sfvwrite_r+0x2bc>
 800cafa:	e713      	b.n	800c924 <__sfvwrite_r+0xe4>
 800cafc:	e7a3      	b.n	800ca46 <__sfvwrite_r+0x206>
 800cafe:	465a      	mov	r2, fp
 800cb00:	4651      	mov	r1, sl
 800cb02:	f000 f853 	bl	800cbac <memmove>
 800cb06:	465a      	mov	r2, fp
 800cb08:	68a3      	ldr	r3, [r4, #8]
 800cb0a:	465d      	mov	r5, fp
 800cb0c:	1a9b      	subs	r3, r3, r2
 800cb0e:	60a3      	str	r3, [r4, #8]
 800cb10:	6823      	ldr	r3, [r4, #0]
 800cb12:	445b      	add	r3, fp
 800cb14:	6023      	str	r3, [r4, #0]
 800cb16:	e700      	b.n	800c91a <__sfvwrite_r+0xda>
 800cb18:	9800      	ldr	r0, [sp, #0]
 800cb1a:	f000 f8a5 	bl	800cc68 <_realloc_r>
 800cb1e:	1e05      	subs	r5, r0, #0
 800cb20:	d000      	beq.n	800cb24 <__sfvwrite_r+0x2e4>
 800cb22:	e75a      	b.n	800c9da <__sfvwrite_r+0x19a>
 800cb24:	9d00      	ldr	r5, [sp, #0]
 800cb26:	6921      	ldr	r1, [r4, #16]
 800cb28:	0028      	movs	r0, r5
 800cb2a:	f7fa fb21 	bl	8007170 <_free_r>
 800cb2e:	2280      	movs	r2, #128	; 0x80
 800cb30:	89a3      	ldrh	r3, [r4, #12]
 800cb32:	4393      	bics	r3, r2
 800cb34:	3a74      	subs	r2, #116	; 0x74
 800cb36:	b21b      	sxth	r3, r3
 800cb38:	602a      	str	r2, [r5, #0]
 800cb3a:	e786      	b.n	800ca4a <__sfvwrite_r+0x20a>
 800cb3c:	230c      	movs	r3, #12
 800cb3e:	9a00      	ldr	r2, [sp, #0]
 800cb40:	6013      	str	r3, [r2, #0]
 800cb42:	220c      	movs	r2, #12
 800cb44:	5ea3      	ldrsh	r3, [r4, r2]
 800cb46:	e780      	b.n	800ca4a <__sfvwrite_r+0x20a>
 800cb48:	2001      	movs	r0, #1
 800cb4a:	4240      	negs	r0, r0
 800cb4c:	e6f4      	b.n	800c938 <__sfvwrite_r+0xf8>
 800cb4e:	46c0      	nop			; (mov r8, r8)
 800cb50:	7ffffc00 	.word	0x7ffffc00
 800cb54:	fffffb7f 	.word	0xfffffb7f
 800cb58:	7ffffffe 	.word	0x7ffffffe
 800cb5c:	7fffffff 	.word	0x7fffffff

0800cb60 <_isatty_r>:
 800cb60:	2300      	movs	r3, #0
 800cb62:	b570      	push	{r4, r5, r6, lr}
 800cb64:	4c06      	ldr	r4, [pc, #24]	; (800cb80 <_isatty_r+0x20>)
 800cb66:	0005      	movs	r5, r0
 800cb68:	0008      	movs	r0, r1
 800cb6a:	6023      	str	r3, [r4, #0]
 800cb6c:	f002 ff1e 	bl	800f9ac <_isatty>
 800cb70:	1c43      	adds	r3, r0, #1
 800cb72:	d000      	beq.n	800cb76 <_isatty_r+0x16>
 800cb74:	bd70      	pop	{r4, r5, r6, pc}
 800cb76:	6823      	ldr	r3, [r4, #0]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d0fb      	beq.n	800cb74 <_isatty_r+0x14>
 800cb7c:	602b      	str	r3, [r5, #0]
 800cb7e:	e7f9      	b.n	800cb74 <_isatty_r+0x14>
 800cb80:	200016dc 	.word	0x200016dc

0800cb84 <_lseek_r>:
 800cb84:	b570      	push	{r4, r5, r6, lr}
 800cb86:	0005      	movs	r5, r0
 800cb88:	0008      	movs	r0, r1
 800cb8a:	0011      	movs	r1, r2
 800cb8c:	2200      	movs	r2, #0
 800cb8e:	4c06      	ldr	r4, [pc, #24]	; (800cba8 <_lseek_r+0x24>)
 800cb90:	6022      	str	r2, [r4, #0]
 800cb92:	001a      	movs	r2, r3
 800cb94:	f002 ff0c 	bl	800f9b0 <_lseek>
 800cb98:	1c43      	adds	r3, r0, #1
 800cb9a:	d000      	beq.n	800cb9e <_lseek_r+0x1a>
 800cb9c:	bd70      	pop	{r4, r5, r6, pc}
 800cb9e:	6823      	ldr	r3, [r4, #0]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d0fb      	beq.n	800cb9c <_lseek_r+0x18>
 800cba4:	602b      	str	r3, [r5, #0]
 800cba6:	e7f9      	b.n	800cb9c <_lseek_r+0x18>
 800cba8:	200016dc 	.word	0x200016dc

0800cbac <memmove>:
 800cbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbae:	46c6      	mov	lr, r8
 800cbb0:	b500      	push	{lr}
 800cbb2:	4288      	cmp	r0, r1
 800cbb4:	d90c      	bls.n	800cbd0 <memmove+0x24>
 800cbb6:	188b      	adds	r3, r1, r2
 800cbb8:	4298      	cmp	r0, r3
 800cbba:	d209      	bcs.n	800cbd0 <memmove+0x24>
 800cbbc:	1e53      	subs	r3, r2, #1
 800cbbe:	2a00      	cmp	r2, #0
 800cbc0:	d003      	beq.n	800cbca <memmove+0x1e>
 800cbc2:	5cca      	ldrb	r2, [r1, r3]
 800cbc4:	54c2      	strb	r2, [r0, r3]
 800cbc6:	3b01      	subs	r3, #1
 800cbc8:	d2fb      	bcs.n	800cbc2 <memmove+0x16>
 800cbca:	bc04      	pop	{r2}
 800cbcc:	4690      	mov	r8, r2
 800cbce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cbd0:	2a0f      	cmp	r2, #15
 800cbd2:	d80c      	bhi.n	800cbee <memmove+0x42>
 800cbd4:	0005      	movs	r5, r0
 800cbd6:	1e56      	subs	r6, r2, #1
 800cbd8:	2a00      	cmp	r2, #0
 800cbda:	d0f6      	beq.n	800cbca <memmove+0x1e>
 800cbdc:	2300      	movs	r3, #0
 800cbde:	e000      	b.n	800cbe2 <memmove+0x36>
 800cbe0:	0023      	movs	r3, r4
 800cbe2:	5cca      	ldrb	r2, [r1, r3]
 800cbe4:	1c5c      	adds	r4, r3, #1
 800cbe6:	54ea      	strb	r2, [r5, r3]
 800cbe8:	429e      	cmp	r6, r3
 800cbea:	d1f9      	bne.n	800cbe0 <memmove+0x34>
 800cbec:	e7ed      	b.n	800cbca <memmove+0x1e>
 800cbee:	000b      	movs	r3, r1
 800cbf0:	2603      	movs	r6, #3
 800cbf2:	4303      	orrs	r3, r0
 800cbf4:	401e      	ands	r6, r3
 800cbf6:	000c      	movs	r4, r1
 800cbf8:	0003      	movs	r3, r0
 800cbfa:	2e00      	cmp	r6, #0
 800cbfc:	d12e      	bne.n	800cc5c <memmove+0xb0>
 800cbfe:	0015      	movs	r5, r2
 800cc00:	3d10      	subs	r5, #16
 800cc02:	092d      	lsrs	r5, r5, #4
 800cc04:	46ac      	mov	ip, r5
 800cc06:	012d      	lsls	r5, r5, #4
 800cc08:	46a8      	mov	r8, r5
 800cc0a:	4480      	add	r8, r0
 800cc0c:	e000      	b.n	800cc10 <memmove+0x64>
 800cc0e:	002b      	movs	r3, r5
 800cc10:	001d      	movs	r5, r3
 800cc12:	6827      	ldr	r7, [r4, #0]
 800cc14:	3510      	adds	r5, #16
 800cc16:	601f      	str	r7, [r3, #0]
 800cc18:	6867      	ldr	r7, [r4, #4]
 800cc1a:	605f      	str	r7, [r3, #4]
 800cc1c:	68a7      	ldr	r7, [r4, #8]
 800cc1e:	609f      	str	r7, [r3, #8]
 800cc20:	68e7      	ldr	r7, [r4, #12]
 800cc22:	3410      	adds	r4, #16
 800cc24:	60df      	str	r7, [r3, #12]
 800cc26:	4543      	cmp	r3, r8
 800cc28:	d1f1      	bne.n	800cc0e <memmove+0x62>
 800cc2a:	4665      	mov	r5, ip
 800cc2c:	230f      	movs	r3, #15
 800cc2e:	240c      	movs	r4, #12
 800cc30:	3501      	adds	r5, #1
 800cc32:	012d      	lsls	r5, r5, #4
 800cc34:	1949      	adds	r1, r1, r5
 800cc36:	4013      	ands	r3, r2
 800cc38:	1945      	adds	r5, r0, r5
 800cc3a:	4214      	tst	r4, r2
 800cc3c:	d011      	beq.n	800cc62 <memmove+0xb6>
 800cc3e:	598c      	ldr	r4, [r1, r6]
 800cc40:	51ac      	str	r4, [r5, r6]
 800cc42:	3604      	adds	r6, #4
 800cc44:	1b9c      	subs	r4, r3, r6
 800cc46:	2c03      	cmp	r4, #3
 800cc48:	d8f9      	bhi.n	800cc3e <memmove+0x92>
 800cc4a:	2403      	movs	r4, #3
 800cc4c:	3b04      	subs	r3, #4
 800cc4e:	089b      	lsrs	r3, r3, #2
 800cc50:	3301      	adds	r3, #1
 800cc52:	009b      	lsls	r3, r3, #2
 800cc54:	18ed      	adds	r5, r5, r3
 800cc56:	18c9      	adds	r1, r1, r3
 800cc58:	4022      	ands	r2, r4
 800cc5a:	e7bc      	b.n	800cbd6 <memmove+0x2a>
 800cc5c:	1e56      	subs	r6, r2, #1
 800cc5e:	0005      	movs	r5, r0
 800cc60:	e7bc      	b.n	800cbdc <memmove+0x30>
 800cc62:	001a      	movs	r2, r3
 800cc64:	e7b7      	b.n	800cbd6 <memmove+0x2a>
 800cc66:	46c0      	nop			; (mov r8, r8)

0800cc68 <_realloc_r>:
 800cc68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc6a:	0007      	movs	r7, r0
 800cc6c:	000c      	movs	r4, r1
 800cc6e:	0015      	movs	r5, r2
 800cc70:	2900      	cmp	r1, #0
 800cc72:	d01b      	beq.n	800ccac <_realloc_r+0x44>
 800cc74:	2a00      	cmp	r2, #0
 800cc76:	d015      	beq.n	800cca4 <_realloc_r+0x3c>
 800cc78:	f000 f832 	bl	800cce0 <_malloc_usable_size_r>
 800cc7c:	0026      	movs	r6, r4
 800cc7e:	42a8      	cmp	r0, r5
 800cc80:	d301      	bcc.n	800cc86 <_realloc_r+0x1e>
 800cc82:	0030      	movs	r0, r6
 800cc84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc86:	0029      	movs	r1, r5
 800cc88:	0038      	movs	r0, r7
 800cc8a:	f7fa fac7 	bl	800721c <_malloc_r>
 800cc8e:	1e06      	subs	r6, r0, #0
 800cc90:	d0f7      	beq.n	800cc82 <_realloc_r+0x1a>
 800cc92:	0021      	movs	r1, r4
 800cc94:	002a      	movs	r2, r5
 800cc96:	f7fa f9c3 	bl	8007020 <memcpy>
 800cc9a:	0021      	movs	r1, r4
 800cc9c:	0038      	movs	r0, r7
 800cc9e:	f7fa fa67 	bl	8007170 <_free_r>
 800cca2:	e7ee      	b.n	800cc82 <_realloc_r+0x1a>
 800cca4:	f7fa fa64 	bl	8007170 <_free_r>
 800cca8:	2600      	movs	r6, #0
 800ccaa:	e7ea      	b.n	800cc82 <_realloc_r+0x1a>
 800ccac:	0011      	movs	r1, r2
 800ccae:	f7fa fab5 	bl	800721c <_malloc_r>
 800ccb2:	0006      	movs	r6, r0
 800ccb4:	e7e5      	b.n	800cc82 <_realloc_r+0x1a>
 800ccb6:	46c0      	nop			; (mov r8, r8)

0800ccb8 <_read_r>:
 800ccb8:	b570      	push	{r4, r5, r6, lr}
 800ccba:	0005      	movs	r5, r0
 800ccbc:	0008      	movs	r0, r1
 800ccbe:	0011      	movs	r1, r2
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	4c06      	ldr	r4, [pc, #24]	; (800ccdc <_read_r+0x24>)
 800ccc4:	6022      	str	r2, [r4, #0]
 800ccc6:	001a      	movs	r2, r3
 800ccc8:	f002 fe5b 	bl	800f982 <_read>
 800cccc:	1c43      	adds	r3, r0, #1
 800ccce:	d000      	beq.n	800ccd2 <_read_r+0x1a>
 800ccd0:	bd70      	pop	{r4, r5, r6, pc}
 800ccd2:	6823      	ldr	r3, [r4, #0]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d0fb      	beq.n	800ccd0 <_read_r+0x18>
 800ccd8:	602b      	str	r3, [r5, #0]
 800ccda:	e7f9      	b.n	800ccd0 <_read_r+0x18>
 800ccdc:	200016dc 	.word	0x200016dc

0800cce0 <_malloc_usable_size_r>:
 800cce0:	1f0b      	subs	r3, r1, #4
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	1f18      	subs	r0, r3, #4
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	db00      	blt.n	800ccec <_malloc_usable_size_r+0xc>
 800ccea:	4770      	bx	lr
 800ccec:	580b      	ldr	r3, [r1, r0]
 800ccee:	18c0      	adds	r0, r0, r3
 800ccf0:	e7fb      	b.n	800ccea <_malloc_usable_size_r+0xa>
 800ccf2:	46c0      	nop			; (mov r8, r8)

0800ccf4 <__aeabi_d2lz>:
 800ccf4:	b570      	push	{r4, r5, r6, lr}
 800ccf6:	0005      	movs	r5, r0
 800ccf8:	000c      	movs	r4, r1
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	0028      	movs	r0, r5
 800cd00:	0021      	movs	r1, r4
 800cd02:	f7f7 f9f1 	bl	80040e8 <__aeabi_dcmplt>
 800cd06:	2800      	cmp	r0, #0
 800cd08:	d108      	bne.n	800cd1c <__aeabi_d2lz+0x28>
 800cd0a:	0028      	movs	r0, r5
 800cd0c:	0021      	movs	r1, r4
 800cd0e:	f000 f80f 	bl	800cd30 <__aeabi_d2ulz>
 800cd12:	0002      	movs	r2, r0
 800cd14:	000b      	movs	r3, r1
 800cd16:	0010      	movs	r0, r2
 800cd18:	0019      	movs	r1, r3
 800cd1a:	bd70      	pop	{r4, r5, r6, pc}
 800cd1c:	2380      	movs	r3, #128	; 0x80
 800cd1e:	061b      	lsls	r3, r3, #24
 800cd20:	18e1      	adds	r1, r4, r3
 800cd22:	0028      	movs	r0, r5
 800cd24:	f000 f804 	bl	800cd30 <__aeabi_d2ulz>
 800cd28:	2300      	movs	r3, #0
 800cd2a:	4242      	negs	r2, r0
 800cd2c:	418b      	sbcs	r3, r1
 800cd2e:	e7f2      	b.n	800cd16 <__aeabi_d2lz+0x22>

0800cd30 <__aeabi_d2ulz>:
 800cd30:	b570      	push	{r4, r5, r6, lr}
 800cd32:	2200      	movs	r2, #0
 800cd34:	4b0b      	ldr	r3, [pc, #44]	; (800cd64 <__aeabi_d2ulz+0x34>)
 800cd36:	000d      	movs	r5, r1
 800cd38:	0004      	movs	r4, r0
 800cd3a:	f7f9 f9c9 	bl	80060d0 <__aeabi_dmul>
 800cd3e:	f7f7 fa6d 	bl	800421c <__aeabi_d2uiz>
 800cd42:	0006      	movs	r6, r0
 800cd44:	f000 f846 	bl	800cdd4 <__aeabi_ui2d>
 800cd48:	2200      	movs	r2, #0
 800cd4a:	4b07      	ldr	r3, [pc, #28]	; (800cd68 <__aeabi_d2ulz+0x38>)
 800cd4c:	f7f9 f9c0 	bl	80060d0 <__aeabi_dmul>
 800cd50:	0002      	movs	r2, r0
 800cd52:	000b      	movs	r3, r1
 800cd54:	0020      	movs	r0, r4
 800cd56:	0029      	movs	r1, r5
 800cd58:	f7f9 fc26 	bl	80065a8 <__aeabi_dsub>
 800cd5c:	f7f7 fa5e 	bl	800421c <__aeabi_d2uiz>
 800cd60:	0031      	movs	r1, r6
 800cd62:	bd70      	pop	{r4, r5, r6, pc}
 800cd64:	3df00000 	.word	0x3df00000
 800cd68:	41f00000 	.word	0x41f00000

0800cd6c <__aeabi_l2d>:
 800cd6c:	b570      	push	{r4, r5, r6, lr}
 800cd6e:	0006      	movs	r6, r0
 800cd70:	0008      	movs	r0, r1
 800cd72:	f7f9 ffe1 	bl	8006d38 <__aeabi_i2d>
 800cd76:	2200      	movs	r2, #0
 800cd78:	4b06      	ldr	r3, [pc, #24]	; (800cd94 <__aeabi_l2d+0x28>)
 800cd7a:	f7f9 f9a9 	bl	80060d0 <__aeabi_dmul>
 800cd7e:	000d      	movs	r5, r1
 800cd80:	0004      	movs	r4, r0
 800cd82:	0030      	movs	r0, r6
 800cd84:	f000 f826 	bl	800cdd4 <__aeabi_ui2d>
 800cd88:	002b      	movs	r3, r5
 800cd8a:	0022      	movs	r2, r4
 800cd8c:	f7f8 fa30 	bl	80051f0 <__aeabi_dadd>
 800cd90:	bd70      	pop	{r4, r5, r6, pc}
 800cd92:	46c0      	nop			; (mov r8, r8)
 800cd94:	41f00000 	.word	0x41f00000

0800cd98 <__aeabi_dcmpun>:
 800cd98:	b570      	push	{r4, r5, r6, lr}
 800cd9a:	0005      	movs	r5, r0
 800cd9c:	480c      	ldr	r0, [pc, #48]	; (800cdd0 <__aeabi_dcmpun+0x38>)
 800cd9e:	030c      	lsls	r4, r1, #12
 800cda0:	0016      	movs	r6, r2
 800cda2:	0049      	lsls	r1, r1, #1
 800cda4:	031a      	lsls	r2, r3, #12
 800cda6:	005b      	lsls	r3, r3, #1
 800cda8:	0b24      	lsrs	r4, r4, #12
 800cdaa:	0d49      	lsrs	r1, r1, #21
 800cdac:	0b12      	lsrs	r2, r2, #12
 800cdae:	0d5b      	lsrs	r3, r3, #21
 800cdb0:	4281      	cmp	r1, r0
 800cdb2:	d008      	beq.n	800cdc6 <__aeabi_dcmpun+0x2e>
 800cdb4:	4906      	ldr	r1, [pc, #24]	; (800cdd0 <__aeabi_dcmpun+0x38>)
 800cdb6:	2000      	movs	r0, #0
 800cdb8:	428b      	cmp	r3, r1
 800cdba:	d103      	bne.n	800cdc4 <__aeabi_dcmpun+0x2c>
 800cdbc:	4332      	orrs	r2, r6
 800cdbe:	0010      	movs	r0, r2
 800cdc0:	1e42      	subs	r2, r0, #1
 800cdc2:	4190      	sbcs	r0, r2
 800cdc4:	bd70      	pop	{r4, r5, r6, pc}
 800cdc6:	2001      	movs	r0, #1
 800cdc8:	432c      	orrs	r4, r5
 800cdca:	d1fb      	bne.n	800cdc4 <__aeabi_dcmpun+0x2c>
 800cdcc:	e7f2      	b.n	800cdb4 <__aeabi_dcmpun+0x1c>
 800cdce:	46c0      	nop			; (mov r8, r8)
 800cdd0:	000007ff 	.word	0x000007ff

0800cdd4 <__aeabi_ui2d>:
 800cdd4:	b510      	push	{r4, lr}
 800cdd6:	1e04      	subs	r4, r0, #0
 800cdd8:	d010      	beq.n	800cdfc <__aeabi_ui2d+0x28>
 800cdda:	f7fa f8ad 	bl	8006f38 <__clzsi2>
 800cdde:	4b0f      	ldr	r3, [pc, #60]	; (800ce1c <__aeabi_ui2d+0x48>)
 800cde0:	1a1b      	subs	r3, r3, r0
 800cde2:	280a      	cmp	r0, #10
 800cde4:	dc11      	bgt.n	800ce0a <__aeabi_ui2d+0x36>
 800cde6:	220b      	movs	r2, #11
 800cde8:	0021      	movs	r1, r4
 800cdea:	1a12      	subs	r2, r2, r0
 800cdec:	40d1      	lsrs	r1, r2
 800cdee:	3015      	adds	r0, #21
 800cdf0:	030a      	lsls	r2, r1, #12
 800cdf2:	055b      	lsls	r3, r3, #21
 800cdf4:	4084      	lsls	r4, r0
 800cdf6:	0b12      	lsrs	r2, r2, #12
 800cdf8:	0d5b      	lsrs	r3, r3, #21
 800cdfa:	e001      	b.n	800ce00 <__aeabi_ui2d+0x2c>
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	2200      	movs	r2, #0
 800ce00:	051b      	lsls	r3, r3, #20
 800ce02:	4313      	orrs	r3, r2
 800ce04:	0020      	movs	r0, r4
 800ce06:	0019      	movs	r1, r3
 800ce08:	bd10      	pop	{r4, pc}
 800ce0a:	0022      	movs	r2, r4
 800ce0c:	380b      	subs	r0, #11
 800ce0e:	4082      	lsls	r2, r0
 800ce10:	055b      	lsls	r3, r3, #21
 800ce12:	0312      	lsls	r2, r2, #12
 800ce14:	2400      	movs	r4, #0
 800ce16:	0b12      	lsrs	r2, r2, #12
 800ce18:	0d5b      	lsrs	r3, r3, #21
 800ce1a:	e7f1      	b.n	800ce00 <__aeabi_ui2d+0x2c>
 800ce1c:	0000041e 	.word	0x0000041e

0800ce20 <init_Clock()>:
  {
  }
}

void init_Clock()
{
 800ce20:	b570      	push	{r4, r5, r6, lr}
	RCC_OscInitTypeDef RCC_OscInitStruct = {};
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
 800ce22:	2510      	movs	r5, #16
{
 800ce24:	b09a      	sub	sp, #104	; 0x68
	RCC_OscInitTypeDef RCC_OscInitStruct = {};
 800ce26:	223c      	movs	r2, #60	; 0x3c
 800ce28:	2100      	movs	r1, #0
 800ce2a:	a80a      	add	r0, sp, #40	; 0x28
 800ce2c:	f7fa f94c 	bl	80070c8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {};
 800ce30:	002a      	movs	r2, r5
 800ce32:	2100      	movs	r1, #0
 800ce34:	a806      	add	r0, sp, #24
 800ce36:	f7fa f947 	bl	80070c8 <memset>

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ce3a:	2080      	movs	r0, #128	; 0x80
 800ce3c:	0080      	lsls	r0, r0, #2
 800ce3e:	f003 fd6f 	bl	8010920 <HAL_PWREx_ControlVoltageScaling>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800ce42:	f003 fd63 	bl	801090c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800ce46:	2218      	movs	r2, #24
 800ce48:	4c34      	ldr	r4, [pc, #208]	; (800cf1c <init_Clock()+0xfc>)
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
								|RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800ce4a:	2601      	movs	r6, #1
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800ce4c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
	RCC_OscInitStruct.PLL.PLLN = 16;
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ce4e:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800ce50:	4393      	bics	r3, r2
 800ce52:	65e3      	str	r3, [r4, #92]	; 0x5c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 800ce54:	23a0      	movs	r3, #160	; 0xa0
 800ce56:	220d      	movs	r2, #13
 800ce58:	02db      	lsls	r3, r3, #11
 800ce5a:	920a      	str	r2, [sp, #40]	; 0x28
 800ce5c:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800ce5e:	2202      	movs	r2, #2
 800ce60:	2303      	movs	r3, #3
 800ce62:	9212      	str	r2, [sp, #72]	; 0x48
 800ce64:	9313      	str	r3, [sp, #76]	; 0x4c
 800ce66:	2210      	movs	r2, #16
 800ce68:	2310      	movs	r3, #16
 800ce6a:	9214      	str	r2, [sp, #80]	; 0x50
 800ce6c:	9315      	str	r3, [sp, #84]	; 0x54
 800ce6e:	2280      	movs	r2, #128	; 0x80
 800ce70:	2380      	movs	r3, #128	; 0x80
 800ce72:	0292      	lsls	r2, r2, #10
 800ce74:	049b      	lsls	r3, r3, #18
 800ce76:	9216      	str	r2, [sp, #88]	; 0x58
 800ce78:	9317      	str	r3, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 800ce7a:	2380      	movs	r3, #128	; 0x80
 800ce7c:	05db      	lsls	r3, r3, #23
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800ce7e:	960c      	str	r6, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV3;
 800ce80:	9318      	str	r3, [sp, #96]	; 0x60
	if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800ce82:	f003 fd79 	bl	8010978 <HAL_RCC_OscConfig>
 800ce86:	2800      	cmp	r0, #0
 800ce88:	d001      	beq.n	800ce8e <init_Clock()+0x6e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800ce8a:	b672      	cpsid	i
  while (1)
 800ce8c:	e7fe      	b.n	800ce8c <init_Clock()+0x6c>
		Error_Handler();
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ce8e:	2207      	movs	r2, #7
 800ce90:	2302      	movs	r3, #2
 800ce92:	9206      	str	r2, [sp, #24]
 800ce94:	9307      	str	r3, [sp, #28]
 800ce96:	2200      	movs	r2, #0
 800ce98:	2300      	movs	r3, #0
								|RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800ce9a:	2102      	movs	r1, #2
 800ce9c:	a806      	add	r0, sp, #24
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800ce9e:	9208      	str	r2, [sp, #32]
 800cea0:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800cea2:	f004 f835 	bl	8010f10 <HAL_RCC_ClockConfig>
 800cea6:	2800      	cmp	r0, #0
 800cea8:	d001      	beq.n	800ceae <init_Clock()+0x8e>
 800ceaa:	b672      	cpsid	i
  while (1)
 800ceac:	e7fe      	b.n	800ceac <init_Clock()+0x8c>
	{
		Error_Handler();
	}
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCO2DIV_16);
 800ceae:	2280      	movs	r2, #128	; 0x80
 800ceb0:	2180      	movs	r1, #128	; 0x80
 800ceb2:	481b      	ldr	r0, [pc, #108]	; (800cf20 <init_Clock()+0x100>)
 800ceb4:	03d2      	lsls	r2, r2, #15
 800ceb6:	02c9      	lsls	r1, r1, #11
 800ceb8:	f003 ffb6 	bl	8010e28 <HAL_RCC_MCOConfig>

	//ALL GPIO Clock Enable
	__HAL_RCC_GPIOA_CLK_ENABLE();
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800cebc:	2102      	movs	r1, #2
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800cebe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cec0:	4333      	orrs	r3, r6
 800cec2:	6363      	str	r3, [r4, #52]	; 0x34
 800cec4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cec6:	4033      	ands	r3, r6
 800cec8:	9300      	str	r3, [sp, #0]
 800ceca:	9b00      	ldr	r3, [sp, #0]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800cecc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cece:	430a      	orrs	r2, r1
 800ced0:	6362      	str	r2, [r4, #52]	; 0x34
 800ced2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ced4:	400b      	ands	r3, r1
 800ced6:	9301      	str	r3, [sp, #4]
 800ced8:	9b01      	ldr	r3, [sp, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800ceda:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cedc:	1849      	adds	r1, r1, r1
 800cede:	430a      	orrs	r2, r1
 800cee0:	6362      	str	r2, [r4, #52]	; 0x34
 800cee2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cee4:	400b      	ands	r3, r1
 800cee6:	9302      	str	r3, [sp, #8]
 800cee8:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800ceea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ceec:	3104      	adds	r1, #4
 800ceee:	430a      	orrs	r2, r1
 800cef0:	6362      	str	r2, [r4, #52]	; 0x34
 800cef2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cef4:	400b      	ands	r3, r1
 800cef6:	9303      	str	r3, [sp, #12]
 800cef8:	9b03      	ldr	r3, [sp, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800cefa:	6b63      	ldr	r3, [r4, #52]	; 0x34
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800cefc:	3118      	adds	r1, #24
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800cefe:	432b      	orrs	r3, r5
 800cf00:	6363      	str	r3, [r4, #52]	; 0x34
 800cf02:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cf04:	402a      	ands	r2, r5
 800cf06:	9204      	str	r2, [sp, #16]
 800cf08:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800cf0a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800cf0c:	430a      	orrs	r2, r1
 800cf0e:	6362      	str	r2, [r4, #52]	; 0x34
 800cf10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf12:	400b      	ands	r3, r1
 800cf14:	9305      	str	r3, [sp, #20]
 800cf16:	9b05      	ldr	r3, [sp, #20]
}
 800cf18:	b01a      	add	sp, #104	; 0x68
 800cf1a:	bd70      	pop	{r4, r5, r6, pc}
 800cf1c:	40021000 	.word	0x40021000
 800cf20:	10300400 	.word	0x10300400

0800cf24 <init_DAC()>:
	set_Status_LED(STATUS_LED_TYPE::YELLOW, false);
	set_Buzzer(false);
}

void init_DAC()
{
 800cf24:	b510      	push	{r4, lr}
 800cf26:	b08a      	sub	sp, #40	; 0x28
	DAC_ChannelConfTypeDef sConfig = {};
 800cf28:	2224      	movs	r2, #36	; 0x24
 800cf2a:	2100      	movs	r1, #0
 800cf2c:	4668      	mov	r0, sp
 800cf2e:	f7fa f8cb 	bl	80070c8 <memset>

	dac1.Instance = DAC1;
 800cf32:	4c0f      	ldr	r4, [pc, #60]	; (800cf70 <init_DAC()+0x4c>)
 800cf34:	4b0f      	ldr	r3, [pc, #60]	; (800cf74 <init_DAC()+0x50>)
	if(HAL_DAC_Init(&dac1) != HAL_OK)
 800cf36:	0020      	movs	r0, r4
	dac1.Instance = DAC1;
 800cf38:	6023      	str	r3, [r4, #0]
	if(HAL_DAC_Init(&dac1) != HAL_OK)
 800cf3a:	f002 fe25 	bl	800fb88 <HAL_DAC_Init>
 800cf3e:	1e02      	subs	r2, r0, #0
 800cf40:	d001      	beq.n	800cf46 <init_DAC()+0x22>
 800cf42:	b672      	cpsid	i
  while (1)
 800cf44:	e7fe      	b.n	800cf44 <init_DAC()+0x20>
	{
		Error_Handler();
	}

	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800cf46:	2000      	movs	r0, #0
 800cf48:	2100      	movs	r1, #0
 800cf4a:	9000      	str	r0, [sp, #0]
 800cf4c:	9101      	str	r1, [sp, #4]
 800cf4e:	9002      	str	r0, [sp, #8]
 800cf50:	9103      	str	r1, [sp, #12]
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
	if(HAL_DAC_ConfigChannel(&dac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800cf52:	4669      	mov	r1, sp
 800cf54:	0020      	movs	r0, r4
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800cf56:	9204      	str	r2, [sp, #16]
	if(HAL_DAC_ConfigChannel(&dac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800cf58:	f002 fe70 	bl	800fc3c <HAL_DAC_ConfigChannel>
 800cf5c:	1e01      	subs	r1, r0, #0
 800cf5e:	d001      	beq.n	800cf64 <init_DAC()+0x40>
 800cf60:	b672      	cpsid	i
  while (1)
 800cf62:	e7fe      	b.n	800cf62 <init_DAC()+0x3e>
	{
		Error_Handler();
	}

	HAL_DAC_Start(&dac1, DAC_CHANNEL_1);
 800cf64:	0020      	movs	r0, r4
 800cf66:	f002 fe23 	bl	800fbb0 <HAL_DAC_Start>
}
 800cf6a:	b00a      	add	sp, #40	; 0x28
 800cf6c:	bd10      	pop	{r4, pc}
 800cf6e:	46c0      	nop			; (mov r8, r8)
 800cf70:	20000894 	.word	0x20000894
 800cf74:	40007400 	.word	0x40007400

0800cf78 <init_I2C()>:

void init_I2C()
{
 800cf78:	b570      	push	{r4, r5, r6, lr}
	i2c[0].Instance = I2C1;
 800cf7a:	4c15      	ldr	r4, [pc, #84]	; (800cfd0 <init_I2C()+0x58>)
	i2c[1].Instance = I2C2;
	for(auto &target : i2c)
	{
		target.Init.Timing = 0x2010091A;
		target.Init.OwnAddress1 = 0;
		target.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cf7c:	2601      	movs	r6, #1
 800cf7e:	0025      	movs	r5, r4
	i2c[0].Instance = I2C1;
 800cf80:	4b14      	ldr	r3, [pc, #80]	; (800cfd4 <init_I2C()+0x5c>)
 800cf82:	35a8      	adds	r5, #168	; 0xa8
 800cf84:	6023      	str	r3, [r4, #0]
	i2c[1].Instance = I2C2;
 800cf86:	4b14      	ldr	r3, [pc, #80]	; (800cfd8 <init_I2C()+0x60>)
 800cf88:	6563      	str	r3, [r4, #84]	; 0x54
		target.Init.Timing = 0x2010091A;
 800cf8a:	4b14      	ldr	r3, [pc, #80]	; (800cfdc <init_I2C()+0x64>)
		target.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
		target.Init.OwnAddress2 = 0;
		target.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
		target.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
		target.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
		if (HAL_I2C_Init(&target) != HAL_OK)
 800cf8c:	0020      	movs	r0, r4
		target.Init.Timing = 0x2010091A;
 800cf8e:	6063      	str	r3, [r4, #4]
		target.Init.OwnAddress1 = 0;
 800cf90:	2300      	movs	r3, #0
		target.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800cf92:	60e6      	str	r6, [r4, #12]
		target.Init.OwnAddress1 = 0;
 800cf94:	60a3      	str	r3, [r4, #8]
		target.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800cf96:	6123      	str	r3, [r4, #16]
		target.Init.OwnAddress2 = 0;
 800cf98:	6163      	str	r3, [r4, #20]
		target.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800cf9a:	61a3      	str	r3, [r4, #24]
		target.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800cf9c:	61e3      	str	r3, [r4, #28]
		target.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800cf9e:	6223      	str	r3, [r4, #32]
		if (HAL_I2C_Init(&target) != HAL_OK)
 800cfa0:	f003 fa98 	bl	80104d4 <HAL_I2C_Init>
 800cfa4:	1e01      	subs	r1, r0, #0
 800cfa6:	d001      	beq.n	800cfac <init_I2C()+0x34>
 800cfa8:	b672      	cpsid	i
  while (1)
 800cfaa:	e7fe      	b.n	800cfaa <init_I2C()+0x32>
			Error_Handler();
		}

		/** Configure Analogue filter
		 */
		if(HAL_I2CEx_ConfigAnalogFilter(&target, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800cfac:	0020      	movs	r0, r4
 800cfae:	f003 fc29 	bl	8010804 <HAL_I2CEx_ConfigAnalogFilter>
 800cfb2:	1e01      	subs	r1, r0, #0
 800cfb4:	d001      	beq.n	800cfba <init_I2C()+0x42>
 800cfb6:	b672      	cpsid	i
  while (1)
 800cfb8:	e7fe      	b.n	800cfb8 <init_I2C()+0x40>
			Error_Handler();
		}

		/** Configure Digital filter
		 */
		if(HAL_I2CEx_ConfigDigitalFilter(&target, 0) != HAL_OK)
 800cfba:	0020      	movs	r0, r4
 800cfbc:	f003 fc48 	bl	8010850 <HAL_I2CEx_ConfigDigitalFilter>
 800cfc0:	2800      	cmp	r0, #0
 800cfc2:	d001      	beq.n	800cfc8 <init_I2C()+0x50>
 800cfc4:	b672      	cpsid	i
  while (1)
 800cfc6:	e7fe      	b.n	800cfc6 <init_I2C()+0x4e>
	for(auto &target : i2c)
 800cfc8:	3454      	adds	r4, #84	; 0x54
 800cfca:	42ac      	cmp	r4, r5
 800cfcc:	d1dd      	bne.n	800cf8a <init_I2C()+0x12>
		{
			Error_Handler();
		}
	}
}
 800cfce:	bd70      	pop	{r4, r5, r6, pc}
 800cfd0:	200007ec 	.word	0x200007ec
 800cfd4:	40005400 	.word	0x40005400
 800cfd8:	40005800 	.word	0x40005800
 800cfdc:	2010091a 	.word	0x2010091a

0800cfe0 <init_UART()>:

void init_UART()
{
 800cfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uart[0].Instance = USART1;
 800cfe2:	4c3c      	ldr	r4, [pc, #240]	; (800d0d4 <init_UART()+0xf4>)
	uart[0].Init.BaudRate = 19200;
	uart[0].Init.HwFlowCtl = UART_HWCONTROL_NONE;
	uart[0].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;

	uart[1].Instance = USART2;
 800cfe4:	493c      	ldr	r1, [pc, #240]	; (800d0d8 <init_UART()+0xf8>)
 800cfe6:	0022      	movs	r2, r4
	uart[0].Instance = USART1;
 800cfe8:	4b3c      	ldr	r3, [pc, #240]	; (800d0dc <init_UART()+0xfc>)
	uart[1].Instance = USART2;
 800cfea:	3294      	adds	r2, #148	; 0x94
 800cfec:	6011      	str	r1, [r2, #0]
	uart[1].Init.BaudRate = 9600;
 800cfee:	0022      	movs	r2, r4
 800cff0:	2196      	movs	r1, #150	; 0x96
	uart[0].Instance = USART1;
 800cff2:	6023      	str	r3, [r4, #0]
	uart[0].Init.BaudRate = 19200;
 800cff4:	2396      	movs	r3, #150	; 0x96
	uart[1].Init.BaudRate = 9600;
 800cff6:	0189      	lsls	r1, r1, #6
 800cff8:	3298      	adds	r2, #152	; 0x98
 800cffa:	6011      	str	r1, [r2, #0]
	uart[0].Init.BaudRate = 19200;
 800cffc:	01db      	lsls	r3, r3, #7
	uart[1].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800cffe:	0022      	movs	r2, r4
	uart[0].Init.BaudRate = 19200;
 800d000:	6063      	str	r3, [r4, #4]
	uart[0].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d002:	2300      	movs	r3, #0
	uart[1].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d004:	32ac      	adds	r2, #172	; 0xac
 800d006:	6013      	str	r3, [r2, #0]
	uart[1].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d008:	0022      	movs	r2, r4
 800d00a:	32bc      	adds	r2, #188	; 0xbc
 800d00c:	6013      	str	r3, [r2, #0]

	uart[2].Instance = USART3;
 800d00e:	0022      	movs	r2, r4
 800d010:	4833      	ldr	r0, [pc, #204]	; (800d0e0 <init_UART()+0x100>)
 800d012:	32fc      	adds	r2, #252	; 0xfc
 800d014:	62d0      	str	r0, [r2, #44]	; 0x2c
	uart[2].Init.BaudRate = 9600;
	uart[2].Init.HwFlowCtl = UART_HWCONTROL_NONE;
	// uart[2].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT;
	uart[2].AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 800d016:	2080      	movs	r0, #128	; 0x80
 800d018:	0240      	lsls	r0, r0, #9
 800d01a:	65d0      	str	r0, [r2, #92]	; 0x5c
	uart[2].AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800d01c:	2080      	movs	r0, #128	; 0x80
 800d01e:	0280      	lsls	r0, r0, #10
	uart[2].Init.BaudRate = 9600;
 800d020:	6311      	str	r1, [r2, #48]	; 0x30
	uart[2].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d022:	6453      	str	r3, [r2, #68]	; 0x44
	uart[2].AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800d024:	6590      	str	r0, [r2, #88]	; 0x58
	// uart[2].Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;

	uart[3].Instance = USART5;
 800d026:	22de      	movs	r2, #222	; 0xde
 800d028:	482e      	ldr	r0, [pc, #184]	; (800d0e4 <init_UART()+0x104>)
 800d02a:	0052      	lsls	r2, r2, #1
 800d02c:	50a0      	str	r0, [r4, r2]
	uart[3].Init.BaudRate = 9600;
 800d02e:	3204      	adds	r2, #4
 800d030:	50a1      	str	r1, [r4, r2]
	uart[3].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d032:	3214      	adds	r2, #20
	uart[0].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d034:	61a3      	str	r3, [r4, #24]
	uart[0].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800d036:	62a3      	str	r3, [r4, #40]	; 0x28
	uart[3].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d038:	50a3      	str	r3, [r4, r2]
	// uart[3].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT;
	uart[3].AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
	uart[3].AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800d03a:	0023      	movs	r3, r4
 800d03c:	2080      	movs	r0, #128	; 0x80
 800d03e:	2180      	movs	r1, #128	; 0x80
 800d040:	33e9      	adds	r3, #233	; 0xe9
 800d042:	33ff      	adds	r3, #255	; 0xff
 800d044:	0280      	lsls	r0, r0, #10
 800d046:	0249      	lsls	r1, r1, #9
 800d048:	6018      	str	r0, [r3, #0]
 800d04a:	6059      	str	r1, [r3, #4]
	// uart[3].Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;

	for(auto &target : uart)
 800d04c:	2394      	movs	r3, #148	; 0x94
	{
		target.Init.WordLength = UART_WORDLENGTH_8B;
		target.Init.StopBits = UART_STOPBITS_1;
		target.Init.Parity = UART_PARITY_NONE;
		target.Init.Mode = UART_MODE_TX_RX;
 800d04e:	270c      	movs	r7, #12
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	18e6      	adds	r6, r4, r3
		target.Init.WordLength = UART_WORDLENGTH_8B;
 800d054:	2300      	movs	r3, #0
		target.Init.OverSampling = UART_OVERSAMPLING_16;
		target.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
		target.Init.ClockPrescaler = UART_PRESCALER_DIV1;
		if(HAL_UART_Init(&target) != HAL_OK)
 800d056:	0020      	movs	r0, r4
		target.Init.WordLength = UART_WORDLENGTH_8B;
 800d058:	60a3      	str	r3, [r4, #8]
		target.Init.StopBits = UART_STOPBITS_1;
 800d05a:	60e3      	str	r3, [r4, #12]
		target.Init.Parity = UART_PARITY_NONE;
 800d05c:	6123      	str	r3, [r4, #16]
		target.Init.Mode = UART_MODE_TX_RX;
 800d05e:	6167      	str	r7, [r4, #20]
		target.Init.OverSampling = UART_OVERSAMPLING_16;
 800d060:	61e3      	str	r3, [r4, #28]
		target.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800d062:	6223      	str	r3, [r4, #32]
		target.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800d064:	6263      	str	r3, [r4, #36]	; 0x24
		if(HAL_UART_Init(&target) != HAL_OK)
 800d066:	f005 f917 	bl	8012298 <HAL_UART_Init>
 800d06a:	1e01      	subs	r1, r0, #0
 800d06c:	d001      	beq.n	800d072 <init_UART()+0x92>
 800d06e:	b672      	cpsid	i
  while (1)
 800d070:	e7fe      	b.n	800d070 <init_UART()+0x90>
		{
			Error_Handler();
		}
		if(HAL_UARTEx_SetTxFifoThreshold(&target, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d072:	0020      	movs	r0, r4
 800d074:	f005 fa5c 	bl	8012530 <HAL_UARTEx_SetTxFifoThreshold>
 800d078:	1e01      	subs	r1, r0, #0
 800d07a:	d001      	beq.n	800d080 <init_UART()+0xa0>
 800d07c:	b672      	cpsid	i
  while (1)
 800d07e:	e7fe      	b.n	800d07e <init_UART()+0x9e>
		{
			Error_Handler();
		}
		if(HAL_UARTEx_SetRxFifoThreshold(&target, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800d080:	0020      	movs	r0, r4
 800d082:	f005 fa79 	bl	8012578 <HAL_UARTEx_SetRxFifoThreshold>
 800d086:	2800      	cmp	r0, #0
 800d088:	d001      	beq.n	800d08e <init_UART()+0xae>
 800d08a:	b672      	cpsid	i
  while (1)
 800d08c:	e7fe      	b.n	800d08c <init_UART()+0xac>
		{
			Error_Handler();
		}
		if(HAL_UARTEx_DisableFifoMode(&target) != HAL_OK)
 800d08e:	0020      	movs	r0, r4
 800d090:	f005 fa30 	bl	80124f4 <HAL_UARTEx_DisableFifoMode>
 800d094:	1e05      	subs	r5, r0, #0
 800d096:	d001      	beq.n	800d09c <init_UART()+0xbc>
 800d098:	b672      	cpsid	i
  while (1)
 800d09a:	e7fe      	b.n	800d09a <init_UART()+0xba>
	for(auto &target : uart)
 800d09c:	3494      	adds	r4, #148	; 0x94
 800d09e:	42b4      	cmp	r4, r6
 800d0a0:	d1d8      	bne.n	800d054 <init_UART()+0x74>
		{
			Error_Handler();
		}
	}

    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800d0a2:	0002      	movs	r2, r0
 800d0a4:	0001      	movs	r1, r0
 800d0a6:	201b      	movs	r0, #27
 800d0a8:	f002 fd1e 	bl	800fae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800d0ac:	201b      	movs	r0, #27
 800d0ae:	f002 fd45 	bl	800fb3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_LPUART2_IRQn, 0, 0);
 800d0b2:	002a      	movs	r2, r5
 800d0b4:	0029      	movs	r1, r5
 800d0b6:	201c      	movs	r0, #28
 800d0b8:	f002 fd16 	bl	800fae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_LPUART2_IRQn);
 800d0bc:	201c      	movs	r0, #28
 800d0be:	f002 fd3d 	bl	800fb3c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART3_4_5_6_LPUART1_IRQn, 0, 0);
 800d0c2:	002a      	movs	r2, r5
 800d0c4:	0029      	movs	r1, r5
 800d0c6:	201d      	movs	r0, #29
 800d0c8:	f002 fd0e 	bl	800fae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_5_6_LPUART1_IRQn);
 800d0cc:	201d      	movs	r0, #29
 800d0ce:	f002 fd35 	bl	800fb3c <HAL_NVIC_EnableIRQ>
}
 800d0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0d4:	200008b8 	.word	0x200008b8
 800d0d8:	40004400 	.word	0x40004400
 800d0dc:	40013800 	.word	0x40013800
 800d0e0:	40004800 	.word	0x40004800
 800d0e4:	40005000 	.word	0x40005000

0800d0e8 <init_Watchdog()>:

void init_Watchdog()
{
	iwdg.Instance = IWDG;
 800d0e8:	4807      	ldr	r0, [pc, #28]	; (800d108 <init_Watchdog()+0x20>)
 800d0ea:	4b08      	ldr	r3, [pc, #32]	; (800d10c <init_Watchdog()+0x24>)
{
 800d0ec:	b510      	push	{r4, lr}
	iwdg.Instance = IWDG;
 800d0ee:	6003      	str	r3, [r0, #0]
	iwdg.Init.Prescaler = IWDG_PRESCALER_32;
 800d0f0:	2303      	movs	r3, #3
 800d0f2:	6043      	str	r3, [r0, #4]
	iwdg.Init.Window = 4095;
 800d0f4:	4b06      	ldr	r3, [pc, #24]	; (800d110 <init_Watchdog()+0x28>)
 800d0f6:	60c3      	str	r3, [r0, #12]
	iwdg.Init.Reload = 4095;
 800d0f8:	6083      	str	r3, [r0, #8]
	if(HAL_IWDG_Init(&iwdg) != HAL_OK)
 800d0fa:	f003 fbcd 	bl	8010898 <HAL_IWDG_Init>
 800d0fe:	2800      	cmp	r0, #0
 800d100:	d001      	beq.n	800d106 <init_Watchdog()+0x1e>
 800d102:	b672      	cpsid	i
  while (1)
 800d104:	e7fe      	b.n	800d104 <init_Watchdog()+0x1c>
	{
		Error_Handler();
	}
}
 800d106:	bd10      	pop	{r4, pc}
 800d108:	200008a8 	.word	0x200008a8
 800d10c:	40003000 	.word	0x40003000
 800d110:	00000fff 	.word	0x00000fff

0800d114 <set_UART_Receive_Start(unsigned char)>:

static uint8_t uart_rx_data[4] = {};
void set_UART_Receive_Start(uint8_t index)
{
 800d114:	0003      	movs	r3, r0
 800d116:	b507      	push	{r0, r1, r2, lr}
	if(index >= sizeof(uart_rx_data)) return;
 800d118:	2803      	cmp	r0, #3
 800d11a:	d80c      	bhi.n	800d136 <set_UART_Receive_Start(unsigned char)+0x22>

	volatile auto ret = HAL_UART_Receive_IT(get_UART_Handle(index), &uart_rx_data[index], 1);
 800d11c:	4906      	ldr	r1, [pc, #24]	; (800d138 <set_UART_Receive_Start(unsigned char)+0x24>)
 800d11e:	2201      	movs	r2, #1
 800d120:	1809      	adds	r1, r1, r0

UART_HandleTypeDef* get_UART_Handle(uint8_t uart_index)
{
	if(uart_index > 3) return nullptr;

	return &uart[uart_index];
 800d122:	2094      	movs	r0, #148	; 0x94
 800d124:	4358      	muls	r0, r3
 800d126:	4b05      	ldr	r3, [pc, #20]	; (800d13c <set_UART_Receive_Start(unsigned char)+0x28>)
 800d128:	18c0      	adds	r0, r0, r3
	volatile auto ret = HAL_UART_Receive_IT(get_UART_Handle(index), &uart_rx_data[index], 1);
 800d12a:	f005 f97d 	bl	8012428 <HAL_UART_Receive_IT>
 800d12e:	466b      	mov	r3, sp
 800d130:	71d8      	strb	r0, [r3, #7]
 800d132:	3307      	adds	r3, #7
	(void)ret;
 800d134:	781b      	ldrb	r3, [r3, #0]
}
 800d136:	bd07      	pop	{r0, r1, r2, pc}
 800d138:	200007e8 	.word	0x200007e8
 800d13c:	200008b8 	.word	0x200008b8

0800d140 <set_Watchdog_Timer_Reset()>:
	if(!iwdg.Instance) return;
 800d140:	4803      	ldr	r0, [pc, #12]	; (800d150 <set_Watchdog_Timer_Reset()+0x10>)
{
 800d142:	b510      	push	{r4, lr}
	if(!iwdg.Instance) return;
 800d144:	6803      	ldr	r3, [r0, #0]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d001      	beq.n	800d14e <set_Watchdog_Timer_Reset()+0xe>
	HAL_IWDG_Refresh(&iwdg);
 800d14a:	f003 fbd7 	bl	80108fc <HAL_IWDG_Refresh>
}
 800d14e:	bd10      	pop	{r4, pc}
 800d150:	200008a8 	.word	0x200008a8

0800d154 <get_I2C_Handle(unsigned char)>:
{
 800d154:	0003      	movs	r3, r0
	if(i2c_index > 1) return nullptr;
 800d156:	2000      	movs	r0, #0
 800d158:	2b01      	cmp	r3, #1
 800d15a:	d803      	bhi.n	800d164 <get_I2C_Handle(unsigned char)+0x10>
	return &i2c[i2c_index];
 800d15c:	3054      	adds	r0, #84	; 0x54
 800d15e:	4358      	muls	r0, r3
 800d160:	4b01      	ldr	r3, [pc, #4]	; (800d168 <get_I2C_Handle(unsigned char)+0x14>)
 800d162:	18c0      	adds	r0, r0, r3
}
 800d164:	4770      	bx	lr
 800d166:	46c0      	nop			; (mov r8, r8)
 800d168:	200007ec 	.word	0x200007ec

0800d16c <get_UART_Handle(unsigned char)>:
{
 800d16c:	0003      	movs	r3, r0
	if(uart_index > 3) return nullptr;
 800d16e:	2000      	movs	r0, #0
 800d170:	2b03      	cmp	r3, #3
 800d172:	d803      	bhi.n	800d17c <get_UART_Handle(unsigned char)+0x10>
	return &uart[uart_index];
 800d174:	3094      	adds	r0, #148	; 0x94
 800d176:	4358      	muls	r0, r3
 800d178:	4b01      	ldr	r3, [pc, #4]	; (800d180 <get_UART_Handle(unsigned char)+0x14>)
 800d17a:	18c0      	adds	r0, r0, r3
}
 800d17c:	4770      	bx	lr
 800d17e:	46c0      	nop			; (mov r8, r8)
 800d180:	200008b8 	.word	0x200008b8

0800d184 <get_Accel_Object()>:

MXC6655* get_Accel_Object()
{
	return &accel;
}
 800d184:	4800      	ldr	r0, [pc, #0]	; (800d188 <get_Accel_Object()+0x4>)
 800d186:	4770      	bx	lr
 800d188:	20000b08 	.word	0x20000b08

0800d18c <get_Interface_Board_Type()>:

INTERFACE_BOARD_TYPE get_Interface_Board_Type()
{
	if(GPIOA->IDR & _BV(2))
 800d18c:	23a0      	movs	r3, #160	; 0xa0
 800d18e:	05db      	lsls	r3, r3, #23
 800d190:	6918      	ldr	r0, [r3, #16]
 800d192:	0740      	lsls	r0, r0, #29
 800d194:	0fc0      	lsrs	r0, r0, #31
	}
	else
	{
		return INTERFACE_BOARD_TYPE::SENSOR;
	}
}
 800d196:	4770      	bx	lr

0800d198 <get_Interface_Board_Version()>:

uint8_t get_Interface_Board_Version()
{
	uint8_t version = 0x00;

	if(GPIOA->IDR & _BV(0))
 800d198:	23a0      	movs	r3, #160	; 0xa0
 800d19a:	2201      	movs	r2, #1
 800d19c:	05db      	lsls	r3, r3, #23
 800d19e:	6918      	ldr	r0, [r3, #16]
 800d1a0:	4010      	ands	r0, r2
	{
		version |= _BV(0);
	}

	if(GPIOA->IDR & _BV(1))
 800d1a2:	691a      	ldr	r2, [r3, #16]
 800d1a4:	2302      	movs	r3, #2
 800d1a6:	421a      	tst	r2, r3
 800d1a8:	d000      	beq.n	800d1ac <get_Interface_Board_Version()+0x14>
	{
		version |= _BV(1);
 800d1aa:	4318      	orrs	r0, r3
	}

	return version;
}
 800d1ac:	4770      	bx	lr
	...

0800d1b0 <get_P24V_PG_Status()>:

bool get_P24V_PG_Status()
{
	return (GPIOD->IDR & _BV(4));
 800d1b0:	4b02      	ldr	r3, [pc, #8]	; (800d1bc <get_P24V_PG_Status()+0xc>)
 800d1b2:	6918      	ldr	r0, [r3, #16]
 800d1b4:	06c0      	lsls	r0, r0, #27
 800d1b6:	0fc0      	lsrs	r0, r0, #31
}
 800d1b8:	4770      	bx	lr
 800d1ba:	46c0      	nop			; (mov r8, r8)
 800d1bc:	50000c00 	.word	0x50000c00

0800d1c0 <get_UART_Received_Byte(unsigned char)>:

	return value;
}

uint8_t get_UART_Received_Byte(uint8_t index)
{
 800d1c0:	0003      	movs	r3, r0
	if(index >= sizeof(uart_rx_data)) return 0x00;
 800d1c2:	2000      	movs	r0, #0
 800d1c4:	2b03      	cmp	r3, #3
 800d1c6:	d801      	bhi.n	800d1cc <get_UART_Received_Byte(unsigned char)+0xc>

	return uart_rx_data[index];
 800d1c8:	4a01      	ldr	r2, [pc, #4]	; (800d1d0 <get_UART_Received_Byte(unsigned char)+0x10>)
 800d1ca:	5cd0      	ldrb	r0, [r2, r3]
}
 800d1cc:	4770      	bx	lr
 800d1ce:	46c0      	nop			; (mov r8, r8)
 800d1d0:	200007e8 	.word	0x200007e8

0800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>:

void set_Status_LED(STATUS_LED_TYPE type, bool enable)
{
 800d1d4:	b500      	push	{lr}
 800d1d6:	2806      	cmp	r0, #6
 800d1d8:	d81d      	bhi.n	800d216 <set_Status_LED(STATUS_LED_TYPE, bool)+0x42>
 800d1da:	f7f6 fde5 	bl	8003da8 <__gnu_thumb1_case_uqi>
 800d1de:	041d      	.short	0x041d
 800d1e0:	1209071f 	.word	0x1209071f
 800d1e4:	15          	.byte	0x15
 800d1e5:	00          	.byte	0x00
	uint32_t target_pin = 0x00;
	
	switch(type)
	{
		case STATUS_LED_TYPE::INPUT_POWER:
			target_gpio = GPIOE;
 800d1e6:	2210      	movs	r2, #16
			target_gpio = GPIOE;
			target_pin = _BV(4);
			break;

		case STATUS_LED_TYPE::V3P3_STATUS:
			target_gpio = GPIOE;
 800d1e8:	4b0d      	ldr	r3, [pc, #52]	; (800d220 <set_Status_LED(STATUS_LED_TYPE, bool)+0x4c>)
 800d1ea:	e004      	b.n	800d1f6 <set_Status_LED(STATUS_LED_TYPE, bool)+0x22>
			target_pin = _BV(5);
			break;

		case STATUS_LED_TYPE::GREEN:
			target_gpio = GPIOE;
			target_pin = _BV(6);
 800d1ec:	2240      	movs	r2, #64	; 0x40
 800d1ee:	e7fb      	b.n	800d1e8 <set_Status_LED(STATUS_LED_TYPE, bool)+0x14>
			break;

		case STATUS_LED_TYPE::BLUE:
			target_gpio = GPIOC;
			target_pin = _BV(12);
 800d1f0:	2280      	movs	r2, #128	; 0x80
 800d1f2:	0152      	lsls	r2, r2, #5
			target_gpio = GPIOC;
			target_pin = _BV(13);
			break;

		case STATUS_LED_TYPE::RS485_ACT:
			target_gpio = GPIOC;
 800d1f4:	4b0b      	ldr	r3, [pc, #44]	; (800d224 <set_Status_LED(STATUS_LED_TYPE, bool)+0x50>)
			break;
	}

	if(!target_gpio) return;

	if(enable)
 800d1f6:	2900      	cmp	r1, #0
 800d1f8:	d10a      	bne.n	800d210 <set_Status_LED(STATUS_LED_TYPE, bool)+0x3c>
	{
		target_gpio->ODR &= ~target_pin;
	}
	else
	{
		target_gpio->ODR |= target_pin;
 800d1fa:	6959      	ldr	r1, [r3, #20]
 800d1fc:	430a      	orrs	r2, r1
 800d1fe:	615a      	str	r2, [r3, #20]
 800d200:	e009      	b.n	800d216 <set_Status_LED(STATUS_LED_TYPE, bool)+0x42>
			target_pin = _BV(13);
 800d202:	2280      	movs	r2, #128	; 0x80
 800d204:	0192      	lsls	r2, r2, #6
 800d206:	e7f5      	b.n	800d1f4 <set_Status_LED(STATUS_LED_TYPE, bool)+0x20>
			enable = !enable; //Active High
 800d208:	2301      	movs	r3, #1
			target_pin = _BV(1);
 800d20a:	2202      	movs	r2, #2
			enable = !enable; //Active High
 800d20c:	4059      	eors	r1, r3
			break;
 800d20e:	e7f1      	b.n	800d1f4 <set_Status_LED(STATUS_LED_TYPE, bool)+0x20>
		target_gpio->ODR &= ~target_pin;
 800d210:	6959      	ldr	r1, [r3, #20]
 800d212:	4391      	bics	r1, r2
 800d214:	6159      	str	r1, [r3, #20]
	}
}
 800d216:	bd00      	pop	{pc}
			target_pin = _BV(3);
 800d218:	2208      	movs	r2, #8
 800d21a:	e7e5      	b.n	800d1e8 <set_Status_LED(STATUS_LED_TYPE, bool)+0x14>
			target_pin = _BV(5);
 800d21c:	2220      	movs	r2, #32
 800d21e:	e7e3      	b.n	800d1e8 <set_Status_LED(STATUS_LED_TYPE, bool)+0x14>
 800d220:	50001000 	.word	0x50001000
 800d224:	50000800 	.word	0x50000800

0800d228 <set_LED_Driver_Enable(bool)>:

void set_LED_Driver_Enable(bool enable)
{
 800d228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t i2c_buffer[] =  { 0x00, (uint8_t)((enable) ? 0x00 : 0x10) }; //MODE1, OSC Bit Set
 800d22a:	2300      	movs	r3, #0
 800d22c:	466a      	mov	r2, sp
 800d22e:	7313      	strb	r3, [r2, #12]
 800d230:	4243      	negs	r3, r0
 800d232:	4158      	adcs	r0, r3
	HAL_I2C_Master_Transmit(get_I2C_Handle(0), 0xC0, i2c_buffer, sizeof(i2c_buffer), 100);
 800d234:	2364      	movs	r3, #100	; 0x64
	uint8_t i2c_buffer[] =  { 0x00, (uint8_t)((enable) ? 0x00 : 0x10) }; //MODE1, OSC Bit Set
 800d236:	0100      	lsls	r0, r0, #4
 800d238:	7350      	strb	r0, [r2, #13]
	HAL_I2C_Master_Transmit(get_I2C_Handle(0), 0xC0, i2c_buffer, sizeof(i2c_buffer), 100);
 800d23a:	21c0      	movs	r1, #192	; 0xc0
 800d23c:	9300      	str	r3, [sp, #0]
 800d23e:	aa03      	add	r2, sp, #12
 800d240:	3b62      	subs	r3, #98	; 0x62
 800d242:	4802      	ldr	r0, [pc, #8]	; (800d24c <set_LED_Driver_Enable(bool)+0x24>)
 800d244:	f003 f9a4 	bl	8010590 <HAL_I2C_Master_Transmit>
}
 800d248:	b005      	add	sp, #20
 800d24a:	bd00      	pop	{pc}
 800d24c:	200007ec 	.word	0x200007ec

0800d250 <set_LED_Driver_Value(unsigned short)>:

void set_LED_Driver_Value(uint16_t value)
{
 800d250:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d252:	b085      	sub	sp, #20
 800d254:	0006      	movs	r6, r0
	auto i2c_handle = get_I2C_Handle(0);
	uint8_t i2c_buffer[4][2] = {{ 0x14, 0x00 }, { 0x15, 0x00 }, { 0x16, 0x00 }, { 0x17, 0x00 }};
 800d256:	2208      	movs	r2, #8
 800d258:	4912      	ldr	r1, [pc, #72]	; (800d2a4 <set_LED_Driver_Value(unsigned short)+0x54>)
 800d25a:	a802      	add	r0, sp, #8
 800d25c:	f7f9 fee0 	bl	8007020 <memcpy>
 800d260:	2500      	movs	r5, #0
	{
		auto &target = i2c_buffer[index];

		for(uint8_t i = 0; i < 4; i++)
		{
			if(!(value & _BV((i + index * 4)))) { continue; }
 800d262:	2701      	movs	r7, #1
 800d264:	ac02      	add	r4, sp, #8
		auto &target = i2c_buffer[index];
 800d266:	2300      	movs	r3, #0
			if(!(value & _BV((i + index * 4)))) { continue; }
 800d268:	0031      	movs	r1, r6
 800d26a:	195a      	adds	r2, r3, r5
 800d26c:	4111      	asrs	r1, r2
 800d26e:	4239      	tst	r1, r7
 800d270:	d006      	beq.n	800d280 <set_LED_Driver_Value(unsigned short)+0x30>

			target[1] |= (0x01 << (i * 2));
 800d272:	0039      	movs	r1, r7
 800d274:	005a      	lsls	r2, r3, #1
 800d276:	4091      	lsls	r1, r2
 800d278:	000a      	movs	r2, r1
 800d27a:	7861      	ldrb	r1, [r4, #1]
 800d27c:	430a      	orrs	r2, r1
 800d27e:	7062      	strb	r2, [r4, #1]
		for(uint8_t i = 0; i < 4; i++)
 800d280:	3301      	adds	r3, #1
 800d282:	2b04      	cmp	r3, #4
 800d284:	d1f0      	bne.n	800d268 <set_LED_Driver_Value(unsigned short)+0x18>
		}
		HAL_I2C_Master_Transmit(i2c_handle, 0xC0, target, sizeof(target), 100);
 800d286:	3360      	adds	r3, #96	; 0x60
 800d288:	0022      	movs	r2, r4
 800d28a:	9300      	str	r3, [sp, #0]
 800d28c:	21c0      	movs	r1, #192	; 0xc0
 800d28e:	4806      	ldr	r0, [pc, #24]	; (800d2a8 <set_LED_Driver_Value(unsigned short)+0x58>)
 800d290:	3b62      	subs	r3, #98	; 0x62
 800d292:	3504      	adds	r5, #4
 800d294:	f003 f97c 	bl	8010590 <HAL_I2C_Master_Transmit>
	for(uint8_t index = 0; index < 4; index++)
 800d298:	3402      	adds	r4, #2
 800d29a:	2d10      	cmp	r5, #16
 800d29c:	d1e3      	bne.n	800d266 <set_LED_Driver_Value(unsigned short)+0x16>
	}
}
 800d29e:	b005      	add	sp, #20
 800d2a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2a2:	46c0      	nop			; (mov r8, r8)
 800d2a4:	08012810 	.word	0x08012810
 800d2a8:	200007ec 	.word	0x200007ec

0800d2ac <set_Buzzer(bool)>:

void set_Buzzer(bool enable)
{
	if(enable)
 800d2ac:	4b07      	ldr	r3, [pc, #28]	; (800d2cc <set_Buzzer(bool)+0x20>)
{
 800d2ae:	0001      	movs	r1, r0
 800d2b0:	2204      	movs	r2, #4
 800d2b2:	b510      	push	{r4, lr}
	{
		GPIOC->ODR &= ~_BV(2);
 800d2b4:	6958      	ldr	r0, [r3, #20]
	if(enable)
 800d2b6:	2900      	cmp	r1, #0
 800d2b8:	d005      	beq.n	800d2c6 <set_Buzzer(bool)+0x1a>
		GPIOC->ODR &= ~_BV(2);
 800d2ba:	4390      	bics	r0, r2
 800d2bc:	6158      	str	r0, [r3, #20]
	}
	else
	{
		GPIOC->ODR |= _BV(2);
	}
	set_Status_LED(STATUS_LED_TYPE::YELLOW, enable);
 800d2be:	2005      	movs	r0, #5
 800d2c0:	f7ff ff88 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
}
 800d2c4:	bd10      	pop	{r4, pc}
		GPIOC->ODR |= _BV(2);
 800d2c6:	4302      	orrs	r2, r0
 800d2c8:	615a      	str	r2, [r3, #20]
 800d2ca:	e7f8      	b.n	800d2be <set_Buzzer(bool)+0x12>
 800d2cc:	50000800 	.word	0x50000800

0800d2d0 <init_GPIO()>:
	GPIO_Init_Info target_gpio[] = {
 800d2d0:	228a      	movs	r2, #138	; 0x8a
{
 800d2d2:	b5f0      	push	{r4, r5, r6, r7, lr}
	GPIO_Init_Info target_gpio[] = {
 800d2d4:	2520      	movs	r5, #32
{
 800d2d6:	4c56      	ldr	r4, [pc, #344]	; (800d430 <init_GPIO()+0x160>)
	GPIO_Init_Info target_gpio[] = {
 800d2d8:	4f56      	ldr	r7, [pc, #344]	; (800d434 <init_GPIO()+0x164>)
{
 800d2da:	44a5      	add	sp, r4
	GPIO_Init_Info target_gpio[] = {
 800d2dc:	2100      	movs	r1, #0
 800d2de:	0092      	lsls	r2, r2, #2
 800d2e0:	4668      	mov	r0, sp
 800d2e2:	f7f9 fef1 	bl	80070c8 <memset>
 800d2e6:	971e      	str	r7, [sp, #120]	; 0x78
 800d2e8:	9724      	str	r7, [sp, #144]	; 0x90
 800d2ea:	972a      	str	r7, [sp, #168]	; 0xa8
 800d2ec:	9730      	str	r7, [sp, #192]	; 0xc0
 800d2ee:	2740      	movs	r7, #64	; 0x40
 800d2f0:	2680      	movs	r6, #128	; 0x80
 800d2f2:	46ac      	mov	ip, r5
 800d2f4:	9731      	str	r7, [sp, #196]	; 0xc4
 800d2f6:	2780      	movs	r7, #128	; 0x80
 800d2f8:	0236      	lsls	r6, r6, #8
 800d2fa:	9601      	str	r6, [sp, #4]
 800d2fc:	4666      	mov	r6, ip
 800d2fe:	2203      	movs	r2, #3
 800d300:	21a0      	movs	r1, #160	; 0xa0
 800d302:	017f      	lsls	r7, r7, #5
 800d304:	9737      	str	r7, [sp, #220]	; 0xdc
 800d306:	2780      	movs	r7, #128	; 0x80
 800d308:	2301      	movs	r3, #1
 800d30a:	2008      	movs	r0, #8
 800d30c:	962b      	str	r6, [sp, #172]	; 0xac
 800d30e:	2680      	movs	r6, #128	; 0x80
 800d310:	05c9      	lsls	r1, r1, #23
 800d312:	9205      	str	r2, [sp, #20]
 800d314:	3204      	adds	r2, #4
 800d316:	9100      	str	r1, [sp, #0]
 800d318:	9106      	str	r1, [sp, #24]
 800d31a:	9207      	str	r2, [sp, #28]
 800d31c:	4946      	ldr	r1, [pc, #280]	; (800d438 <init_GPIO()+0x168>)
 800d31e:	4a47      	ldr	r2, [pc, #284]	; (800d43c <init_GPIO()+0x16c>)
 800d320:	9519      	str	r5, [sp, #100]	; 0x64
 800d322:	01bf      	lsls	r7, r7, #6
 800d324:	3d10      	subs	r5, #16
 800d326:	9302      	str	r3, [sp, #8]
 800d328:	900d      	str	r0, [sp, #52]	; 0x34
 800d32a:	930e      	str	r3, [sp, #56]	; 0x38
 800d32c:	930f      	str	r3, [sp, #60]	; 0x3c
 800d32e:	9313      	str	r3, [sp, #76]	; 0x4c
 800d330:	9314      	str	r3, [sp, #80]	; 0x50
 800d332:	931a      	str	r3, [sp, #104]	; 0x68
 800d334:	901f      	str	r0, [sp, #124]	; 0x7c
 800d336:	9320      	str	r3, [sp, #128]	; 0x80
 800d338:	9525      	str	r5, [sp, #148]	; 0x94
 800d33a:	9326      	str	r3, [sp, #152]	; 0x98
 800d33c:	932c      	str	r3, [sp, #176]	; 0xb0
 800d33e:	9332      	str	r3, [sp, #200]	; 0xc8
 800d340:	9338      	str	r3, [sp, #224]	; 0xe0
 800d342:	910c      	str	r1, [sp, #48]	; 0x30
 800d344:	9212      	str	r2, [sp, #72]	; 0x48
 800d346:	9118      	str	r1, [sp, #96]	; 0x60
 800d348:	9236      	str	r2, [sp, #216]	; 0xd8
 800d34a:	923c      	str	r2, [sp, #240]	; 0xf0
 800d34c:	973d      	str	r7, [sp, #244]	; 0xf4
 800d34e:	2702      	movs	r7, #2
 800d350:	0136      	lsls	r6, r6, #4
 800d352:	24c0      	movs	r4, #192	; 0xc0
 800d354:	46b4      	mov	ip, r6
 800d356:	964f      	str	r6, [sp, #316]	; 0x13c
 800d358:	466e      	mov	r6, sp
 800d35a:	9743      	str	r7, [sp, #268]	; 0x10c
 800d35c:	19ff      	adds	r7, r7, r7
 800d35e:	9749      	str	r7, [sp, #292]	; 0x124
 800d360:	4f37      	ldr	r7, [pc, #220]	; (800d440 <init_GPIO()+0x170>)
 800d362:	0064      	lsls	r4, r4, #1
 800d364:	5137      	str	r7, [r6, r4]
 800d366:	9754      	str	r7, [sp, #336]	; 0x150
 800d368:	27c2      	movs	r7, #194	; 0xc2
 800d36a:	007f      	lsls	r7, r7, #1
 800d36c:	51f5      	str	r5, [r6, r7]
 800d36e:	955b      	str	r5, [sp, #364]	; 0x16c
 800d370:	3589      	adds	r5, #137	; 0x89
 800d372:	35ff      	adds	r5, #255	; 0xff
 800d374:	5172      	str	r2, [r6, r5]
 800d376:	3504      	adds	r5, #4
 800d378:	5170      	str	r0, [r6, r5]
 800d37a:	3504      	adds	r5, #4
 800d37c:	5173      	str	r3, [r6, r5]
 800d37e:	26a0      	movs	r6, #160	; 0xa0
 800d380:	466c      	mov	r4, sp
 800d382:	3510      	adds	r5, #16
 800d384:	05f6      	lsls	r6, r6, #23
 800d386:	5166      	str	r6, [r4, r5]
 800d388:	24da      	movs	r4, #218	; 0xda
 800d38a:	466d      	mov	r5, sp
 800d38c:	0064      	lsls	r4, r4, #1
 800d38e:	5128      	str	r0, [r5, r4]
 800d390:	24e4      	movs	r4, #228	; 0xe4
 800d392:	2680      	movs	r6, #128	; 0x80
 800d394:	2780      	movs	r7, #128	; 0x80
 800d396:	9055      	str	r0, [sp, #340]	; 0x154
 800d398:	30b1      	adds	r0, #177	; 0xb1
 800d39a:	30ff      	adds	r0, #255	; 0xff
 800d39c:	502b      	str	r3, [r5, r0]
 800d39e:	4829      	ldr	r0, [pc, #164]	; (800d444 <init_GPIO()+0x174>)
 800d3a0:	0064      	lsls	r4, r4, #1
 800d3a2:	5128      	str	r0, [r5, r4]
 800d3a4:	0236      	lsls	r6, r6, #8
 800d3a6:	3404      	adds	r4, #4
 800d3a8:	512e      	str	r6, [r5, r4]
 800d3aa:	3404      	adds	r4, #4
 800d3ac:	512b      	str	r3, [r5, r4]
 800d3ae:	933e      	str	r3, [sp, #248]	; 0xf8
 800d3b0:	9344      	str	r3, [sp, #272]	; 0x110
 800d3b2:	934a      	str	r3, [sp, #296]	; 0x128
 800d3b4:	9356      	str	r3, [sp, #344]	; 0x158
 800d3b6:	935c      	str	r3, [sp, #368]	; 0x170
 800d3b8:	33e0      	adds	r3, #224	; 0xe0
 800d3ba:	33ff      	adds	r3, #255	; 0xff
 800d3bc:	50e8      	str	r0, [r5, r3]
 800d3be:	017f      	lsls	r7, r7, #5
 800d3c0:	3304      	adds	r3, #4
 800d3c2:	50ef      	str	r7, [r5, r3]
 800d3c4:	3314      	adds	r3, #20
 800d3c6:	466c      	mov	r4, sp
 800d3c8:	50e8      	str	r0, [r5, r3]
 800d3ca:	4665      	mov	r5, ip
 800d3cc:	3304      	adds	r3, #4
 800d3ce:	50e5      	str	r5, [r4, r3]
 800d3d0:	3314      	adds	r3, #20
 800d3d2:	50e0      	str	r0, [r4, r3]
 800d3d4:	2080      	movs	r0, #128	; 0x80
 800d3d6:	000e      	movs	r6, r1
 800d3d8:	0017      	movs	r7, r2
 800d3da:	3304      	adds	r3, #4
 800d3dc:	00c0      	lsls	r0, r0, #3
 800d3de:	9242      	str	r2, [sp, #264]	; 0x108
 800d3e0:	9248      	str	r2, [sp, #288]	; 0x120
 800d3e2:	924e      	str	r2, [sp, #312]	; 0x138
 800d3e4:	915a      	str	r1, [sp, #360]	; 0x168
 800d3e6:	50e0      	str	r0, [r4, r3]
	for(auto &target : target_gpio)
 800d3e8:	ad8a      	add	r5, sp, #552	; 0x228
		HAL_GPIO_Init(target.gpio, &target.init);
 800d3ea:	6820      	ldr	r0, [r4, #0]
 800d3ec:	1d21      	adds	r1, r4, #4
 800d3ee:	3418      	adds	r4, #24
 800d3f0:	f002 fe30 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : target_gpio)
 800d3f4:	42ac      	cmp	r4, r5
 800d3f6:	d1f8      	bne.n	800d3ea <init_GPIO()+0x11a>
	GPIOF->ODR |= _BV(4); //LED Driver Reset OFF
 800d3f8:	2310      	movs	r3, #16
 800d3fa:	6972      	ldr	r2, [r6, #20]
	set_Status_LED(STATUS_LED_TYPE::GREEN, false);
 800d3fc:	2100      	movs	r1, #0
	GPIOF->ODR |= _BV(4); //LED Driver Reset OFF
 800d3fe:	4313      	orrs	r3, r2
 800d400:	6173      	str	r3, [r6, #20]
	GPIOC->ODR |= _BV(0); //RS485 Power Enable
 800d402:	2301      	movs	r3, #1
 800d404:	697a      	ldr	r2, [r7, #20]
	set_Status_LED(STATUS_LED_TYPE::GREEN, false);
 800d406:	2003      	movs	r0, #3
	GPIOC->ODR |= _BV(0); //RS485 Power Enable
 800d408:	4313      	orrs	r3, r2
 800d40a:	617b      	str	r3, [r7, #20]
	set_Status_LED(STATUS_LED_TYPE::GREEN, false);
 800d40c:	f7ff fee2 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Status_LED(STATUS_LED_TYPE::BLUE, false);
 800d410:	2100      	movs	r1, #0
 800d412:	2004      	movs	r0, #4
 800d414:	f7ff fede 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Status_LED(STATUS_LED_TYPE::YELLOW, false);
 800d418:	2100      	movs	r1, #0
 800d41a:	2005      	movs	r0, #5
 800d41c:	f7ff feda 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Buzzer(false);
 800d420:	2000      	movs	r0, #0
 800d422:	f7ff ff43 	bl	800d2ac <set_Buzzer(bool)>
}
 800d426:	238b      	movs	r3, #139	; 0x8b
 800d428:	009b      	lsls	r3, r3, #2
 800d42a:	449d      	add	sp, r3
 800d42c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d42e:	46c0      	nop			; (mov r8, r8)
 800d430:	fffffdd4 	.word	0xfffffdd4
 800d434:	50001000 	.word	0x50001000
 800d438:	50001400 	.word	0x50001400
 800d43c:	50000800 	.word	0x50000800
 800d440:	50000c00 	.word	0x50000c00
 800d444:	50000400 	.word	0x50000400

0800d448 <set_DAC_Voltage(float)>:

	HAL_DAC_SetValue(&dac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, value);
}

void set_DAC_Voltage(float value)
{
 800d448:	b5d0      	push	{r4, r6, r7, lr}
	if(value > 3.3) return;
 800d44a:	f7f9 fca5 	bl	8006d98 <__aeabi_f2d>
 800d44e:	4a0d      	ldr	r2, [pc, #52]	; (800d484 <set_DAC_Voltage(float)+0x3c>)
 800d450:	4b0d      	ldr	r3, [pc, #52]	; (800d488 <set_DAC_Voltage(float)+0x40>)
 800d452:	0006      	movs	r6, r0
 800d454:	000f      	movs	r7, r1
 800d456:	f7f6 fe5b 	bl	8004110 <__aeabi_dcmpgt>
 800d45a:	1e04      	subs	r4, r0, #0
 800d45c:	d111      	bne.n	800d482 <set_DAC_Voltage(float)+0x3a>

	uint16_t reg_value = (value / 3.3) * 4095;
 800d45e:	4a09      	ldr	r2, [pc, #36]	; (800d484 <set_DAC_Voltage(float)+0x3c>)
 800d460:	4b09      	ldr	r3, [pc, #36]	; (800d488 <set_DAC_Voltage(float)+0x40>)
 800d462:	0030      	movs	r0, r6
 800d464:	0039      	movs	r1, r7
 800d466:	f7f8 fa2d 	bl	80058c4 <__aeabi_ddiv>
 800d46a:	2200      	movs	r2, #0
 800d46c:	4b07      	ldr	r3, [pc, #28]	; (800d48c <set_DAC_Voltage(float)+0x44>)
 800d46e:	f7f8 fe2f 	bl	80060d0 <__aeabi_dmul>
 800d472:	f7f6 fed3 	bl	800421c <__aeabi_d2uiz>

	HAL_DAC_SetValue(&dac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, reg_value);
 800d476:	0022      	movs	r2, r4
 800d478:	b283      	uxth	r3, r0
 800d47a:	0021      	movs	r1, r4
 800d47c:	4804      	ldr	r0, [pc, #16]	; (800d490 <set_DAC_Voltage(float)+0x48>)
 800d47e:	f002 fbc6 	bl	800fc0e <HAL_DAC_SetValue>
}
 800d482:	bdd0      	pop	{r4, r6, r7, pc}
 800d484:	66666666 	.word	0x66666666
 800d488:	400a6666 	.word	0x400a6666
 800d48c:	40affe00 	.word	0x40affe00
 800d490:	20000894 	.word	0x20000894

0800d494 <set_GPS_Reset(bool)>:

void set_GPS_Reset(bool enable)
{
	if(enable)
 800d494:	4b05      	ldr	r3, [pc, #20]	; (800d4ac <set_GPS_Reset(bool)+0x18>)
 800d496:	2208      	movs	r2, #8
	{
		GPIOD->ODR &= ~_BV(3);
 800d498:	6959      	ldr	r1, [r3, #20]
	if(enable)
 800d49a:	2800      	cmp	r0, #0
 800d49c:	d002      	beq.n	800d4a4 <set_GPS_Reset(bool)+0x10>
		GPIOD->ODR &= ~_BV(3);
 800d49e:	4391      	bics	r1, r2
 800d4a0:	6159      	str	r1, [r3, #20]
	}
	else
	{
		GPIOD->ODR |= _BV(3);
	}
}
 800d4a2:	4770      	bx	lr
		GPIOD->ODR |= _BV(3);
 800d4a4:	430a      	orrs	r2, r1
 800d4a6:	615a      	str	r2, [r3, #20]
}
 800d4a8:	e7fb      	b.n	800d4a2 <set_GPS_Reset(bool)+0xe>
 800d4aa:	46c0      	nop			; (mov r8, r8)
 800d4ac:	50000c00 	.word	0x50000c00

0800d4b0 <set_Isolated_RS485_TX_Enable(bool)>:

void set_Isolated_RS485_TX_Enable(bool enable)
{
	if(enable)
 800d4b0:	4b05      	ldr	r3, [pc, #20]	; (800d4c8 <set_Isolated_RS485_TX_Enable(bool)+0x18>)
 800d4b2:	2220      	movs	r2, #32
	{
		GPIOF->ODR |= _BV(5);
 800d4b4:	6959      	ldr	r1, [r3, #20]
	if(enable)
 800d4b6:	2800      	cmp	r0, #0
 800d4b8:	d002      	beq.n	800d4c0 <set_Isolated_RS485_TX_Enable(bool)+0x10>
		GPIOF->ODR |= _BV(5);
 800d4ba:	430a      	orrs	r2, r1
 800d4bc:	615a      	str	r2, [r3, #20]
	}
	else
	{
		GPIOF->ODR &= ~_BV(5);
	}
}
 800d4be:	4770      	bx	lr
		GPIOF->ODR &= ~_BV(5);
 800d4c0:	4391      	bics	r1, r2
 800d4c2:	6159      	str	r1, [r3, #20]
}
 800d4c4:	e7fb      	b.n	800d4be <set_Isolated_RS485_TX_Enable(bool)+0xe>
 800d4c6:	46c0      	nop			; (mov r8, r8)
 800d4c8:	50001400 	.word	0x50001400

0800d4cc <update_Status_LED()>:
	}
	printf("\n");
}

void update_Status_LED()
{
 800d4cc:	b570      	push	{r4, r5, r6, lr}
	static bool led_status = false;
	static uint32_t last_tick = HAL_GetTick();
 800d4ce:	2601      	movs	r6, #1
 800d4d0:	4c0f      	ldr	r4, [pc, #60]	; (800d510 <update_Status_LED()+0x44>)
 800d4d2:	4d10      	ldr	r5, [pc, #64]	; (800d514 <update_Status_LED()+0x48>)
 800d4d4:	6823      	ldr	r3, [r4, #0]
 800d4d6:	4233      	tst	r3, r6
 800d4d8:	d103      	bne.n	800d4e2 <update_Status_LED()+0x16>
 800d4da:	f002 fad5 	bl	800fa88 <HAL_GetTick>
 800d4de:	6026      	str	r6, [r4, #0]
 800d4e0:	6028      	str	r0, [r5, #0]
	uint32_t current_tick = HAL_GetTick();
 800d4e2:	f002 fad1 	bl	800fa88 <HAL_GetTick>
 800d4e6:	0004      	movs	r4, r0

	set_Status_LED(STATUS_LED_TYPE::V24_STATUS, get_P24V_PG_Status());
 800d4e8:	f7ff fe62 	bl	800d1b0 <get_P24V_PG_Status()>
 800d4ec:	0001      	movs	r1, r0
 800d4ee:	2001      	movs	r0, #1
 800d4f0:	f7ff fe70 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
	bool flag = ((current_tick - last_tick) < 200);
 800d4f4:	682b      	ldr	r3, [r5, #0]
 800d4f6:	1ae3      	subs	r3, r4, r3
	if(!flag)
 800d4f8:	2bc7      	cmp	r3, #199	; 0xc7
 800d4fa:	d908      	bls.n	800d50e <update_Status_LED()+0x42>
	{
		led_status ^= true;
 800d4fc:	2101      	movs	r1, #1
 800d4fe:	4b06      	ldr	r3, [pc, #24]	; (800d518 <update_Status_LED()+0x4c>)
		last_tick = current_tick;
		set_Status_LED(STATUS_LED_TYPE::GREEN, led_status);
 800d500:	2003      	movs	r0, #3
		led_status ^= true;
 800d502:	781a      	ldrb	r2, [r3, #0]
		last_tick = current_tick;
 800d504:	602c      	str	r4, [r5, #0]
		led_status ^= true;
 800d506:	4051      	eors	r1, r2
 800d508:	7019      	strb	r1, [r3, #0]
		set_Status_LED(STATUS_LED_TYPE::GREEN, led_status);
 800d50a:	f7ff fe63 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
	}
}
 800d50e:	bd70      	pop	{r4, r5, r6, pc}
 800d510:	200007e4 	.word	0x200007e4
 800d514:	20000b14 	.word	0x20000b14
 800d518:	20000b10 	.word	0x20000b10

0800d51c <USART1_IRQHandler>:

// IRQ Handler //
extern "C" void USART1_IRQHandler(void)
{
 800d51c:	b510      	push	{r4, lr}
	HAL_UART_IRQHandler(&uart[0]);
 800d51e:	4802      	ldr	r0, [pc, #8]	; (800d528 <USART1_IRQHandler+0xc>)
 800d520:	f003 ffaa 	bl	8011478 <HAL_UART_IRQHandler>
}
 800d524:	bd10      	pop	{r4, pc}
 800d526:	46c0      	nop			; (mov r8, r8)
 800d528:	200008b8 	.word	0x200008b8

0800d52c <USART2_LPUART2_IRQHandler>:

extern "C" void USART2_LPUART2_IRQHandler(void)
{
 800d52c:	b510      	push	{r4, lr}
	HAL_UART_IRQHandler(&uart[1]);
 800d52e:	4802      	ldr	r0, [pc, #8]	; (800d538 <USART2_LPUART2_IRQHandler+0xc>)
 800d530:	f003 ffa2 	bl	8011478 <HAL_UART_IRQHandler>
}
 800d534:	bd10      	pop	{r4, pc}
 800d536:	46c0      	nop			; (mov r8, r8)
 800d538:	2000094c 	.word	0x2000094c

0800d53c <USART3_4_5_6_LPUART1_IRQHandler>:

extern "C" void USART3_4_5_6_LPUART1_IRQHandler()
{
 800d53c:	b510      	push	{r4, lr}
	HAL_UART_IRQHandler(&uart[2]);
 800d53e:	4803      	ldr	r0, [pc, #12]	; (800d54c <USART3_4_5_6_LPUART1_IRQHandler+0x10>)
 800d540:	f003 ff9a 	bl	8011478 <HAL_UART_IRQHandler>
	HAL_UART_IRQHandler(&uart[3]);
 800d544:	4802      	ldr	r0, [pc, #8]	; (800d550 <USART3_4_5_6_LPUART1_IRQHandler+0x14>)
 800d546:	f003 ff97 	bl	8011478 <HAL_UART_IRQHandler>
 800d54a:	bd10      	pop	{r4, pc}
 800d54c:	200009e0 	.word	0x200009e0
 800d550:	20000a74 	.word	0x20000a74

0800d554 <_GLOBAL__sub_I_Error_Handler>:


class MXC6655
{
public:
	MXC6655(I2C_HandleTypeDef *i2c, uint8_t target_address) : i2c(i2c), target_address(target_address) {}
 800d554:	4b02      	ldr	r3, [pc, #8]	; (800d560 <_GLOBAL__sub_I_Error_Handler+0xc>)
 800d556:	4a03      	ldr	r2, [pc, #12]	; (800d564 <_GLOBAL__sub_I_Error_Handler+0x10>)
 800d558:	601a      	str	r2, [r3, #0]
 800d55a:	222a      	movs	r2, #42	; 0x2a
 800d55c:	711a      	strb	r2, [r3, #4]
 800d55e:	4770      	bx	lr
 800d560:	20000b08 	.word	0x20000b08
 800d564:	200007ec 	.word	0x200007ec

0800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>:
 */

#include <checksum.h>

uint8_t get_XOR_Checksum(uint8_t *data, uint16_t length, uint8_t init_value)
{
 800d568:	b510      	push	{r4, lr}
	uint8_t checksum = init_value;
 800d56a:	2300      	movs	r3, #0
{
 800d56c:	0004      	movs	r4, r0
 800d56e:	0010      	movs	r0, r2
	for(uint16_t i = 0; i < length; i++)
 800d570:	b29a      	uxth	r2, r3
 800d572:	4291      	cmp	r1, r2
 800d574:	d903      	bls.n	800d57e <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)+0x16>
	{
		checksum ^= data[i];
 800d576:	5ce2      	ldrb	r2, [r4, r3]
 800d578:	3301      	adds	r3, #1
 800d57a:	4050      	eors	r0, r2
	for(uint16_t i = 0; i < length; i++)
 800d57c:	e7f8      	b.n	800d570 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)+0x8>
	}

	return checksum;	
 800d57e:	bd10      	pop	{r4, pc}

0800d580 <Control_Interface_Board::init()>:
uint16_t Control_Interface_Board::led_value = 0x00;
uint16_t Control_Interface_Board::last_switch_value = 0xFFFF; //Active Low
uint16_t Control_Interface_Board::do_load_detect_threshold_ma = 300; //DO Open  , 150 mA        

void Control_Interface_Board::init()
{
 800d580:	b570      	push	{r4, r5, r6, lr}
 800d582:	4c19      	ldr	r4, [pc, #100]	; (800d5e8 <Control_Interface_Board::init()+0x68>)
 800d584:	0025      	movs	r5, r4
 800d586:	35c0      	adds	r5, #192	; 0xc0
	for(auto &target : digital_output_info)
	{
		HAL_GPIO_Init(target.gpio, &target.init);
 800d588:	6820      	ldr	r0, [r4, #0]
 800d58a:	1d21      	adds	r1, r4, #4
 800d58c:	3418      	adds	r4, #24
 800d58e:	f002 fd61 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : digital_output_info)
 800d592:	42ac      	cmp	r4, r5
 800d594:	d1f8      	bne.n	800d588 <Control_Interface_Board::init()+0x8>
 800d596:	4c15      	ldr	r4, [pc, #84]	; (800d5ec <Control_Interface_Board::init()+0x6c>)
 800d598:	0025      	movs	r5, r4
 800d59a:	35c0      	adds	r5, #192	; 0xc0
	}
	for(auto &target : digital_input_info)
	{
		HAL_GPIO_Init(target.gpio, &target.init);
 800d59c:	6820      	ldr	r0, [r4, #0]
 800d59e:	1d21      	adds	r1, r4, #4
 800d5a0:	3418      	adds	r4, #24
 800d5a2:	f002 fd57 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : digital_input_info)
 800d5a6:	42ac      	cmp	r4, r5
 800d5a8:	d1f8      	bne.n	800d59c <Control_Interface_Board::init()+0x1c>
 800d5aa:	4c11      	ldr	r4, [pc, #68]	; (800d5f0 <Control_Interface_Board::init()+0x70>)
 800d5ac:	0025      	movs	r5, r4
 800d5ae:	35c0      	adds	r5, #192	; 0xc0
	}
	for(auto &target : manual_control_input_info)
	{
		HAL_GPIO_Init(target.gpio, &target.init);
 800d5b0:	6820      	ldr	r0, [r4, #0]
 800d5b2:	1d21      	adds	r1, r4, #4
 800d5b4:	3418      	adds	r4, #24
 800d5b6:	f002 fd4d 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : manual_control_input_info)
 800d5ba:	42ac      	cmp	r4, r5
 800d5bc:	d1f8      	bne.n	800d5b0 <Control_Interface_Board::init()+0x30>
uint8_t Control_Interface_Board::set_DI_Threshold_Voltage(DI_THRESHOLD value)
{
	switch(value)
	{
		case DI_THRESHOLD::P18V:
			set_DAC_Voltage(1.5);
 800d5be:	20ff      	movs	r0, #255	; 0xff
 800d5c0:	0580      	lsls	r0, r0, #22
 800d5c2:	f7ff ff41 	bl	800d448 <set_DAC_Voltage(float)>
	adc.init(get_I2C_Handle(1), 0x20, 3.3);
 800d5c6:	2001      	movs	r0, #1
 800d5c8:	f7ff fdc4 	bl	800d154 <get_I2C_Handle(unsigned char)>
 800d5cc:	2220      	movs	r2, #32
 800d5ce:	0001      	movs	r1, r0
 800d5d0:	4b08      	ldr	r3, [pc, #32]	; (800d5f4 <Control_Interface_Board::init()+0x74>)
 800d5d2:	4809      	ldr	r0, [pc, #36]	; (800d5f8 <Control_Interface_Board::init()+0x78>)
 800d5d4:	f002 f8e6 	bl	800f7a4 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)>
 800d5d8:	2300      	movs	r3, #0
		target = 1650; //1.65V
 800d5da:	4a08      	ldr	r2, [pc, #32]	; (800d5fc <Control_Interface_Board::init()+0x7c>)
 800d5dc:	4908      	ldr	r1, [pc, #32]	; (800d600 <Control_Interface_Board::init()+0x80>)
 800d5de:	5299      	strh	r1, [r3, r2]
	for(auto &target : do_current_zero_point_mv)
 800d5e0:	3302      	adds	r3, #2
 800d5e2:	2b10      	cmp	r3, #16
 800d5e4:	d1fb      	bne.n	800d5de <Control_Interface_Board::init()+0x5e>
}
 800d5e6:	bd70      	pop	{r4, r5, r6, pc}
 800d5e8:	2000029c 	.word	0x2000029c
 800d5ec:	200001dc 	.word	0x200001dc
 800d5f0:	2000035c 	.word	0x2000035c
 800d5f4:	40533333 	.word	0x40533333
 800d5f8:	20000b30 	.word	0x20000b30
 800d5fc:	20000b20 	.word	0x20000b20
 800d600:	00000672 	.word	0x00000672

0800d604 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)>:
{
 800d604:	b510      	push	{r4, lr}
 800d606:	0004      	movs	r4, r0
	switch(value)
 800d608:	2801      	cmp	r0, #1
 800d60a:	d009      	beq.n	800d620 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x1c>
 800d60c:	2802      	cmp	r0, #2
 800d60e:	d00d      	beq.n	800d62c <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x28>
 800d610:	2800      	cmp	r0, #0
 800d612:	d10d      	bne.n	800d630 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x2c>
			set_DAC_Voltage(1.5);
 800d614:	20ff      	movs	r0, #255	; 0xff
 800d616:	0580      	lsls	r0, r0, #22
 800d618:	f7ff ff16 	bl	800d448 <set_DAC_Voltage(float)>

		default:
			return 1;
	}
	return 0;
}
 800d61c:	0020      	movs	r0, r4
 800d61e:	bd10      	pop	{r4, pc}
			set_DAC_Voltage(2.0);
 800d620:	2080      	movs	r0, #128	; 0x80
 800d622:	05c0      	lsls	r0, r0, #23
			set_DAC_Voltage(3.2);
 800d624:	f7ff ff10 	bl	800d448 <set_DAC_Voltage(float)>
	return 0;
 800d628:	2400      	movs	r4, #0
			break;
 800d62a:	e7f7      	b.n	800d61c <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x18>
			set_DAC_Voltage(3.2);
 800d62c:	4801      	ldr	r0, [pc, #4]	; (800d634 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x30>)
 800d62e:	e7f9      	b.n	800d624 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x20>
	switch(value)
 800d630:	2401      	movs	r4, #1
 800d632:	e7f3      	b.n	800d61c <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)+0x18>
 800d634:	404ccccd 	.word	0x404ccccd

0800d638 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>:

uint8_t Control_Interface_Board::set_DO_Status(uint8_t index, bool enable)
{
 800d638:	0002      	movs	r2, r0
 800d63a:	b570      	push	{r4, r5, r6, lr}
	if(index >= digital_channel_count) return 1;
 800d63c:	2001      	movs	r0, #1
 800d63e:	2a07      	cmp	r2, #7
 800d640:	d816      	bhi.n	800d670 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x38>

	auto &target = digital_output_info[index];
	
	if(enable)
 800d642:	3017      	adds	r0, #23
 800d644:	4350      	muls	r0, r2
 800d646:	4b0d      	ldr	r3, [pc, #52]	; (800d67c <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x44>)
 800d648:	4d0d      	ldr	r5, [pc, #52]	; (800d680 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x48>)
 800d64a:	58c4      	ldr	r4, [r0, r3]
 800d64c:	181b      	adds	r3, r3, r0
 800d64e:	2001      	movs	r0, #1
 800d650:	4090      	lsls	r0, r2
 800d652:	685e      	ldr	r6, [r3, #4]
 800d654:	b203      	sxth	r3, r0
 800d656:	2200      	movs	r2, #0
 800d658:	5ea8      	ldrsh	r0, [r5, r2]
	{
		target.gpio->ODR |= target.init.Pin;
 800d65a:	6962      	ldr	r2, [r4, #20]
	if(enable)
 800d65c:	2900      	cmp	r1, #0
 800d65e:	d008      	beq.n	800d672 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x3a>
		target.gpio->ODR |= target.init.Pin;
 800d660:	4332      	orrs	r2, r6
 800d662:	6162      	str	r2, [r4, #20]
		led_value |= _BV(index);
 800d664:	4318      	orrs	r0, r3
	}
	else
	{
		target.gpio->ODR &= ~target.init.Pin;
		led_value &= ~_BV(index);
 800d666:	b280      	uxth	r0, r0
 800d668:	8028      	strh	r0, [r5, #0]
	}
	set_LED_Driver_Value(led_value);
 800d66a:	f7ff fdf1 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
 800d66e:	2000      	movs	r0, #0

	return 0;
}
 800d670:	bd70      	pop	{r4, r5, r6, pc}
		target.gpio->ODR &= ~target.init.Pin;
 800d672:	43b2      	bics	r2, r6
 800d674:	6162      	str	r2, [r4, #20]
		led_value &= ~_BV(index);
 800d676:	4398      	bics	r0, r3
 800d678:	e7f5      	b.n	800d666 <Control_Interface_Board::set_DO_Status(unsigned char, bool)+0x2e>
 800d67a:	46c0      	nop			; (mov r8, r8)
 800d67c:	2000029c 	.word	0x2000029c
 800d680:	20000b80 	.word	0x20000b80

0800d684 <Control_Interface_Board::get_DI_Status(unsigned char)>:
	}
	printf("\n");
}

bool Control_Interface_Board::get_DI_Status(uint8_t index)
{
 800d684:	0001      	movs	r1, r0
	if(index >= digital_channel_count) return 1;
 800d686:	2001      	movs	r0, #1
 800d688:	2907      	cmp	r1, #7
 800d68a:	d80a      	bhi.n	800d6a2 <Control_Interface_Board::get_DI_Status(unsigned char)+0x1e>

	auto &target = digital_input_info[index];

	return (target.gpio->IDR & target.init.Pin);
 800d68c:	2218      	movs	r2, #24
 800d68e:	434a      	muls	r2, r1
 800d690:	4b04      	ldr	r3, [pc, #16]	; (800d6a4 <Control_Interface_Board::get_DI_Status(unsigned char)+0x20>)
 800d692:	58d1      	ldr	r1, [r2, r3]
 800d694:	189b      	adds	r3, r3, r2
 800d696:	6858      	ldr	r0, [r3, #4]
 800d698:	6909      	ldr	r1, [r1, #16]
 800d69a:	4008      	ands	r0, r1
 800d69c:	1e43      	subs	r3, r0, #1
 800d69e:	4198      	sbcs	r0, r3
 800d6a0:	b2c0      	uxtb	r0, r0
}
 800d6a2:	4770      	bx	lr
 800d6a4:	200001dc 	.word	0x200001dc

0800d6a8 <Control_Interface_Board::get_DO_Status(unsigned char)>:

bool Control_Interface_Board::get_DO_Status(uint8_t index)
{
 800d6a8:	0001      	movs	r1, r0
	if(index >= digital_channel_count) return false;
 800d6aa:	2000      	movs	r0, #0
 800d6ac:	2907      	cmp	r1, #7
 800d6ae:	d80a      	bhi.n	800d6c6 <Control_Interface_Board::get_DO_Status(unsigned char)+0x1e>

	auto &target = digital_output_info[index];	

	return (target.gpio->ODR & target.init.Pin);
 800d6b0:	2218      	movs	r2, #24
 800d6b2:	434a      	muls	r2, r1
 800d6b4:	4b04      	ldr	r3, [pc, #16]	; (800d6c8 <Control_Interface_Board::get_DO_Status(unsigned char)+0x20>)
 800d6b6:	58d1      	ldr	r1, [r2, r3]
 800d6b8:	189b      	adds	r3, r3, r2
 800d6ba:	6858      	ldr	r0, [r3, #4]
 800d6bc:	6949      	ldr	r1, [r1, #20]
 800d6be:	4008      	ands	r0, r1
 800d6c0:	1e43      	subs	r3, r0, #1
 800d6c2:	4198      	sbcs	r0, r3
 800d6c4:	b2c0      	uxtb	r0, r0
}
 800d6c6:	4770      	bx	lr
 800d6c8:	2000029c 	.word	0x2000029c

0800d6cc <Control_Interface_Board::get_Manual_Control_Status(unsigned char)>:

bool Control_Interface_Board::get_Manual_Control_Status(uint8_t index)
{
 800d6cc:	0001      	movs	r1, r0
	if(index >= digital_channel_count) return 1;
 800d6ce:	2001      	movs	r0, #1
 800d6d0:	2907      	cmp	r1, #7
 800d6d2:	d80a      	bhi.n	800d6ea <Control_Interface_Board::get_Manual_Control_Status(unsigned char)+0x1e>

	auto &target = manual_control_input_info[index];

	return (target.gpio->IDR & target.init.Pin);
 800d6d4:	2218      	movs	r2, #24
 800d6d6:	434a      	muls	r2, r1
 800d6d8:	4b04      	ldr	r3, [pc, #16]	; (800d6ec <Control_Interface_Board::get_Manual_Control_Status(unsigned char)+0x20>)
 800d6da:	58d1      	ldr	r1, [r2, r3]
 800d6dc:	189b      	adds	r3, r3, r2
 800d6de:	6858      	ldr	r0, [r3, #4]
 800d6e0:	6909      	ldr	r1, [r1, #16]
 800d6e2:	4008      	ands	r0, r1
 800d6e4:	1e43      	subs	r3, r0, #1
 800d6e6:	4198      	sbcs	r0, r3
 800d6e8:	b2c0      	uxtb	r0, r0
}
 800d6ea:	4770      	bx	lr
 800d6ec:	2000035c 	.word	0x2000035c

0800d6f0 <Control_Interface_Board::get_DO_Current_RAW(unsigned char)>:

float Control_Interface_Board::get_DO_Current_RAW(uint8_t index)
{
	return adc.get_Voltage(digital_channel_count - index - 1);
 800d6f0:	2107      	movs	r1, #7
{
 800d6f2:	b510      	push	{r4, lr}
	return adc.get_Voltage(digital_channel_count - index - 1);
 800d6f4:	1a09      	subs	r1, r1, r0
 800d6f6:	b2c9      	uxtb	r1, r1
 800d6f8:	4801      	ldr	r0, [pc, #4]	; (800d700 <Control_Interface_Board::get_DO_Current_RAW(unsigned char)+0x10>)
 800d6fa:	f002 f899 	bl	800f830 <TLA2528::get_Voltage(unsigned char)>
}
 800d6fe:	bd10      	pop	{r4, pc}
 800d700:	20000b30 	.word	0x20000b30

0800d704 <Control_Interface_Board::get_DO_Current_mA(unsigned char)>:

int16_t Control_Interface_Board::get_DO_Current_mA(uint8_t index)
{
 800d704:	b570      	push	{r4, r5, r6, lr}
 800d706:	0004      	movs	r4, r0
	int16_t raw_mv = get_DO_Current_RAW(index) * 1000;
 800d708:	f7ff fff2 	bl	800d6f0 <Control_Interface_Board::get_DO_Current_RAW(unsigned char)>
 800d70c:	4911      	ldr	r1, [pc, #68]	; (800d754 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x50>)
 800d70e:	f7f7 f9d5 	bl	8004abc <__aeabi_fmul>
 800d712:	f7f7 fccb 	bl	80050ac <__aeabi_f2iz>
 800d716:	b205      	sxth	r5, r0
	if(!get_DO_Status(index))
 800d718:	0020      	movs	r0, r4
 800d71a:	f7ff ffc5 	bl	800d6a8 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800d71e:	0064      	lsls	r4, r4, #1
 800d720:	4e0d      	ldr	r6, [pc, #52]	; (800d758 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x54>)
 800d722:	2800      	cmp	r0, #0
 800d724:	d100      	bne.n	800d728 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x24>
	{
		do_current_zero_point_mv[index] = raw_mv;
 800d726:	5335      	strh	r5, [r6, r4]
	}

	float current_a = ((float)raw_mv - do_current_zero_point_mv[index]) / 132;
 800d728:	0028      	movs	r0, r5
 800d72a:	f7f7 fcdf 	bl	80050ec <__aeabi_i2f>
 800d72e:	1c05      	adds	r5, r0, #0
 800d730:	5b30      	ldrh	r0, [r6, r4]
 800d732:	f7f7 fcdb 	bl	80050ec <__aeabi_i2f>
 800d736:	1c01      	adds	r1, r0, #0
 800d738:	1c28      	adds	r0, r5, #0
 800d73a:	f7f7 fad9 	bl	8004cf0 <__aeabi_fsub>
 800d73e:	4907      	ldr	r1, [pc, #28]	; (800d75c <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x58>)
 800d740:	f7f6 fff2 	bl	8004728 <__aeabi_fdiv>
	return (current_a * 1000);
 800d744:	4903      	ldr	r1, [pc, #12]	; (800d754 <Control_Interface_Board::get_DO_Current_mA(unsigned char)+0x50>)
 800d746:	f7f7 f9b9 	bl	8004abc <__aeabi_fmul>
 800d74a:	f7f7 fcaf 	bl	80050ac <__aeabi_f2iz>
 800d74e:	b200      	sxth	r0, r0
}
 800d750:	bd70      	pop	{r4, r5, r6, pc}
 800d752:	46c0      	nop			; (mov r8, r8)
 800d754:	447a0000 	.word	0x447a0000
 800d758:	20000b20 	.word	0x20000b20
 800d75c:	43040000 	.word	0x43040000

0800d760 <Control_Interface_Board::update_ADC_Value()>:

uint8_t Control_Interface_Board::update_ADC_Value()
{
 800d760:	b510      	push	{r4, lr}
	return adc.update_Value();
 800d762:	4802      	ldr	r0, [pc, #8]	; (800d76c <Control_Interface_Board::update_ADC_Value()+0xc>)
 800d764:	f002 f86e 	bl	800f844 <TLA2528::update_Value()>
}
 800d768:	bd10      	pop	{r4, pc}
 800d76a:	46c0      	nop			; (mov r8, r8)
 800d76c:	20000b30 	.word	0x20000b30

0800d770 <Control_Interface_Board::update_DI_Status()>:

void Control_Interface_Board::update_DI_Status()
{
 800d770:	b570      	push	{r4, r5, r6, lr}
 800d772:	240f      	movs	r4, #15
 800d774:	2601      	movs	r6, #1
	uint8_t offset = 15;
	for(uint8_t i = 0; i < digital_channel_count; i++)
	{
		if(get_DI_Status(i))
 800d776:	0025      	movs	r5, r4
 800d778:	1b28      	subs	r0, r5, r4
 800d77a:	b2c0      	uxtb	r0, r0
 800d77c:	f7ff ff82 	bl	800d684 <Control_Interface_Board::get_DI_Status(unsigned char)>
 800d780:	0033      	movs	r3, r6
 800d782:	40a3      	lsls	r3, r4
 800d784:	4a08      	ldr	r2, [pc, #32]	; (800d7a8 <Control_Interface_Board::update_DI_Status()+0x38>)
 800d786:	b21b      	sxth	r3, r3
 800d788:	2800      	cmp	r0, #0
 800d78a:	d009      	beq.n	800d7a0 <Control_Interface_Board::update_DI_Status()+0x30>
		{
			led_value |= _BV((offset - i));
 800d78c:	8810      	ldrh	r0, [r2, #0]
 800d78e:	4318      	orrs	r0, r3
 800d790:	b280      	uxth	r0, r0
 800d792:	3c01      	subs	r4, #1
 800d794:	8010      	strh	r0, [r2, #0]
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d796:	2c07      	cmp	r4, #7
 800d798:	d1ee      	bne.n	800d778 <Control_Interface_Board::update_DI_Status()+0x8>
		else
		{
			led_value &= ~_BV((offset - i));
		}
	}
	set_LED_Driver_Value(led_value);
 800d79a:	f7ff fd59 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
}
 800d79e:	bd70      	pop	{r4, r5, r6, pc}
			led_value &= ~_BV((offset - i));
 800d7a0:	8810      	ldrh	r0, [r2, #0]
 800d7a2:	4398      	bics	r0, r3
 800d7a4:	e7f5      	b.n	800d792 <Control_Interface_Board::update_DI_Status()+0x22>
 800d7a6:	46c0      	nop			; (mov r8, r8)
 800d7a8:	20000b80 	.word	0x20000b80

0800d7ac <Control_Interface_Board::update_DO_Status()>:

void Control_Interface_Board::update_DO_Status()
{
 800d7ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static uint32_t last_check_tick = HAL_GetTick();
 800d7ae:	2601      	movs	r6, #1
 800d7b0:	4d1e      	ldr	r5, [pc, #120]	; (800d82c <Control_Interface_Board::update_DO_Status()+0x80>)
 800d7b2:	4c1f      	ldr	r4, [pc, #124]	; (800d830 <Control_Interface_Board::update_DO_Status()+0x84>)
 800d7b4:	682b      	ldr	r3, [r5, #0]
 800d7b6:	4233      	tst	r3, r6
 800d7b8:	d103      	bne.n	800d7c2 <Control_Interface_Board::update_DO_Status()+0x16>
 800d7ba:	f002 f965 	bl	800fa88 <HAL_GetTick>
 800d7be:	602e      	str	r6, [r5, #0]
 800d7c0:	6020      	str	r0, [r4, #0]
	uint32_t current_tick = HAL_GetTick();
 800d7c2:	f002 f961 	bl	800fa88 <HAL_GetTick>
	if((current_tick - last_check_tick) < 300) return;
 800d7c6:	2296      	movs	r2, #150	; 0x96
 800d7c8:	6823      	ldr	r3, [r4, #0]
 800d7ca:	0052      	lsls	r2, r2, #1
 800d7cc:	1ac3      	subs	r3, r0, r3
 800d7ce:	4293      	cmp	r3, r2
 800d7d0:	d32b      	bcc.n	800d82a <Control_Interface_Board::update_DO_Status()+0x7e>
	last_check_tick = current_tick;

	static bool blink_status = false;
	blink_status ^= true;
 800d7d2:	2501      	movs	r5, #1
	last_check_tick = current_tick;
 800d7d4:	6020      	str	r0, [r4, #0]
	blink_status ^= true;
 800d7d6:	2400      	movs	r4, #0
 800d7d8:	4e16      	ldr	r6, [pc, #88]	; (800d834 <Control_Interface_Board::update_DO_Status()+0x88>)
 800d7da:	7833      	ldrb	r3, [r6, #0]
 800d7dc:	406b      	eors	r3, r5
 800d7de:	7033      	strb	r3, [r6, #0]

	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d7e0:	b2e7      	uxtb	r7, r4
	{
		if(!get_DO_Status(i)) { continue; }
 800d7e2:	0038      	movs	r0, r7
 800d7e4:	f7ff ff60 	bl	800d6a8 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800d7e8:	2800      	cmp	r0, #0
 800d7ea:	d01b      	beq.n	800d824 <Control_Interface_Board::update_DO_Status()+0x78>

		int16_t value = get_DO_Current_mA(i);
 800d7ec:	0038      	movs	r0, r7
 800d7ee:	f7ff ff89 	bl	800d704 <Control_Interface_Board::get_DO_Current_mA(unsigned char)>
 800d7f2:	1e02      	subs	r2, r0, #0
		if(value < 0) { value *= -1; }
 800d7f4:	da01      	bge.n	800d7fa <Control_Interface_Board::update_DO_Status()+0x4e>
 800d7f6:	4242      	negs	r2, r0
 800d7f8:	b212      	sxth	r2, r2

		//Digital Output Enable, Load NOT Detected, LED Blink
		if(value <= do_load_detect_threshold_ma)
 800d7fa:	0028      	movs	r0, r5
 800d7fc:	40a0      	lsls	r0, r4
 800d7fe:	490e      	ldr	r1, [pc, #56]	; (800d838 <Control_Interface_Board::update_DO_Status()+0x8c>)
 800d800:	b200      	sxth	r0, r0
 800d802:	2700      	movs	r7, #0
 800d804:	5fcb      	ldrsh	r3, [r1, r7]
 800d806:	4f0d      	ldr	r7, [pc, #52]	; (800d83c <Control_Interface_Board::update_DO_Status()+0x90>)
 800d808:	883f      	ldrh	r7, [r7, #0]
 800d80a:	42ba      	cmp	r2, r7
 800d80c:	dc02      	bgt.n	800d814 <Control_Interface_Board::update_DO_Status()+0x68>
		{
			if(blink_status)
 800d80e:	7832      	ldrb	r2, [r6, #0]
 800d810:	2a00      	cmp	r2, #0
 800d812:	d002      	beq.n	800d81a <Control_Interface_Board::update_DO_Status()+0x6e>
			}
			set_LED_Driver_Value(led_value);
		}
		else
		{
			led_value |= _BV(i);
 800d814:	4318      	orrs	r0, r3
 800d816:	b280      	uxth	r0, r0
 800d818:	e001      	b.n	800d81e <Control_Interface_Board::update_DO_Status()+0x72>
				led_value &= ~_BV(i);
 800d81a:	4383      	bics	r3, r0
 800d81c:	b298      	uxth	r0, r3
			led_value |= _BV(i);
 800d81e:	8008      	strh	r0, [r1, #0]
			set_LED_Driver_Value(led_value);
 800d820:	f7ff fd16 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d824:	3401      	adds	r4, #1
 800d826:	2c08      	cmp	r4, #8
 800d828:	d1da      	bne.n	800d7e0 <Control_Interface_Board::update_DO_Status()+0x34>
		}
	}
}
 800d82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d82c:	20000b18 	.word	0x20000b18
 800d830:	20000b84 	.word	0x20000b84
 800d834:	20000b82 	.word	0x20000b82
 800d838:	20000b80 	.word	0x20000b80
 800d83c:	2000041c 	.word	0x2000041c

0800d840 <Control_Interface_Board::update_Manual_Switch_Status()>:

void Control_Interface_Board::update_Manual_Switch_Status()
{
 800d840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	static uint32_t last_check_tick = HAL_GetTick();
 800d842:	2601      	movs	r6, #1
 800d844:	4d1a      	ldr	r5, [pc, #104]	; (800d8b0 <Control_Interface_Board::update_Manual_Switch_Status()+0x70>)
 800d846:	4c1b      	ldr	r4, [pc, #108]	; (800d8b4 <Control_Interface_Board::update_Manual_Switch_Status()+0x74>)
 800d848:	682b      	ldr	r3, [r5, #0]
 800d84a:	4233      	tst	r3, r6
 800d84c:	d103      	bne.n	800d856 <Control_Interface_Board::update_Manual_Switch_Status()+0x16>
 800d84e:	f002 f91b 	bl	800fa88 <HAL_GetTick>
 800d852:	602e      	str	r6, [r5, #0]
 800d854:	6020      	str	r0, [r4, #0]
	uint32_t current_tick = HAL_GetTick();
 800d856:	f002 f917 	bl	800fa88 <HAL_GetTick>
	if((current_tick - last_check_tick) < 100) return;
 800d85a:	6823      	ldr	r3, [r4, #0]
 800d85c:	1ac3      	subs	r3, r0, r3
 800d85e:	2b63      	cmp	r3, #99	; 0x63
 800d860:	d921      	bls.n	800d8a6 <Control_Interface_Board::update_Manual_Switch_Status()+0x66>
	last_check_tick = current_tick;
 800d862:	6020      	str	r0, [r4, #0]

	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d864:	2601      	movs	r6, #1
	last_check_tick = current_tick;
 800d866:	2400      	movs	r4, #0
 800d868:	b2e7      	uxtb	r7, r4
	{
		if(get_Manual_Control_Status(i))
 800d86a:	0038      	movs	r0, r7
 800d86c:	f7ff ff2e 	bl	800d6cc <Control_Interface_Board::get_Manual_Control_Status(unsigned char)>
 800d870:	0033      	movs	r3, r6
 800d872:	40a3      	lsls	r3, r4
 800d874:	4d10      	ldr	r5, [pc, #64]	; (800d8b8 <Control_Interface_Board::update_Manual_Switch_Status()+0x78>)
 800d876:	b21b      	sxth	r3, r3
 800d878:	9301      	str	r3, [sp, #4]
		{
			if(!(last_switch_value & _BV(i)))
 800d87a:	882b      	ldrh	r3, [r5, #0]
		if(get_Manual_Control_Status(i))
 800d87c:	2800      	cmp	r0, #0
 800d87e:	d013      	beq.n	800d8a8 <Control_Interface_Board::update_Manual_Switch_Status()+0x68>
			if(!(last_switch_value & _BV(i)))
 800d880:	4123      	asrs	r3, r4
 800d882:	4233      	tst	r3, r6
 800d884:	d107      	bne.n	800d896 <Control_Interface_Board::update_Manual_Switch_Status()+0x56>
			{
				set_DO_Status(i, !get_DO_Status(i));
 800d886:	0038      	movs	r0, r7
 800d888:	f7ff ff0e 	bl	800d6a8 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800d88c:	4070      	eors	r0, r6
 800d88e:	b2c1      	uxtb	r1, r0
 800d890:	0038      	movs	r0, r7
 800d892:	f7ff fed1 	bl	800d638 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>
			}
			last_switch_value |= _BV(i);
 800d896:	882b      	ldrh	r3, [r5, #0]
 800d898:	9a01      	ldr	r2, [sp, #4]
 800d89a:	431a      	orrs	r2, r3
 800d89c:	0013      	movs	r3, r2
 800d89e:	3401      	adds	r4, #1
		}
		else
		{
			last_switch_value &= ~_BV(i);
 800d8a0:	802b      	strh	r3, [r5, #0]
	for(uint8_t i = 0; i < digital_channel_count; i++)
 800d8a2:	2c08      	cmp	r4, #8
 800d8a4:	d1e0      	bne.n	800d868 <Control_Interface_Board::update_Manual_Switch_Status()+0x28>
		}
	}
}
 800d8a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
			last_switch_value &= ~_BV(i);
 800d8a8:	9a01      	ldr	r2, [sp, #4]
 800d8aa:	4393      	bics	r3, r2
 800d8ac:	e7f7      	b.n	800d89e <Control_Interface_Board::update_Manual_Switch_Status()+0x5e>
 800d8ae:	46c0      	nop			; (mov r8, r8)
 800d8b0:	20000b1c 	.word	0x20000b1c
 800d8b4:	20000b88 	.word	0x20000b88
 800d8b8:	200001d8 	.word	0x200001d8

0800d8bc <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:

uint8_t Control_Interface_Board::Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800d8bc:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch(request->header.command)
 800d8be:	7848      	ldrb	r0, [r1, #1]
{
 800d8c0:	000e      	movs	r6, r1
 800d8c2:	0015      	movs	r5, r2
 800d8c4:	b08b      	sub	sp, #44	; 0x2c
	switch(request->header.command)
 800d8c6:	2833      	cmp	r0, #51	; 0x33
 800d8c8:	d80a      	bhi.n	800d8e0 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
 800d8ca:	2402      	movs	r4, #2
 800d8cc:	282f      	cmp	r0, #47	; 0x2f
 800d8ce:	d94c      	bls.n	800d96a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
 800d8d0:	3831      	subs	r0, #49	; 0x31
 800d8d2:	788c      	ldrb	r4, [r1, #2]
 800d8d4:	2802      	cmp	r0, #2
 800d8d6:	d81e      	bhi.n	800d916 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x5a>
 800d8d8:	f7f6 fa66 	bl	8003da8 <__gnu_thumb1_case_uqi>
 800d8dc:	4a37      	.short	0x4a37
 800d8de:	7b          	.byte	0x7b
 800d8df:	00          	.byte	0x00
 800d8e0:	2842      	cmp	r0, #66	; 0x42
 800d8e2:	d100      	bne.n	800d8e6 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2a>
 800d8e4:	e08b      	b.n	800d9fe <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x142>
 800d8e6:	2402      	movs	r4, #2
 800d8e8:	2844      	cmp	r0, #68	; 0x44
 800d8ea:	d13e      	bne.n	800d96a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			break;
		}

		case Protocol::COMMAND::DO_WRITE_ALL:
		{
			if(request->header.data_length != digital_channel_count) return 1;
 800d8ec:	788b      	ldrb	r3, [r1, #2]
 800d8ee:	2b08      	cmp	r3, #8
 800d8f0:	d12d      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
 800d8f2:	2700      	movs	r7, #0

			for(uint8_t i = 0; i < digital_channel_count; i++)
			{
				if(Control_Interface_Board::set_DO_Status(i, request->data[i])) return 1;
 800d8f4:	1cf3      	adds	r3, r6, #3
 800d8f6:	5dd9      	ldrb	r1, [r3, r7]
 800d8f8:	b2f8      	uxtb	r0, r7
 800d8fa:	1e4b      	subs	r3, r1, #1
 800d8fc:	4199      	sbcs	r1, r3
 800d8fe:	b2c9      	uxtb	r1, r1
 800d900:	f7ff fe9a 	bl	800d638 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>
 800d904:	1e04      	subs	r4, r0, #0
 800d906:	d122      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800d908:	3701      	adds	r7, #1
 800d90a:	2f08      	cmp	r7, #8
 800d90c:	d1f2      	bne.n	800d8f4 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x38>
			}
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800d90e:	2324      	movs	r3, #36	; 0x24
			printf("DO Write All Request\n");
 800d910:	4850      	ldr	r0, [pc, #320]	; (800da54 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x198>)
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800d912:	706b      	strb	r3, [r5, #1]
			printf("DO Write All Request\n");
 800d914:	e09b      	b.n	800da4e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x192>
			if(request->header.data_length != 1) return 1;
 800d916:	2c01      	cmp	r4, #1
 800d918:	d119      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			uint8_t number = request->data[0];
 800d91a:	78ce      	ldrb	r6, [r1, #3]
			if(!number || (number > digital_channel_count)) return 1;
 800d91c:	1e70      	subs	r0, r6, #1
 800d91e:	b2c0      	uxtb	r0, r0
 800d920:	2807      	cmp	r0, #7
 800d922:	d814      	bhi.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::DI_RESPONSE;
 800d924:	2340      	movs	r3, #64	; 0x40
 800d926:	7053      	strb	r3, [r2, #1]
			bool value = Control_Interface_Board::get_DI_Status(number - 1);
 800d928:	f7ff feac 	bl	800d684 <Control_Interface_Board::get_DI_Status(unsigned char)>
 800d92c:	ab02      	add	r3, sp, #8
			response.init_Data((uint8_t*)&value, 1);
 800d92e:	0019      	movs	r1, r3
			bool value = Control_Interface_Board::get_DI_Status(number - 1);
 800d930:	7018      	strb	r0, [r3, #0]
			response.init_Data((uint8_t*)&value, 1);
 800d932:	0022      	movs	r2, r4
 800d934:	0028      	movs	r0, r5
 800d936:	f000 fe9c 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			printf("DI%d Read Request, Status: %d\n", number, value);
 800d93a:	ab02      	add	r3, sp, #8
 800d93c:	0031      	movs	r1, r6
 800d93e:	781a      	ldrb	r2, [r3, #0]
 800d940:	4845      	ldr	r0, [pc, #276]	; (800da58 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x19c>)
 800d942:	f7fa fab1 	bl	8007ea8 <iprintf>
		}

		default:
			return 2;
	}
	return 0;
 800d946:	2400      	movs	r4, #0
 800d948:	e00f      	b.n	800d96a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			if(request->header.data_length != 1) return 1;
 800d94a:	2c01      	cmp	r4, #1
 800d94c:	d001      	beq.n	800d952 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x96>
			if(request->header.data_length) return 1;
 800d94e:	2401      	movs	r4, #1
 800d950:	e00b      	b.n	800d96a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			uint8_t value = request->data[0];
 800d952:	78ce      	ldrb	r6, [r1, #3]
			if(Control_Interface_Board::set_DI_Threshold_Voltage((Control_Interface_Board::DI_THRESHOLD)value)) return 1;
 800d954:	0030      	movs	r0, r6
 800d956:	f7ff fe55 	bl	800d604 <Control_Interface_Board::set_DI_Threshold_Voltage(Control_Interface_Board::DI_THRESHOLD)>
 800d95a:	1e04      	subs	r4, r0, #0
 800d95c:	d1f7      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800d95e:	2324      	movs	r3, #36	; 0x24
			printf("DI Threshold Write Request, Value: %d\n", value);
 800d960:	0031      	movs	r1, r6
 800d962:	483e      	ldr	r0, [pc, #248]	; (800da5c <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a0>)
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800d964:	706b      	strb	r3, [r5, #1]
			printf("DI Threshold Write Request, Value: %d\n", value);
 800d966:	f7fa fa9f 	bl	8007ea8 <iprintf>
 800d96a:	0020      	movs	r0, r4
 800d96c:	b00b      	add	sp, #44	; 0x2c
 800d96e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if(request->header.data_length != 1) return 1;
 800d970:	2c01      	cmp	r4, #1
 800d972:	d1ec      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			uint8_t number = request->data[0];
 800d974:	78cc      	ldrb	r4, [r1, #3]
			if(!number || (number > digital_channel_count)) return 1;
 800d976:	1e67      	subs	r7, r4, #1
 800d978:	b2ff      	uxtb	r7, r7
 800d97a:	2f07      	cmp	r7, #7
 800d97c:	d8e7      	bhi.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::DO_RESPONSE;
 800d97e:	2341      	movs	r3, #65	; 0x41
 800d980:	7053      	strb	r3, [r2, #1]
			uint8_t buffer[3] = {};
 800d982:	4b37      	ldr	r3, [pc, #220]	; (800da60 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a4>)
 800d984:	aa02      	add	r2, sp, #8
 800d986:	781b      	ldrb	r3, [r3, #0]
 800d988:	1c56      	adds	r6, r2, #1
 800d98a:	2100      	movs	r1, #0
 800d98c:	7013      	strb	r3, [r2, #0]
 800d98e:	0030      	movs	r0, r6
 800d990:	2202      	movs	r2, #2
 800d992:	f7f9 fb99 	bl	80070c8 <memset>
			buffer[0] = Control_Interface_Board::get_DO_Status(number - 1);
 800d996:	0038      	movs	r0, r7
 800d998:	f7ff fe86 	bl	800d6a8 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800d99c:	ab02      	add	r3, sp, #8
 800d99e:	7018      	strb	r0, [r3, #0]
			*((int16_t*)&buffer[1]) = get_DO_Current_mA(number - 1);
 800d9a0:	0038      	movs	r0, r7
 800d9a2:	f7ff feaf 	bl	800d704 <Control_Interface_Board::get_DO_Current_mA(unsigned char)>
 800d9a6:	b283      	uxth	r3, r0
 800d9a8:	0a1b      	lsrs	r3, r3, #8
 800d9aa:	7030      	strb	r0, [r6, #0]
 800d9ac:	7073      	strb	r3, [r6, #1]
			response.init_Data(buffer, sizeof(buffer));
 800d9ae:	0028      	movs	r0, r5
 800d9b0:	a902      	add	r1, sp, #8
 800d9b2:	2203      	movs	r2, #3
 800d9b4:	f000 fe5d 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			printf("DO%d Read Request, Status: %d, %d\n", number, buffer[0], *((int16_t*)&buffer[1]));
 800d9b8:	7873      	ldrb	r3, [r6, #1]
 800d9ba:	7832      	ldrb	r2, [r6, #0]
 800d9bc:	021b      	lsls	r3, r3, #8
 800d9be:	4313      	orrs	r3, r2
 800d9c0:	041b      	lsls	r3, r3, #16
 800d9c2:	aa02      	add	r2, sp, #8
 800d9c4:	0021      	movs	r1, r4
 800d9c6:	7812      	ldrb	r2, [r2, #0]
 800d9c8:	141b      	asrs	r3, r3, #16
 800d9ca:	4826      	ldr	r0, [pc, #152]	; (800da64 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a8>)
 800d9cc:	f7fa fa6c 	bl	8007ea8 <iprintf>
 800d9d0:	e7b9      	b.n	800d946 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x8a>
			if(request->header.data_length != 2) return 1;
 800d9d2:	2c02      	cmp	r4, #2
 800d9d4:	d1bb      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			bool value = request->data[1];
 800d9d6:	790e      	ldrb	r6, [r1, #4]
			uint8_t number = request->data[0];
 800d9d8:	78cf      	ldrb	r7, [r1, #3]
			bool value = request->data[1];
 800d9da:	1e73      	subs	r3, r6, #1
 800d9dc:	419e      	sbcs	r6, r3
			if(Control_Interface_Board::set_DO_Status(number - 1, value)) return 1;
 800d9de:	1e78      	subs	r0, r7, #1
			bool value = request->data[1];
 800d9e0:	b2f6      	uxtb	r6, r6
			if(Control_Interface_Board::set_DO_Status(number - 1, value)) return 1;
 800d9e2:	0031      	movs	r1, r6
 800d9e4:	b2c0      	uxtb	r0, r0
 800d9e6:	f7ff fe27 	bl	800d638 <Control_Interface_Board::set_DO_Status(unsigned char, bool)>
 800d9ea:	1e04      	subs	r4, r0, #0
 800d9ec:	d1af      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800d9ee:	2324      	movs	r3, #36	; 0x24
			printf("DO%d Write Request, Status: %d\n", number, value);
 800d9f0:	0032      	movs	r2, r6
 800d9f2:	0039      	movs	r1, r7
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800d9f4:	706b      	strb	r3, [r5, #1]
			printf("DO%d Write Request, Status: %d\n", number, value);
 800d9f6:	481c      	ldr	r0, [pc, #112]	; (800da68 <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ac>)
 800d9f8:	f7fa fa56 	bl	8007ea8 <iprintf>
			break;
 800d9fc:	e7b5      	b.n	800d96a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
			if(request->header.data_length) return 1;
 800d9fe:	788c      	ldrb	r4, [r1, #2]
 800da00:	2c00      	cmp	r4, #0
 800da02:	d1a4      	bne.n	800d94e <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x92>
			response.header.command = Protocol::COMMAND::DI_DO_READ_ALL_RESPONSE;
 800da04:	2343      	movs	r3, #67	; 0x43
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800da06:	0026      	movs	r6, r4
			response.header.command = Protocol::COMMAND::DI_DO_READ_ALL_RESPONSE;
 800da08:	7053      	strb	r3, [r2, #1]
			uint8_t buffer[(digital_channel_count * 2) + (digital_channel_count * sizeof(uint16_t))] = {}; //(DI * 8) + (DO * 8) + (DO Current(uint16_t) * 8)
 800da0a:	0021      	movs	r1, r4
 800da0c:	221c      	movs	r2, #28
 800da0e:	a803      	add	r0, sp, #12
 800da10:	af02      	add	r7, sp, #8
 800da12:	9402      	str	r4, [sp, #8]
 800da14:	f7f9 fb58 	bl	80070c8 <memset>
 800da18:	9701      	str	r7, [sp, #4]
				buffer[i] = Control_Interface_Board::get_DI_Status(i);
 800da1a:	0030      	movs	r0, r6
 800da1c:	f7ff fe32 	bl	800d684 <Control_Interface_Board::get_DI_Status(unsigned char)>
 800da20:	7038      	strb	r0, [r7, #0]
				buffer[i + digital_channel_count] = Control_Interface_Board::get_DO_Status(i);
 800da22:	0030      	movs	r0, r6
 800da24:	f7ff fe40 	bl	800d6a8 <Control_Interface_Board::get_DO_Status(unsigned char)>
 800da28:	7238      	strb	r0, [r7, #8]
				current_data_ptr[i] = get_DO_Current_mA(i);
 800da2a:	0030      	movs	r0, r6
 800da2c:	f7ff fe6a 	bl	800d704 <Control_Interface_Board::get_DO_Current_mA(unsigned char)>
 800da30:	9b01      	ldr	r3, [sp, #4]
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800da32:	3601      	adds	r6, #1
				current_data_ptr[i] = get_DO_Current_mA(i);
 800da34:	8218      	strh	r0, [r3, #16]
			for(uint8_t i = 0; i < digital_channel_count; i++)
 800da36:	b2f6      	uxtb	r6, r6
 800da38:	3302      	adds	r3, #2
 800da3a:	3701      	adds	r7, #1
 800da3c:	9301      	str	r3, [sp, #4]
 800da3e:	2e08      	cmp	r6, #8
 800da40:	d1eb      	bne.n	800da1a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15e>
			response.init_Data(buffer, sizeof(buffer));
 800da42:	0028      	movs	r0, r5
 800da44:	2220      	movs	r2, #32
 800da46:	a902      	add	r1, sp, #8
 800da48:	f000 fe13 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			printf("DI DO DO_Current Read All Request\n");
 800da4c:	4807      	ldr	r0, [pc, #28]	; (800da6c <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1b0>)
			printf("DO Write All Request\n");
 800da4e:	f7fa fab3 	bl	8007fb8 <puts>
			break;
 800da52:	e78a      	b.n	800d96a <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xae>
 800da54:	08012eeb 	.word	0x08012eeb
 800da58:	08012e40 	.word	0x08012e40
 800da5c:	08012e5f 	.word	0x08012e5f
 800da60:	08012818 	.word	0x08012818
 800da64:	08012e86 	.word	0x08012e86
 800da68:	08012ea9 	.word	0x08012ea9
 800da6c:	08012ec9 	.word	0x08012ec9

0800da70 <_GLOBAL__sub_I__ZN23Control_Interface_Board3adcE>:
 800da70:	b570      	push	{r4, r5, r6, lr}
TLA2528 Control_Interface_Board::adc = TLA2528();
 800da72:	4c0b      	ldr	r4, [pc, #44]	; (800daa0 <_GLOBAL__sub_I__ZN23Control_Interface_Board3adcE+0x30>)
 800da74:	2250      	movs	r2, #80	; 0x50
 800da76:	2100      	movs	r1, #0
 800da78:	0020      	movs	r0, r4
 800da7a:	f7f9 fb25 	bl	80070c8 <memset>
#include <stm32g0xx.h>

class TLA2528
{
public:
	TLA2528() = default;
 800da7e:	2520      	movs	r5, #32
 800da80:	0020      	movs	r0, r4
 800da82:	002a      	movs	r2, r5
 800da84:	2100      	movs	r1, #0
 800da86:	300c      	adds	r0, #12
 800da88:	f7f9 fb1e 	bl	80070c8 <memset>
 800da8c:	0020      	movs	r0, r4
 800da8e:	002a      	movs	r2, r5
 800da90:	2100      	movs	r1, #0
 800da92:	302c      	adds	r0, #44	; 0x2c
 800da94:	f7f9 fb18 	bl	80070c8 <memset>
 800da98:	2300      	movs	r3, #0
 800da9a:	344c      	adds	r4, #76	; 0x4c
 800da9c:	7023      	strb	r3, [r4, #0]
 800da9e:	bd70      	pop	{r4, r5, r6, pc}
 800daa0:	20000b30 	.word	0x20000b30

0800daa4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:
uint32_t Firmware_Manager::address_offset = 0;
uint8_t Firmware_Manager::buffer[sector_size + 32] = {};
uint16_t Firmware_Manager::buffer_count = 0;

uint8_t Firmware_Manager::Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800daa4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daa6:	b085      	sub	sp, #20
 800daa8:	9101      	str	r1, [sp, #4]
	switch(request->header.command)
 800daaa:	784b      	ldrb	r3, [r1, #1]
{
 800daac:	0014      	movs	r4, r2
	switch(request->header.command)
 800daae:	2ba0      	cmp	r3, #160	; 0xa0
 800dab0:	d056      	beq.n	800db60 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xbc>
 800dab2:	2502      	movs	r5, #2
 800dab4:	2ba2      	cmp	r3, #162	; 0xa2
 800dab6:	d165      	bne.n	800db84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe0>
			break;
		}

		case Protocol::COMMAND::FIRMWARE_REQUEST:
		{
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800dab8:	2324      	movs	r3, #36	; 0x24
 800daba:	7053      	strb	r3, [r2, #1]
			Intel_HEX_Record *record = (Intel_HEX_Record*)request->data;
			switch(record->type)
 800dabc:	9b01      	ldr	r3, [sp, #4]
 800dabe:	799d      	ldrb	r5, [r3, #6]
 800dac0:	1cda      	adds	r2, r3, #3
 800dac2:	2d01      	cmp	r5, #1
 800dac4:	d100      	bne.n	800dac8 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
 800dac6:	e0a1      	b.n	800dc0c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x168>
 800dac8:	2d04      	cmp	r5, #4
 800daca:	d100      	bne.n	800dace <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2a>
 800dacc:	e0cc      	b.n	800dc68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1c4>
 800dace:	2d00      	cmp	r5, #0
 800dad0:	d000      	beq.n	800dad4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x30>
 800dad2:	e099      	b.n	800dc08 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x164>
			{
				case Intel_HEX_Record::TYPE::DATA:
				{
					uint32_t target_address = address_offset;
					target_address |= __builtin_bswap16(record->address_msb_first);
 800dad4:	7894      	ldrb	r4, [r2, #2]
 800dad6:	7853      	ldrb	r3, [r2, #1]
					uint32_t target_address = address_offset;
 800dad8:	4e6a      	ldr	r6, [pc, #424]	; (800dc84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
					target_address |= __builtin_bswap16(record->address_msb_first);
 800dada:	0224      	lsls	r4, r4, #8
 800dadc:	431c      	orrs	r4, r3
 800dade:	ba64      	rev16	r4, r4
 800dae0:	6833      	ldr	r3, [r6, #0]
 800dae2:	b2a4      	uxth	r4, r4
 800dae4:	431c      	orrs	r4, r3
					if(target_address == SystemConfig::get_Main_Firmware_Start_Address())
 800dae6:	f001 fd71 	bl	800f5cc <SystemConfig::get_Main_Firmware_Start_Address()>
 800daea:	4f67      	ldr	r7, [pc, #412]	; (800dc88 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
 800daec:	42a0      	cmp	r0, r4
 800daee:	d14c      	bne.n	800db8a <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe6>
					{
						buffer_count = 0;
 800daf0:	4b66      	ldr	r3, [pc, #408]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
						record_count = 1;
						address_offset = target_address;
 800daf2:	6030      	str	r0, [r6, #0]
						buffer_count = 0;
 800daf4:	801d      	strh	r5, [r3, #0]
						record_count = 1;
 800daf6:	2301      	movs	r3, #1
 800daf8:	803b      	strh	r3, [r7, #0]
						printf("Firmware Download Start, Firmware Area Size: 0x%04lX\n", SystemConfig::get_Firmware_Size());
 800dafa:	f001 fd5f 	bl	800f5bc <SystemConfig::get_Firmware_Size()>
 800dafe:	0001      	movs	r1, r0
 800db00:	4863      	ldr	r0, [pc, #396]	; (800dc90 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ec>)
 800db02:	f7fa f9d1 	bl	8007ea8 <iprintf>

						memset((void*)&buffer[buffer_count], 0x00, padding);
						buffer_count += padding;
					}
				
					memcpy((void*)&buffer[buffer_count], record->data, record->length);
 800db06:	4b61      	ldr	r3, [pc, #388]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800db08:	4f62      	ldr	r7, [pc, #392]	; (800dc94 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f0>)
 800db0a:	881c      	ldrh	r4, [r3, #0]
 800db0c:	9b01      	ldr	r3, [sp, #4]
 800db0e:	19e0      	adds	r0, r4, r7
 800db10:	78da      	ldrb	r2, [r3, #3]
 800db12:	1dd9      	adds	r1, r3, #7
 800db14:	f7f9 fa84 	bl	8007020 <memcpy>
					buffer_count += record->length;
 800db18:	9b01      	ldr	r3, [sp, #4]
					record_count++;
 800db1a:	4a5b      	ldr	r2, [pc, #364]	; (800dc88 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
					buffer_count += record->length;
 800db1c:	78db      	ldrb	r3, [r3, #3]
 800db1e:	18e4      	adds	r4, r4, r3
 800db20:	4b5a      	ldr	r3, [pc, #360]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800db22:	b2a4      	uxth	r4, r4
 800db24:	801c      	strh	r4, [r3, #0]
					record_count++;
 800db26:	4b58      	ldr	r3, [pc, #352]	; (800dc88 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
 800db28:	881b      	ldrh	r3, [r3, #0]
 800db2a:	3301      	adds	r3, #1
 800db2c:	8013      	strh	r3, [r2, #0]
					if(buffer_count >= sector_size)
 800db2e:	2cff      	cmp	r4, #255	; 0xff
 800db30:	d928      	bls.n	800db84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe0>
					{
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800db32:	f001 fd43 	bl	800f5bc <SystemConfig::get_Firmware_Size()>

						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800db36:	2280      	movs	r2, #128	; 0x80
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800db38:	6833      	ldr	r3, [r6, #0]
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800db3a:	0052      	lsls	r2, r2, #1
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800db3c:	18c4      	adds	r4, r0, r3
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800db3e:	0021      	movs	r1, r4
 800db40:	4855      	ldr	r0, [pc, #340]	; (800dc98 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f4>)
 800db42:	f7fa f9b1 	bl	8007ea8 <iprintf>
						if(SystemConfig::set_Flash_Data(tmp_address, (uint64_t)buffer))
 800db46:	003a      	movs	r2, r7
 800db48:	0020      	movs	r0, r4
 800db4a:	17fb      	asrs	r3, r7, #31
 800db4c:	f001 fdfe 	bl	800f74c <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)>
 800db50:	9001      	str	r0, [sp, #4]
 800db52:	2800      	cmp	r0, #0
 800db54:	d043      	beq.n	800dbde <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x13a>
						{
							record_count = 0;
 800db56:	2300      	movs	r3, #0
 800db58:	4a4b      	ldr	r2, [pc, #300]	; (800dc88 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
							printf("Flash Write Failed, Firmware Download Cancel\n");
 800db5a:	4850      	ldr	r0, [pc, #320]	; (800dc9c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f8>)
							record_count = 0;
 800db5c:	8013      	strh	r3, [r2, #0]
							printf("Flash Write Failed, Firmware Download Cancel\n");
 800db5e:	e01f      	b.n	800dba0 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfc>
			if(request->header.data_length) return 1;
 800db60:	9b01      	ldr	r3, [sp, #4]
 800db62:	789d      	ldrb	r5, [r3, #2]
 800db64:	2d00      	cmp	r5, #0
 800db66:	d001      	beq.n	800db6c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc8>
						return 1;
 800db68:	2501      	movs	r5, #1
 800db6a:	e00b      	b.n	800db84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe0>
			uint8_t buffer[] = {VERSION_MAJOR, VERSION_MINOR, VERSION_PATCH};
 800db6c:	2203      	movs	r2, #3
 800db6e:	494c      	ldr	r1, [pc, #304]	; (800dca0 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1fc>)
 800db70:	a803      	add	r0, sp, #12
 800db72:	f7f9 fa55 	bl	8007020 <memcpy>
			response.init_Data(buffer, sizeof(buffer));
 800db76:	2203      	movs	r2, #3
 800db78:	0020      	movs	r0, r4
 800db7a:	a903      	add	r1, sp, #12
 800db7c:	f000 fd79 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			response.header.command = Protocol::COMMAND::FIRMWARE_VERSION_RESPONSE;
 800db80:	23a1      	movs	r3, #161	; 0xa1
 800db82:	7063      	strb	r3, [r4, #1]
		default:
			return 2;
	}

	return 0;
 800db84:	0028      	movs	r0, r5
 800db86:	b005      	add	sp, #20
 800db88:	bdf0      	pop	{r4, r5, r6, r7, pc}
					else if(!record_count)
 800db8a:	883b      	ldrh	r3, [r7, #0]
						printf("Invalid Start Address\n");
 800db8c:	4845      	ldr	r0, [pc, #276]	; (800dca4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x200>)
					else if(!record_count)
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d006      	beq.n	800dba0 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfc>
					else if((target_address < SystemConfig::get_Main_Firmware_Start_Address()) || (target_address > SystemConfig::get_Downloaded_Firmware_Start_Address()))
 800db92:	f001 fd1b 	bl	800f5cc <SystemConfig::get_Main_Firmware_Start_Address()>
 800db96:	42a0      	cmp	r0, r4
 800db98:	d905      	bls.n	800dba6 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x102>
						record_count = 0;
 800db9a:	2300      	movs	r3, #0
						printf("Invalid Address, Firmware Download Cancel\n");
 800db9c:	4842      	ldr	r0, [pc, #264]	; (800dca8 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x204>)
						record_count = 0;
 800db9e:	803b      	strh	r3, [r7, #0]
						printf("Invalid Address, Firmware Download Cancel\n");
 800dba0:	f7fa fa0a 	bl	8007fb8 <puts>
 800dba4:	e7e0      	b.n	800db68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc4>
					else if((target_address < SystemConfig::get_Main_Firmware_Start_Address()) || (target_address > SystemConfig::get_Downloaded_Firmware_Start_Address()))
 800dba6:	f001 fd0d 	bl	800f5c4 <SystemConfig::get_Downloaded_Firmware_Start_Address()>
 800dbaa:	42a0      	cmp	r0, r4
 800dbac:	d3f5      	bcc.n	800db9a <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf6>
					else if(auto padding = (target_address - address_offset) - buffer_count; padding)
 800dbae:	4a37      	ldr	r2, [pc, #220]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800dbb0:	6833      	ldr	r3, [r6, #0]
 800dbb2:	8817      	ldrh	r7, [r2, #0]
 800dbb4:	1ae3      	subs	r3, r4, r3
 800dbb6:	1bdc      	subs	r4, r3, r7
 800dbb8:	42bb      	cmp	r3, r7
 800dbba:	d0a4      	beq.n	800db06 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x62>
						if((buffer_count + padding + record->length) > sizeof(buffer)) return 1;
 800dbbc:	9a01      	ldr	r2, [sp, #4]
 800dbbe:	78d2      	ldrb	r2, [r2, #3]
 800dbc0:	18d3      	adds	r3, r2, r3
 800dbc2:	2290      	movs	r2, #144	; 0x90
 800dbc4:	0052      	lsls	r2, r2, #1
 800dbc6:	4293      	cmp	r3, r2
 800dbc8:	d8ce      	bhi.n	800db68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc4>
						memset((void*)&buffer[buffer_count], 0x00, padding);
 800dbca:	4832      	ldr	r0, [pc, #200]	; (800dc94 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f0>)
 800dbcc:	0022      	movs	r2, r4
 800dbce:	19c0      	adds	r0, r0, r7
 800dbd0:	2100      	movs	r1, #0
 800dbd2:	f7f9 fa79 	bl	80070c8 <memset>
						buffer_count += padding;
 800dbd6:	4b2d      	ldr	r3, [pc, #180]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800dbd8:	193f      	adds	r7, r7, r4
 800dbda:	801f      	strh	r7, [r3, #0]
 800dbdc:	e793      	b.n	800db06 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x62>
						buffer_count -= sector_size;
 800dbde:	4b2b      	ldr	r3, [pc, #172]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800dbe0:	881c      	ldrh	r4, [r3, #0]
 800dbe2:	3c01      	subs	r4, #1
 800dbe4:	3cff      	subs	r4, #255	; 0xff
 800dbe6:	b2a4      	uxth	r4, r4
 800dbe8:	801c      	strh	r4, [r3, #0]
						address_offset += sector_size;
 800dbea:	6833      	ldr	r3, [r6, #0]
 800dbec:	3301      	adds	r3, #1
 800dbee:	33ff      	adds	r3, #255	; 0xff
 800dbf0:	6033      	str	r3, [r6, #0]
						if(buffer_count)
 800dbf2:	2c00      	cmp	r4, #0
 800dbf4:	d0c6      	beq.n	800db84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe0>
							memcpy((void*)buffer, (void*)&buffer[sector_size], buffer_count);
 800dbf6:	492d      	ldr	r1, [pc, #180]	; (800dcac <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x208>)
 800dbf8:	0022      	movs	r2, r4
 800dbfa:	0038      	movs	r0, r7
 800dbfc:	f7f9 fa10 	bl	8007020 <memcpy>
							printf("Page Overflow: %d\n", buffer_count);
 800dc00:	0021      	movs	r1, r4
 800dc02:	482b      	ldr	r0, [pc, #172]	; (800dcb0 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x20c>)
					printf("Firmware Firmware Complete: %d, Update Request and Reset Request Flag Set\n", record_count);
 800dc04:	f7fa f950 	bl	8007ea8 <iprintf>
					break;
 800dc08:	2500      	movs	r5, #0
 800dc0a:	e7bb      	b.n	800db84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xe0>
					if(!record_count) return 1;
 800dc0c:	4d1e      	ldr	r5, [pc, #120]	; (800dc88 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
 800dc0e:	882b      	ldrh	r3, [r5, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d0a9      	beq.n	800db68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc4>
					record_count = 0;
 800dc14:	2300      	movs	r3, #0
 800dc16:	802b      	strh	r3, [r5, #0]
					if(buffer_count)
 800dc18:	4b1c      	ldr	r3, [pc, #112]	; (800dc8c <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e8>)
 800dc1a:	8818      	ldrh	r0, [r3, #0]
 800dc1c:	2800      	cmp	r0, #0
 800dc1e:	d108      	bne.n	800dc32 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x18e>
					SystemConfig::set_Update_Request_Flag(true);
 800dc20:	2001      	movs	r0, #1
 800dc22:	f001 fd73 	bl	800f70c <SystemConfig::set_Update_Request_Flag(bool)>
					SystemConfig::set_Reset_Request_Flag(true);
 800dc26:	2001      	movs	r0, #1
 800dc28:	f001 fce4 	bl	800f5f4 <SystemConfig::set_Reset_Request_Flag(bool)>
					printf("Firmware Firmware Complete: %d, Update Request and Reset Request Flag Set\n", record_count);
 800dc2c:	8829      	ldrh	r1, [r5, #0]
 800dc2e:	4821      	ldr	r0, [pc, #132]	; (800dcb4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x210>)
 800dc30:	e7e8      	b.n	800dc04 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x160>
						memset(&buffer[buffer_count], 0xFF, sizeof(buffer) - buffer_count);
 800dc32:	2290      	movs	r2, #144	; 0x90
 800dc34:	4c17      	ldr	r4, [pc, #92]	; (800dc94 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f0>)
 800dc36:	0052      	lsls	r2, r2, #1
 800dc38:	1a12      	subs	r2, r2, r0
 800dc3a:	21ff      	movs	r1, #255	; 0xff
 800dc3c:	1900      	adds	r0, r0, r4
 800dc3e:	f7f9 fa43 	bl	80070c8 <memset>
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800dc42:	f001 fcbb 	bl	800f5bc <SystemConfig::get_Firmware_Size()>
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800dc46:	2280      	movs	r2, #128	; 0x80
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800dc48:	4b0e      	ldr	r3, [pc, #56]	; (800dc84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800dc4a:	0052      	lsls	r2, r2, #1
						uint32_t tmp_address = (address_offset + SystemConfig::get_Firmware_Size());
 800dc4c:	681e      	ldr	r6, [r3, #0]
 800dc4e:	1986      	adds	r6, r0, r6
						printf("Flash Write: 0x%08lX, length: %d\n", tmp_address, sector_size);
 800dc50:	0031      	movs	r1, r6
 800dc52:	4811      	ldr	r0, [pc, #68]	; (800dc98 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1f4>)
 800dc54:	f7fa f928 	bl	8007ea8 <iprintf>
						if(SystemConfig::set_Flash_Data(tmp_address, (uint64_t)buffer)) return 1;
 800dc58:	0022      	movs	r2, r4
 800dc5a:	0030      	movs	r0, r6
 800dc5c:	17e3      	asrs	r3, r4, #31
 800dc5e:	f001 fd75 	bl	800f74c <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)>
 800dc62:	2800      	cmp	r0, #0
 800dc64:	d0dc      	beq.n	800dc20 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x17c>
 800dc66:	e77f      	b.n	800db68 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc4>
					new_address |= (uint16_t)record->data[1] << 8;
 800dc68:	7951      	ldrb	r1, [r2, #5]
 800dc6a:	7913      	ldrb	r3, [r2, #4]
 800dc6c:	0209      	lsls	r1, r1, #8
 800dc6e:	430b      	orrs	r3, r1
					address_offset = (uint32_t)__builtin_bswap16(new_address) << 16;
 800dc70:	4a04      	ldr	r2, [pc, #16]	; (800dc84 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e0>)
 800dc72:	ba5b      	rev16	r3, r3
 800dc74:	041b      	lsls	r3, r3, #16
 800dc76:	6013      	str	r3, [r2, #0]
					record_count++;
 800dc78:	4a03      	ldr	r2, [pc, #12]	; (800dc88 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e4>)
 800dc7a:	8813      	ldrh	r3, [r2, #0]
 800dc7c:	3301      	adds	r3, #1
 800dc7e:	8013      	strh	r3, [r2, #0]
					break;
 800dc80:	e7c2      	b.n	800dc08 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x164>
 800dc82:	46c0      	nop			; (mov r8, r8)
 800dc84:	20000b90 	.word	0x20000b90
 800dc88:	20000b8e 	.word	0x20000b8e
 800dc8c:	20000b8c 	.word	0x20000b8c
 800dc90:	08012f00 	.word	0x08012f00
 800dc94:	20000b98 	.word	0x20000b98
 800dc98:	08012f76 	.word	0x08012f76
 800dc9c:	08012f98 	.word	0x08012f98
 800dca0:	08013023 	.word	0x08013023
 800dca4:	08012f36 	.word	0x08012f36
 800dca8:	08012f4c 	.word	0x08012f4c
 800dcac:	20000c98 	.word	0x20000c98
 800dcb0:	08012fc5 	.word	0x08012fc5
 800dcb4:	08012fd8 	.word	0x08012fd8

0800dcb8 <GPS_Parser::get_Data()>:
}

const GPS_Parser::Data& GPS_Parser::get_Data()
{
	return gps_data;
}
 800dcb8:	4770      	bx	lr
	...

0800dcbc <GPS_Parser::update()>:

void GPS_Parser::update()
{
 800dcbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(!data_buffer_count) return;
 800dcbe:	0002      	movs	r2, r0
 800dcc0:	32aa      	adds	r2, #170	; 0xaa
 800dcc2:	7813      	ldrb	r3, [r2, #0]
{
 800dcc4:	0004      	movs	r4, r0
	if(!data_buffer_count) return;
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d100      	bne.n	800dccc <GPS_Parser::update()+0x10>
 800dcca:	e0ab      	b.n	800de24 <GPS_Parser::update()+0x168>
	for(auto &target : data_buffer)
 800dccc:	0003      	movs	r3, r0
 800dcce:	332a      	adds	r3, #42	; 0x2a
 800dcd0:	0019      	movs	r1, r3
	{
		if(target != ',') { continue; }

		target = 0x00;
 800dcd2:	2000      	movs	r0, #0
	for(auto &target : data_buffer)
 800dcd4:	4293      	cmp	r3, r2
 800dcd6:	d005      	beq.n	800dce4 <GPS_Parser::update()+0x28>
		if(target != ',') { continue; }
 800dcd8:	781d      	ldrb	r5, [r3, #0]
 800dcda:	2d2c      	cmp	r5, #44	; 0x2c
 800dcdc:	d100      	bne.n	800dce0 <GPS_Parser::update()+0x24>
		target = 0x00;
 800dcde:	7018      	strb	r0, [r3, #0]
	for(auto &target : data_buffer)
 800dce0:	3301      	adds	r3, #1
 800dce2:	e7f7      	b.n	800dcd4 <GPS_Parser::update()+0x18>
	}

	char *tmp_ptr = (char*)data_buffer;
	gps_data.hour = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800dce4:	780a      	ldrb	r2, [r1, #0]
 800dce6:	230a      	movs	r3, #10
 800dce8:	0021      	movs	r1, r4
 800dcea:	3a30      	subs	r2, #48	; 0x30
 800dcec:	435a      	muls	r2, r3
 800dcee:	312b      	adds	r1, #43	; 0x2b
 800dcf0:	7809      	ldrb	r1, [r1, #0]
 800dcf2:	3930      	subs	r1, #48	; 0x30
 800dcf4:	1852      	adds	r2, r2, r1
 800dcf6:	7022      	strb	r2, [r4, #0]
	tmp_ptr += 2;
	gps_data.minute = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800dcf8:	0022      	movs	r2, r4
 800dcfa:	0021      	movs	r1, r4
 800dcfc:	322c      	adds	r2, #44	; 0x2c
 800dcfe:	7812      	ldrb	r2, [r2, #0]
 800dd00:	312d      	adds	r1, #45	; 0x2d
 800dd02:	3a30      	subs	r2, #48	; 0x30
 800dd04:	435a      	muls	r2, r3
 800dd06:	7809      	ldrb	r1, [r1, #0]
 800dd08:	3930      	subs	r1, #48	; 0x30
 800dd0a:	1852      	adds	r2, r2, r1
 800dd0c:	7062      	strb	r2, [r4, #1]
	tmp_ptr += 2;
	gps_data.second = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800dd0e:	0022      	movs	r2, r4
 800dd10:	322e      	adds	r2, #46	; 0x2e
 800dd12:	7812      	ldrb	r2, [r2, #0]
 800dd14:	3a30      	subs	r2, #48	; 0x30
 800dd16:	4353      	muls	r3, r2
 800dd18:	0022      	movs	r2, r4
 800dd1a:	322f      	adds	r2, #47	; 0x2f
 800dd1c:	7812      	ldrb	r2, [r2, #0]
 800dd1e:	3a30      	subs	r2, #48	; 0x30
 800dd20:	189b      	adds	r3, r3, r2
 800dd22:	70a3      	strb	r3, [r4, #2]
	tmp_ptr += 2;
 800dd24:	0023      	movs	r3, r4
 800dd26:	3330      	adds	r3, #48	; 0x30
 800dd28:	001a      	movs	r2, r3
	while(*tmp_ptr++);
 800dd2a:	3301      	adds	r3, #1
 800dd2c:	1e59      	subs	r1, r3, #1
 800dd2e:	7809      	ldrb	r1, [r1, #0]
 800dd30:	2900      	cmp	r1, #0
 800dd32:	d1f9      	bne.n	800dd28 <GPS_Parser::update()+0x6c>
	// printf("%02d:%02d:%02d\n", gps_data.hour, gps_data.minute, gps_data.second);

	uint16_t tmp_latitude = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800dd34:	250a      	movs	r5, #10
 800dd36:	7819      	ldrb	r1, [r3, #0]
 800dd38:	785b      	ldrb	r3, [r3, #1]
 800dd3a:	3930      	subs	r1, #48	; 0x30
 800dd3c:	434d      	muls	r5, r1
 800dd3e:	3b30      	subs	r3, #48	; 0x30
 800dd40:	18ed      	adds	r5, r5, r3
 800dd42:	b2ab      	uxth	r3, r5
	tmp_ptr += 2;
 800dd44:	1cd5      	adds	r5, r2, #3
	gps_data.latitude = atof(tmp_ptr) / 60 + tmp_latitude;
 800dd46:	0028      	movs	r0, r5
	uint16_t tmp_latitude = (tmp_ptr[0] - '0') * 10 + (tmp_ptr[1] - '0');
 800dd48:	9301      	str	r3, [sp, #4]
	gps_data.latitude = atof(tmp_ptr) / 60 + tmp_latitude;
 800dd4a:	f7f9 f927 	bl	8006f9c <atof>
 800dd4e:	2200      	movs	r2, #0
 800dd50:	4b35      	ldr	r3, [pc, #212]	; (800de28 <GPS_Parser::update()+0x16c>)
 800dd52:	f7f7 fdb7 	bl	80058c4 <__aeabi_ddiv>
 800dd56:	0006      	movs	r6, r0
 800dd58:	9801      	ldr	r0, [sp, #4]
 800dd5a:	000f      	movs	r7, r1
 800dd5c:	f7f8 ffec 	bl	8006d38 <__aeabi_i2d>
 800dd60:	0002      	movs	r2, r0
 800dd62:	000b      	movs	r3, r1
 800dd64:	0030      	movs	r0, r6
 800dd66:	0039      	movs	r1, r7
 800dd68:	f7f7 fa42 	bl	80051f0 <__aeabi_dadd>
 800dd6c:	002b      	movs	r3, r5
 800dd6e:	0a02      	lsrs	r2, r0, #8
 800dd70:	7122      	strb	r2, [r4, #4]
 800dd72:	0c02      	lsrs	r2, r0, #16
 800dd74:	7162      	strb	r2, [r4, #5]
 800dd76:	0a0a      	lsrs	r2, r1, #8
 800dd78:	70e0      	strb	r0, [r4, #3]
 800dd7a:	71e1      	strb	r1, [r4, #7]
 800dd7c:	0e00      	lsrs	r0, r0, #24
 800dd7e:	7222      	strb	r2, [r4, #8]
 800dd80:	0c0a      	lsrs	r2, r1, #16
 800dd82:	0e09      	lsrs	r1, r1, #24
 800dd84:	71a0      	strb	r0, [r4, #6]
 800dd86:	7262      	strb	r2, [r4, #9]
 800dd88:	72a1      	strb	r1, [r4, #10]
	while(*tmp_ptr++);
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	1e5a      	subs	r2, r3, #1
 800dd8e:	7812      	ldrb	r2, [r2, #0]
 800dd90:	2a00      	cmp	r2, #0
 800dd92:	d1fa      	bne.n	800dd8a <GPS_Parser::update()+0xce>

	gps_data.south_flag = (*tmp_ptr == 'S');
 800dd94:	781a      	ldrb	r2, [r3, #0]
 800dd96:	3a53      	subs	r2, #83	; 0x53
 800dd98:	4251      	negs	r1, r2
 800dd9a:	414a      	adcs	r2, r1
 800dd9c:	72e2      	strb	r2, [r4, #11]
 800dd9e:	001a      	movs	r2, r3
	while(*tmp_ptr++);
 800dda0:	3301      	adds	r3, #1
 800dda2:	1e59      	subs	r1, r3, #1
 800dda4:	7809      	ldrb	r1, [r1, #0]
 800dda6:	2900      	cmp	r1, #0
 800dda8:	d1f9      	bne.n	800dd9e <GPS_Parser::update()+0xe2>

	uint16_t tmp_longitude = (tmp_ptr[0] - '0') * 100 + (tmp_ptr[1] - '0') * 10 + (tmp_ptr[2] - '0');
 800ddaa:	2564      	movs	r5, #100	; 0x64
 800ddac:	7819      	ldrb	r1, [r3, #0]
 800ddae:	3930      	subs	r1, #48	; 0x30
 800ddb0:	434d      	muls	r5, r1
 800ddb2:	7899      	ldrb	r1, [r3, #2]
 800ddb4:	3930      	subs	r1, #48	; 0x30
 800ddb6:	186d      	adds	r5, r5, r1
 800ddb8:	7859      	ldrb	r1, [r3, #1]
 800ddba:	230a      	movs	r3, #10
 800ddbc:	3930      	subs	r1, #48	; 0x30
 800ddbe:	434b      	muls	r3, r1
 800ddc0:	18ed      	adds	r5, r5, r3
 800ddc2:	b2ab      	uxth	r3, r5
	tmp_ptr += 3;
 800ddc4:	1d15      	adds	r5, r2, #4
	gps_data.longitude = atof(tmp_ptr) / 60 + tmp_longitude;
 800ddc6:	0028      	movs	r0, r5
	uint16_t tmp_longitude = (tmp_ptr[0] - '0') * 100 + (tmp_ptr[1] - '0') * 10 + (tmp_ptr[2] - '0');
 800ddc8:	9301      	str	r3, [sp, #4]
	gps_data.longitude = atof(tmp_ptr) / 60 + tmp_longitude;
 800ddca:	f7f9 f8e7 	bl	8006f9c <atof>
 800ddce:	2200      	movs	r2, #0
 800ddd0:	4b15      	ldr	r3, [pc, #84]	; (800de28 <GPS_Parser::update()+0x16c>)
 800ddd2:	f7f7 fd77 	bl	80058c4 <__aeabi_ddiv>
 800ddd6:	0006      	movs	r6, r0
 800ddd8:	9801      	ldr	r0, [sp, #4]
 800ddda:	000f      	movs	r7, r1
 800dddc:	f7f8 ffac 	bl	8006d38 <__aeabi_i2d>
 800dde0:	000b      	movs	r3, r1
 800dde2:	0002      	movs	r2, r0
 800dde4:	0039      	movs	r1, r7
 800dde6:	0030      	movs	r0, r6
 800dde8:	f7f7 fa02 	bl	80051f0 <__aeabi_dadd>
 800ddec:	002b      	movs	r3, r5
 800ddee:	60e0      	str	r0, [r4, #12]
 800ddf0:	6121      	str	r1, [r4, #16]
	while(*tmp_ptr++);
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	1e5a      	subs	r2, r3, #1
 800ddf6:	7812      	ldrb	r2, [r2, #0]
 800ddf8:	2a00      	cmp	r2, #0
 800ddfa:	d1fa      	bne.n	800ddf2 <GPS_Parser::update()+0x136>

	gps_data.west_flag = (*tmp_ptr == 'W');
 800ddfc:	781a      	ldrb	r2, [r3, #0]
 800ddfe:	3a57      	subs	r2, #87	; 0x57
 800de00:	4251      	negs	r1, r2
 800de02:	414a      	adcs	r2, r1
 800de04:	7522      	strb	r2, [r4, #20]
	while(*tmp_ptr++);
 800de06:	3301      	adds	r3, #1
 800de08:	1e5a      	subs	r2, r3, #1
 800de0a:	7812      	ldrb	r2, [r2, #0]
 800de0c:	2a00      	cmp	r2, #0
 800de0e:	d1fa      	bne.n	800de06 <GPS_Parser::update()+0x14a>

	gps_data.position_fix_flag = (*tmp_ptr != '0');
 800de10:	781a      	ldrb	r2, [r3, #0]
 800de12:	3a30      	subs	r2, #48	; 0x30
 800de14:	1e51      	subs	r1, r2, #1
 800de16:	418a      	sbcs	r2, r1
 800de18:	7562      	strb	r2, [r4, #21]
	while(*tmp_ptr++);
 800de1a:	3301      	adds	r3, #1
 800de1c:	1e5a      	subs	r2, r3, #1
 800de1e:	7812      	ldrb	r2, [r2, #0]
 800de20:	2a00      	cmp	r2, #0
 800de22:	d1fa      	bne.n	800de1a <GPS_Parser::update()+0x15e>

	// printf("%f %c, %f %c, %d\n", gps_data.latitude, (gps_data.south_flag ? 'S' : 'N'), gps_data.longitude, (gps_data.west_flag ? 'W' : 'E'), gps_data.position_fix_flag);
 800de24:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800de26:	46c0      	nop			; (mov r8, r8)
 800de28:	404e0000 	.word	0x404e0000

0800de2c <GPS_Parser::set_Data(unsigned char)>:
{
 800de2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(data == start_char)
 800de2e:	7e03      	ldrb	r3, [r0, #24]
{
 800de30:	0004      	movs	r4, r0
 800de32:	1c46      	adds	r6, r0, #1
	if(data == start_char)
 800de34:	428b      	cmp	r3, r1
 800de36:	d104      	bne.n	800de42 <GPS_Parser::set_Data(unsigned char)+0x16>
		id_buffer_count = 0;
 800de38:	2300      	movs	r3, #0
 800de3a:	3429      	adds	r4, #41	; 0x29
 800de3c:	7023      	strb	r3, [r4, #0]
			gngga_start_flag = true;
 800de3e:	77f3      	strb	r3, [r6, #31]
}
 800de40:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	if(!gngga_start_flag)
 800de42:	7ff3      	ldrb	r3, [r6, #31]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d114      	bne.n	800de72 <GPS_Parser::set_Data(unsigned char)+0x46>
		id_buffer[id_buffer_count++] = data;
 800de48:	3029      	adds	r0, #41	; 0x29
 800de4a:	7803      	ldrb	r3, [r0, #0]
 800de4c:	1c5a      	adds	r2, r3, #1
 800de4e:	18e3      	adds	r3, r4, r3
 800de50:	3302      	adds	r3, #2
 800de52:	b2d2      	uxtb	r2, r2
 800de54:	7002      	strb	r2, [r0, #0]
 800de56:	77d9      	strb	r1, [r3, #31]
		if(data != token) return;
 800de58:	7da3      	ldrb	r3, [r4, #22]
 800de5a:	428b      	cmp	r3, r1
 800de5c:	d1f0      	bne.n	800de40 <GPS_Parser::set_Data(unsigned char)+0x14>
		if(!strncmp((char*)id_buffer, gngga_id, id_buffer_count))
 800de5e:	69e1      	ldr	r1, [r4, #28]
 800de60:	3808      	subs	r0, #8
 800de62:	f7fa fa9b 	bl	800839c <strncmp>
 800de66:	2800      	cmp	r0, #0
 800de68:	d1ea      	bne.n	800de40 <GPS_Parser::set_Data(unsigned char)+0x14>
			data_buffer_count = 0;
 800de6a:	34aa      	adds	r4, #170	; 0xaa
			gngga_start_flag = true;
 800de6c:	2301      	movs	r3, #1
			data_buffer_count = 0;
 800de6e:	7020      	strb	r0, [r4, #0]
			gngga_start_flag = true;
 800de70:	e7e5      	b.n	800de3e <GPS_Parser::set_Data(unsigned char)+0x12>
	data_buffer[data_buffer_count++] = data;
 800de72:	0003      	movs	r3, r0
 800de74:	33aa      	adds	r3, #170	; 0xaa
 800de76:	9300      	str	r3, [sp, #0]
 800de78:	781a      	ldrb	r2, [r3, #0]
 800de7a:	9800      	ldr	r0, [sp, #0]
 800de7c:	1c53      	adds	r3, r2, #1
 800de7e:	18a2      	adds	r2, r4, r2
 800de80:	322a      	adds	r2, #42	; 0x2a
 800de82:	b2db      	uxtb	r3, r3
 800de84:	7003      	strb	r3, [r0, #0]
 800de86:	7011      	strb	r1, [r2, #0]
	if(data == checksum_token) { checksum_start_index = data_buffer_count; }
 800de88:	7de2      	ldrb	r2, [r4, #23]
 800de8a:	428a      	cmp	r2, r1
 800de8c:	d102      	bne.n	800de94 <GPS_Parser::set_Data(unsigned char)+0x68>
 800de8e:	0022      	movs	r2, r4
 800de90:	32ab      	adds	r2, #171	; 0xab
 800de92:	7013      	strb	r3, [r2, #0]
	if(data != '\n') return;
 800de94:	290a      	cmp	r1, #10
 800de96:	d1d3      	bne.n	800de40 <GPS_Parser::set_Data(unsigned char)+0x14>
	data_buffer[data_buffer_count -1] = 0;
 800de98:	2500      	movs	r5, #0
	data_buffer[checksum_start_index - 1] = 0;
 800de9a:	0027      	movs	r7, r4
	data_buffer[data_buffer_count -1] = 0;
 800de9c:	18e3      	adds	r3, r4, r3
 800de9e:	3329      	adds	r3, #41	; 0x29
 800dea0:	701d      	strb	r5, [r3, #0]
	data_buffer[checksum_start_index - 1] = 0;
 800dea2:	37ab      	adds	r7, #171	; 0xab
 800dea4:	783b      	ldrb	r3, [r7, #0]
	uint8_t checksum = get_XOR_Checksum(id_buffer, id_buffer_count, 0x00);
 800dea6:	0020      	movs	r0, r4
	data_buffer[checksum_start_index - 1] = 0;
 800dea8:	18e3      	adds	r3, r4, r3
 800deaa:	3329      	adds	r3, #41	; 0x29
 800deac:	701d      	strb	r5, [r3, #0]
	gngga_start_flag = false;
 800deae:	77f5      	strb	r5, [r6, #31]
	uint8_t checksum = get_XOR_Checksum(id_buffer, id_buffer_count, 0x00);
 800deb0:	0026      	movs	r6, r4
 800deb2:	3629      	adds	r6, #41	; 0x29
 800deb4:	002a      	movs	r2, r5
 800deb6:	7831      	ldrb	r1, [r6, #0]
 800deb8:	3021      	adds	r0, #33	; 0x21
 800deba:	f7ff fb55 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800debe:	0002      	movs	r2, r0
	checksum = get_XOR_Checksum(data_buffer, checksum_start_index, checksum);
 800dec0:	0020      	movs	r0, r4
 800dec2:	7839      	ldrb	r1, [r7, #0]
 800dec4:	302a      	adds	r0, #42	; 0x2a
 800dec6:	f7ff fb4f 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800deca:	9001      	str	r0, [sp, #4]
	char *checksum_ptr = (char*)&data_buffer[checksum_start_index];
 800decc:	7838      	ldrb	r0, [r7, #0]
	uint8_t checksum_value = strtol(checksum_ptr, NULL, 16);
 800dece:	2210      	movs	r2, #16
	char *checksum_ptr = (char*)&data_buffer[checksum_start_index];
 800ded0:	302a      	adds	r0, #42	; 0x2a
	uint8_t checksum_value = strtol(checksum_ptr, NULL, 16);
 800ded2:	0029      	movs	r1, r5
	char *checksum_ptr = (char*)&data_buffer[checksum_start_index];
 800ded4:	1820      	adds	r0, r4, r0
	uint8_t checksum_value = strtol(checksum_ptr, NULL, 16);
 800ded6:	f7fb fbbd 	bl	8009654 <strtol>
	if(checksum != checksum_value)
 800deda:	9b01      	ldr	r3, [sp, #4]
 800dedc:	b2c0      	uxtb	r0, r0
 800dede:	4283      	cmp	r3, r0
 800dee0:	d003      	beq.n	800deea <GPS_Parser::set_Data(unsigned char)+0xbe>
		data_buffer_count = 0;
 800dee2:	9b00      	ldr	r3, [sp, #0]
		id_buffer_count = 0;
 800dee4:	7035      	strb	r5, [r6, #0]
		data_buffer_count = 0;
 800dee6:	701d      	strb	r5, [r3, #0]
		return;
 800dee8:	e7aa      	b.n	800de40 <GPS_Parser::set_Data(unsigned char)+0x14>
	update();
 800deea:	0020      	movs	r0, r4
 800deec:	f7ff fee6 	bl	800dcbc <GPS_Parser::update()>
 800def0:	e7a6      	b.n	800de40 <GPS_Parser::set_Data(unsigned char)+0x14>

0800def2 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:
    return len;
}
#endif

uint8_t Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800def2:	b570      	push	{r4, r5, r6, lr}
 800def4:	0005      	movs	r5, r0
 800def6:	000e      	movs	r6, r1
 800def8:	0014      	movs	r4, r2
	uint8_t handler_ret = 2;
	switch(get_Interface_Board_Type())
 800defa:	f7ff f947 	bl	800d18c <get_Interface_Board_Type()>
 800defe:	2800      	cmp	r0, #0
 800df00:	d01b      	beq.n	800df3a <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x48>
 800df02:	2801      	cmp	r0, #1
 800df04:	d106      	bne.n	800df14 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x22>
	{
		case INTERFACE_BOARD_TYPE::CONTROL:
			handler_ret = Control_Interface_Board::Received_Packet_Handler(manager, request, response);
 800df06:	0022      	movs	r2, r4
 800df08:	0031      	movs	r1, r6
 800df0a:	0028      	movs	r0, r5
 800df0c:	f7ff fcd6 	bl	800d8bc <Control_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>

		case INTERFACE_BOARD_TYPE::SENSOR:
			handler_ret = Sensor_Interface_Board::Received_Packet_Handler(manager, request, response);
			break;
	}
	if(handler_ret == 2) { handler_ret = Firmware_Manager::Received_Packet_Handler(manager, request, response); }
 800df10:	2802      	cmp	r0, #2
 800df12:	d118      	bne.n	800df46 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x54>
 800df14:	0022      	movs	r2, r4
 800df16:	0031      	movs	r1, r6
 800df18:	0028      	movs	r0, r5
 800df1a:	f7ff fdc3 	bl	800daa4 <Firmware_Manager::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>
	if(handler_ret == 2) { handler_ret = OnBoard_Packet_Handler::Handler(manager, request, response); }
 800df1e:	2802      	cmp	r0, #2
 800df20:	d111      	bne.n	800df46 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x54>
 800df22:	0022      	movs	r2, r4
 800df24:	0031      	movs	r1, r6
 800df26:	0028      	movs	r0, r5
 800df28:	f000 f9f2 	bl	800e310 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>

	switch(handler_ret)
 800df2c:	2801      	cmp	r0, #1
 800df2e:	d00c      	beq.n	800df4a <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x58>
 800df30:	3802      	subs	r0, #2
 800df32:	4243      	negs	r3, r0
 800df34:	4158      	adcs	r0, r3
			return 1;

		default:
			break;
	}
	return 0;
 800df36:	b2c0      	uxtb	r0, r0
}
 800df38:	bd70      	pop	{r4, r5, r6, pc}
			handler_ret = Sensor_Interface_Board::Received_Packet_Handler(manager, request, response);
 800df3a:	0022      	movs	r2, r4
 800df3c:	0031      	movs	r1, r6
 800df3e:	0028      	movs	r0, r5
 800df40:	f000 ffa6 	bl	800ee90 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>
			break;
 800df44:	e7e4      	b.n	800df10 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
	switch(handler_ret)
 800df46:	2801      	cmp	r0, #1
 800df48:	d101      	bne.n	800df4e <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x5c>
			response.header.command = Protocol::COMMAND::REQUEST_FAILED;
 800df4a:	2323      	movs	r3, #35	; 0x23
 800df4c:	7063      	strb	r3, [r4, #1]
	switch(handler_ret)
 800df4e:	2000      	movs	r0, #0
 800df50:	e7f2      	b.n	800df38 <Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x46>
	...

0800df54 <HAL_UART_RxCpltCallback>:
	if(huart->Instance == USART1)
 800df54:	4b20      	ldr	r3, [pc, #128]	; (800dfd8 <HAL_UART_RxCpltCallback+0x84>)
 800df56:	6802      	ldr	r2, [r0, #0]
{
 800df58:	b570      	push	{r4, r5, r6, lr}
 800df5a:	0004      	movs	r4, r0
	if(huart->Instance == USART1)
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d10d      	bne.n	800df7c <HAL_UART_RxCpltCallback+0x28>
		if(!use_db9_comm)
 800df60:	4b1e      	ldr	r3, [pc, #120]	; (800dfdc <HAL_UART_RxCpltCallback+0x88>)
 800df62:	781d      	ldrb	r5, [r3, #0]
 800df64:	2d00      	cmp	r5, #0
 800df66:	d109      	bne.n	800df7c <HAL_UART_RxCpltCallback+0x28>
			set_UART_Receive_Start(0);
 800df68:	0028      	movs	r0, r5
 800df6a:	f7ff f8d3 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
			manager.set_Received_Data(get_UART_Received_Byte(0));
 800df6e:	0028      	movs	r0, r5
 800df70:	f7ff f926 	bl	800d1c0 <get_UART_Received_Byte(unsigned char)>
 800df74:	0001      	movs	r1, r0
 800df76:	481a      	ldr	r0, [pc, #104]	; (800dfe0 <HAL_UART_RxCpltCallback+0x8c>)
 800df78:	f000 fabc 	bl	800e4f4 <Packet_Manager::set_Received_Data(unsigned char)>
	if(huart->Instance == USART2)
 800df7c:	6823      	ldr	r3, [r4, #0]
 800df7e:	4a19      	ldr	r2, [pc, #100]	; (800dfe4 <HAL_UART_RxCpltCallback+0x90>)
 800df80:	4293      	cmp	r3, r2
 800df82:	d108      	bne.n	800df96 <HAL_UART_RxCpltCallback+0x42>
		set_UART_Receive_Start(1);
 800df84:	2001      	movs	r0, #1
 800df86:	f7ff f8c5 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
		OnBoard_Packet_Handler::set_GPS_Data(get_UART_Received_Byte(1));
 800df8a:	2001      	movs	r0, #1
 800df8c:	f7ff f918 	bl	800d1c0 <get_UART_Received_Byte(unsigned char)>
 800df90:	f000 f9b6 	bl	800e300 <OnBoard_Packet_Handler::set_GPS_Data(unsigned char)>
}
 800df94:	bd70      	pop	{r4, r5, r6, pc}
	else if(huart->Instance == USART3)
 800df96:	4a14      	ldr	r2, [pc, #80]	; (800dfe8 <HAL_UART_RxCpltCallback+0x94>)
 800df98:	4293      	cmp	r3, r2
 800df9a:	d10a      	bne.n	800dfb2 <HAL_UART_RxCpltCallback+0x5e>
		set_UART_Receive_Start(2);
 800df9c:	2002      	movs	r0, #2
 800df9e:	f7ff f8b9 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
		auto data = get_UART_Received_Byte(2);
 800dfa2:	2002      	movs	r0, #2
 800dfa4:	f7ff f90c 	bl	800d1c0 <get_UART_Received_Byte(unsigned char)>
 800dfa8:	0001      	movs	r1, r0
		Sensor_Interface_Board::set_Interface_RX_Data(1, data);
 800dfaa:	2001      	movs	r0, #1
			Sensor_Interface_Board::set_Interface_RX_Data(0, data);
 800dfac:	f000 fe26 	bl	800ebfc <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)>
}
 800dfb0:	e7f0      	b.n	800df94 <HAL_UART_RxCpltCallback+0x40>
	else if(huart->Instance == USART5)
 800dfb2:	4a0e      	ldr	r2, [pc, #56]	; (800dfec <HAL_UART_RxCpltCallback+0x98>)
 800dfb4:	4293      	cmp	r3, r2
 800dfb6:	d1ed      	bne.n	800df94 <HAL_UART_RxCpltCallback+0x40>
		set_UART_Receive_Start(3);
 800dfb8:	2003      	movs	r0, #3
 800dfba:	f7ff f8ab 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
		auto data = get_UART_Received_Byte(3);
 800dfbe:	2003      	movs	r0, #3
 800dfc0:	f7ff f8fe 	bl	800d1c0 <get_UART_Received_Byte(unsigned char)>
		if(use_db9_comm)
 800dfc4:	4b05      	ldr	r3, [pc, #20]	; (800dfdc <HAL_UART_RxCpltCallback+0x88>)
		auto data = get_UART_Received_Byte(3);
 800dfc6:	0001      	movs	r1, r0
		if(use_db9_comm)
 800dfc8:	7818      	ldrb	r0, [r3, #0]
 800dfca:	2800      	cmp	r0, #0
 800dfcc:	d0ee      	beq.n	800dfac <HAL_UART_RxCpltCallback+0x58>
			manager.set_Received_Data(data);
 800dfce:	4804      	ldr	r0, [pc, #16]	; (800dfe0 <HAL_UART_RxCpltCallback+0x8c>)
 800dfd0:	f000 fa90 	bl	800e4f4 <Packet_Manager::set_Received_Data(unsigned char)>
 800dfd4:	e7de      	b.n	800df94 <HAL_UART_RxCpltCallback+0x40>
 800dfd6:	46c0      	nop			; (mov r8, r8)
 800dfd8:	40013800 	.word	0x40013800
 800dfdc:	20000cb8 	.word	0x20000cb8
 800dfe0:	20000cc0 	.word	0x20000cc0
 800dfe4:	40004400 	.word	0x40004400
 800dfe8:	40004800 	.word	0x40004800
 800dfec:	40005000 	.word	0x40005000

0800dff0 <main>:

int main()
{
 800dff0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dff2:	b087      	sub	sp, #28
#ifndef STDOUT_TO_UART_ENABLE
	SEGGER_RTT_Init();
 800dff4:	f004 fbb0 	bl	8012758 <SEGGER_RTT_Init>
	setbuf(stdout, NULL);
 800dff8:	4b49      	ldr	r3, [pc, #292]	; (800e120 <main+0x130>)
 800dffa:	2100      	movs	r1, #0
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	6898      	ldr	r0, [r3, #8]
 800e000:	f7f9 fff6 	bl	8007ff0 <setbuf>
#endif

	HAL_Init();
 800e004:	f001 fd20 	bl	800fa48 <HAL_Init>
	init_Clock();
 800e008:	f7fe ff0a 	bl	800ce20 <init_Clock()>
	init_GPIO();
 800e00c:	f7ff f960 	bl	800d2d0 <init_GPIO()>
	init_DAC();
 800e010:	f7fe ff88 	bl	800cf24 <init_DAC()>
	init_I2C();
 800e014:	f7fe ffb0 	bl	800cf78 <init_I2C()>
	init_UART();
 800e018:	f7fe ffe2 	bl	800cfe0 <init_UART()>
#ifndef DEBUG
	init_Watchdog();
#endif
	uint64_t serial_number = HAL_GetUIDw1();
 800e01c:	f001 fd52 	bl	800fac4 <HAL_GetUIDw1>
 800e020:	0004      	movs	r4, r0
	serial_number <<= 32;
	serial_number |= HAL_GetUIDw0();
 800e022:	f001 fd49 	bl	800fab8 <HAL_GetUIDw0>
	printf("SmartFarm ST32 %s - %s\n", VERSION, COMMIT_HASH);
 800e026:	4a3f      	ldr	r2, [pc, #252]	; (800e124 <main+0x134>)
 800e028:	493f      	ldr	r1, [pc, #252]	; (800e128 <main+0x138>)
	serial_number |= HAL_GetUIDw0();
 800e02a:	0005      	movs	r5, r0
	printf("SmartFarm ST32 %s - %s\n", VERSION, COMMIT_HASH);
 800e02c:	483f      	ldr	r0, [pc, #252]	; (800e12c <main+0x13c>)
 800e02e:	f7f9 ff3b 	bl	8007ea8 <iprintf>
	printf("System Clock: %ldMhz, Node SN (HEX): %08lX%08lX\n",  (HAL_RCC_GetSysClockFreq() / 1000000), (uint32_t)(serial_number >> 32), (uint32_t)(serial_number));
 800e032:	f002 ff29 	bl	8010e88 <HAL_RCC_GetSysClockFreq>
 800e036:	493e      	ldr	r1, [pc, #248]	; (800e130 <main+0x140>)
 800e038:	f7f5 feca 	bl	8003dd0 <__udivsi3>
 800e03c:	002b      	movs	r3, r5
 800e03e:	0022      	movs	r2, r4
 800e040:	0001      	movs	r1, r0
 800e042:	483c      	ldr	r0, [pc, #240]	; (800e134 <main+0x144>)
 800e044:	f7f9 ff30 	bl	8007ea8 <iprintf>

	printf("System Configuration Vaild Status: %d\n", SystemConfig::get_Valid_Status());
 800e048:	f001 fac4 	bl	800f5d4 <SystemConfig::get_Valid_Status()>
 800e04c:	0001      	movs	r1, r0
 800e04e:	483a      	ldr	r0, [pc, #232]	; (800e138 <main+0x148>)
 800e050:	f7f9 ff2a 	bl	8007ea8 <iprintf>

	set_GPS_Reset(false);
 800e054:	2000      	movs	r0, #0
 800e056:	f7ff fa1d 	bl	800d494 <set_GPS_Reset(bool)>
	set_UART_Receive_Start(1);
 800e05a:	2001      	movs	r0, #1
 800e05c:	f7ff f85a 	bl	800d114 <set_UART_Receive_Start(unsigned char)>

	if(get_Interface_Board_Type() == INTERFACE_BOARD_TYPE::CONTROL)
 800e060:	f7ff f894 	bl	800d18c <get_Interface_Board_Type()>
 800e064:	4e35      	ldr	r6, [pc, #212]	; (800e13c <main+0x14c>)
 800e066:	2801      	cmp	r0, #1
 800e068:	d11f      	bne.n	800e0aa <main+0xba>
	{
		printf("Control Interface Board Connected, Version: %d\n", get_Interface_Board_Version());
 800e06a:	f7ff f895 	bl	800d198 <get_Interface_Board_Version()>
 800e06e:	0001      	movs	r1, r0
 800e070:	4833      	ldr	r0, [pc, #204]	; (800e140 <main+0x150>)
 800e072:	f7f9 ff19 	bl	8007ea8 <iprintf>
		Control_Interface_Board::init();
 800e076:	f7ff fa83 	bl	800d580 <Control_Interface_Board::init()>
		manager.init(get_UART_Handle(0), serial_number, Received_Packet_Handler);
 800e07a:	2000      	movs	r0, #0
 800e07c:	f7ff f876 	bl	800d16c <get_UART_Handle(unsigned char)>
 800e080:	4b30      	ldr	r3, [pc, #192]	; (800e144 <main+0x154>)
 800e082:	0001      	movs	r1, r0
 800e084:	9300      	str	r3, [sp, #0]
 800e086:	0030      	movs	r0, r6
 800e088:	002a      	movs	r2, r5
 800e08a:	0023      	movs	r3, r4
 800e08c:	f000 f98e 	bl	800e3ac <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))>
		set_UART_Receive_Start(0);
 800e090:	2000      	movs	r0, #0
		setting.flow_control = Protocol::Interface::FLOW_CONTROL::NONE;
		Sensor_Interface_Board::set_Interface_Setting(setting);

		use_db9_comm = true;
		manager.init(Sensor_Interface_Board::get_Interface_Handle(0), serial_number, Received_Packet_Handler);
		set_UART_Receive_Start(3);
 800e092:	f7ff f83f 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
	}

	set_LED_Driver_Enable(true);
 800e096:	2001      	movs	r0, #1
 800e098:	f7ff f8c6 	bl	800d228 <set_LED_Driver_Enable(bool)>
	while(1)
	{
#ifndef DEBUG
		set_Watchdog_Timer_Reset();
#endif
		if(SystemConfig::get_Reset_Request_Flag())
 800e09c:	f001 faa4 	bl	800f5e8 <SystemConfig::get_Reset_Request_Flag()>
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	d023      	beq.n	800e0ec <main+0xfc>
		{
			init_Watchdog();
 800e0a4:	f7ff f820 	bl	800d0e8 <init_Watchdog()>
			while(1); //Wait For Reset by WDT
 800e0a8:	e7fe      	b.n	800e0a8 <main+0xb8>
		printf("Sensor Interface Board Connected, Version: %d\n", get_Interface_Board_Version());
 800e0aa:	f7ff f875 	bl	800d198 <get_Interface_Board_Version()>
 800e0ae:	0001      	movs	r1, r0
 800e0b0:	4825      	ldr	r0, [pc, #148]	; (800e148 <main+0x158>)
 800e0b2:	f7f9 fef9 	bl	8007ea8 <iprintf>
		Sensor_Interface_Board::init();
 800e0b6:	f000 fc9b 	bl	800e9f0 <Sensor_Interface_Board::init()>
		setting.type = Protocol::Interface::TYPE::RS485;
 800e0ba:	4b24      	ldr	r3, [pc, #144]	; (800e14c <main+0x15c>)
		setting.stop_bit = Protocol::Interface::STOP_BIT::B1;
 800e0bc:	2701      	movs	r7, #1
		setting.type = Protocol::Interface::TYPE::RS485;
 800e0be:	9303      	str	r3, [sp, #12]
		setting.baudrate = 19200;
 800e0c0:	2380      	movs	r3, #128	; 0x80
		setting.stop_bit = Protocol::Interface::STOP_BIT::B1;
 800e0c2:	a803      	add	r0, sp, #12
		setting.baudrate = 19200;
 800e0c4:	031b      	lsls	r3, r3, #12
		setting.stop_bit = Protocol::Interface::STOP_BIT::B1;
 800e0c6:	8107      	strh	r7, [r0, #8]
		setting.baudrate = 19200;
 800e0c8:	9304      	str	r3, [sp, #16]
		Sensor_Interface_Board::set_Interface_Setting(setting);
 800e0ca:	f000 fdc9 	bl	800ec60 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)>
		use_db9_comm = true;
 800e0ce:	4b20      	ldr	r3, [pc, #128]	; (800e150 <main+0x160>)
		manager.init(Sensor_Interface_Board::get_Interface_Handle(0), serial_number, Received_Packet_Handler);
 800e0d0:	2000      	movs	r0, #0
		use_db9_comm = true;
 800e0d2:	701f      	strb	r7, [r3, #0]
		manager.init(Sensor_Interface_Board::get_Interface_Handle(0), serial_number, Received_Packet_Handler);
 800e0d4:	f000 fdb9 	bl	800ec4a <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>
 800e0d8:	4b1a      	ldr	r3, [pc, #104]	; (800e144 <main+0x154>)
 800e0da:	0001      	movs	r1, r0
 800e0dc:	9300      	str	r3, [sp, #0]
 800e0de:	0030      	movs	r0, r6
 800e0e0:	002a      	movs	r2, r5
 800e0e2:	0023      	movs	r3, r4
 800e0e4:	f000 f962 	bl	800e3ac <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))>
		set_UART_Receive_Start(3);
 800e0e8:	2003      	movs	r0, #3
 800e0ea:	e7d2      	b.n	800e092 <main+0xa2>
		}

		update_Status_LED();
 800e0ec:	f7ff f9ee 	bl	800d4cc <update_Status_LED()>
		manager.update_Received_Packet();
 800e0f0:	0030      	movs	r0, r6
 800e0f2:	f000 f9bf 	bl	800e474 <Packet_Manager::update_Received_Packet()>
		manager.update_Transmit_Packet();
 800e0f6:	0030      	movs	r0, r6
 800e0f8:	f000 fa9a 	bl	800e630 <Packet_Manager::update_Transmit_Packet()>
		switch(get_Interface_Board_Type())
 800e0fc:	f7ff f846 	bl	800d18c <get_Interface_Board_Type()>
 800e100:	2800      	cmp	r0, #0
 800e102:	d00a      	beq.n	800e11a <main+0x12a>
 800e104:	2801      	cmp	r0, #1
 800e106:	d1c9      	bne.n	800e09c <main+0xac>
		{
			case INTERFACE_BOARD_TYPE::CONTROL:
				Control_Interface_Board::update_DO_Status();
 800e108:	f7ff fb50 	bl	800d7ac <Control_Interface_Board::update_DO_Status()>
				Control_Interface_Board::update_DI_Status();
 800e10c:	f7ff fb30 	bl	800d770 <Control_Interface_Board::update_DI_Status()>
				Control_Interface_Board::update_Manual_Switch_Status();
 800e110:	f7ff fb96 	bl	800d840 <Control_Interface_Board::update_Manual_Switch_Status()>
				Control_Interface_Board::update_ADC_Value();
 800e114:	f7ff fb24 	bl	800d760 <Control_Interface_Board::update_ADC_Value()>
				break;
 800e118:	e7c0      	b.n	800e09c <main+0xac>
			
			case INTERFACE_BOARD_TYPE::SENSOR:
				Sensor_Interface_Board::update_ADC_Value();
 800e11a:	f000 fe8b 	bl	800ee34 <Sensor_Interface_Board::update_ADC_Value()>
				break;
 800e11e:	e7bd      	b.n	800e09c <main+0xac>
 800e120:	20000004 	.word	0x20000004
 800e124:	08013027 	.word	0x08013027
 800e128:	08013050 	.word	0x08013050
 800e12c:	08013057 	.word	0x08013057
 800e130:	000f4240 	.word	0x000f4240
 800e134:	0801306f 	.word	0x0801306f
 800e138:	080130a0 	.word	0x080130a0
 800e13c:	20000cc0 	.word	0x20000cc0
 800e140:	080130c7 	.word	0x080130c7
 800e144:	0800def3 	.word	0x0800def3
 800e148:	080130f7 	.word	0x080130f7
 800e14c:	4b000103 	.word	0x4b000103
 800e150:	20000cb8 	.word	0x20000cb8

0800e154 <_GLOBAL__sub_I_uart_test_message>:

#include <stdint.h>
#include <protocol.h>
#include <board_io.h>

class Packet_Manager
 800e154:	2182      	movs	r1, #130	; 0x82
 800e156:	2200      	movs	r2, #0
 800e158:	4b03      	ldr	r3, [pc, #12]	; (800e168 <_GLOBAL__sub_I_uart_test_message+0x14>)
 800e15a:	0089      	lsls	r1, r1, #2
 800e15c:	545a      	strb	r2, [r3, r1]
 800e15e:	3110      	adds	r1, #16
 800e160:	801a      	strh	r2, [r3, #0]
 800e162:	709a      	strb	r2, [r3, #2]
 800e164:	505a      	str	r2, [r3, r1]
		}
#ifdef STATUS_TEST_LOOP_ENABLE
		update_Test_Loop();
#endif
	}
}	
 800e166:	4770      	bx	lr
 800e168:	20000cc0 	.word	0x20000cc0

0800e16c <MXC6655::get_Value(MXC6655::Value*)>:
 */

#include <mxc6655.h>

uint8_t MXC6655::get_Value(Value *output)
{
 800e16c:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t read_start_address = 0x03;
 800e16e:	270f      	movs	r7, #15
 800e170:	2303      	movs	r3, #3
{
 800e172:	0006      	movs	r6, r0
	uint8_t rx_buffer[6] = {};
 800e174:	2000      	movs	r0, #0
{
 800e176:	b087      	sub	sp, #28
	uint8_t read_start_address = 0x03;
 800e178:	446f      	add	r7, sp
	uint8_t rx_buffer[6] = {};
 800e17a:	ad04      	add	r5, sp, #16
{
 800e17c:	000c      	movs	r4, r1
	uint8_t read_start_address = 0x03;
 800e17e:	703b      	strb	r3, [r7, #0]
	uint8_t rx_buffer[6] = {};
 800e180:	9004      	str	r0, [sp, #16]
 800e182:	80a8      	strh	r0, [r5, #4]

	if(HAL_I2C_Master_Transmit(get_I2C_Handle(0), target_address, &read_start_address, 1, 100) != HAL_OK)
 800e184:	f7fe ffe6 	bl	800d154 <get_I2C_Handle(unsigned char)>
 800e188:	2364      	movs	r3, #100	; 0x64
 800e18a:	7931      	ldrb	r1, [r6, #4]
 800e18c:	003a      	movs	r2, r7
 800e18e:	9300      	str	r3, [sp, #0]
 800e190:	3b63      	subs	r3, #99	; 0x63
 800e192:	f002 f9fd 	bl	8010590 <HAL_I2C_Master_Transmit>
 800e196:	2800      	cmp	r0, #0
 800e198:	d007      	beq.n	800e1aa <MXC6655::get_Value(MXC6655::Value*)+0x3e>
	{
		printf("%s: ERROR\n", __FUNCTION__);
 800e19a:	4920      	ldr	r1, [pc, #128]	; (800e21c <MXC6655::get_Value(MXC6655::Value*)+0xb0>)
 800e19c:	4820      	ldr	r0, [pc, #128]	; (800e220 <MXC6655::get_Value(MXC6655::Value*)+0xb4>)
 800e19e:	f7f9 fe83 	bl	8007ea8 <iprintf>
		return 1;
 800e1a2:	2601      	movs	r6, #1
				output->z_g = value_g;
				break;
		}
	}
	return 0;
}
 800e1a4:	0030      	movs	r0, r6
 800e1a6:	b007      	add	sp, #28
 800e1a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(HAL_I2C_Master_Receive(get_I2C_Handle(0), target_address, rx_buffer, sizeof(rx_buffer), 100) != HAL_OK)
 800e1aa:	f7fe ffd3 	bl	800d154 <get_I2C_Handle(unsigned char)>
 800e1ae:	2364      	movs	r3, #100	; 0x64
 800e1b0:	7931      	ldrb	r1, [r6, #4]
 800e1b2:	002a      	movs	r2, r5
 800e1b4:	9300      	str	r3, [sp, #0]
 800e1b6:	3b5e      	subs	r3, #94	; 0x5e
 800e1b8:	f002 fa92 	bl	80106e0 <HAL_I2C_Master_Receive>
 800e1bc:	1e06      	subs	r6, r0, #0
 800e1be:	d1ec      	bne.n	800e19a <MXC6655::get_Value(MXC6655::Value*)+0x2e>
		float value_g = (float)((int16_t)value) / 1024;
 800e1c0:	8828      	ldrh	r0, [r5, #0]
 800e1c2:	bac0      	revsh	r0, r0
 800e1c4:	f7f6 ff92 	bl	80050ec <__aeabi_i2f>
 800e1c8:	21ea      	movs	r1, #234	; 0xea
 800e1ca:	0589      	lsls	r1, r1, #22
 800e1cc:	f7f6 fc76 	bl	8004abc <__aeabi_fmul>
				output->x_g = value_g;
 800e1d0:	0a03      	lsrs	r3, r0, #8
 800e1d2:	7020      	strb	r0, [r4, #0]
 800e1d4:	7063      	strb	r3, [r4, #1]
 800e1d6:	0c03      	lsrs	r3, r0, #16
 800e1d8:	0e00      	lsrs	r0, r0, #24
 800e1da:	70e0      	strb	r0, [r4, #3]
		float value_g = (float)((int16_t)value) / 1024;
 800e1dc:	8868      	ldrh	r0, [r5, #2]
				output->x_g = value_g;
 800e1de:	70a3      	strb	r3, [r4, #2]
		float value_g = (float)((int16_t)value) / 1024;
 800e1e0:	bac0      	revsh	r0, r0
 800e1e2:	f7f6 ff83 	bl	80050ec <__aeabi_i2f>
 800e1e6:	21ea      	movs	r1, #234	; 0xea
 800e1e8:	0589      	lsls	r1, r1, #22
 800e1ea:	f7f6 fc67 	bl	8004abc <__aeabi_fmul>
				output->y_g = value_g;
 800e1ee:	0a03      	lsrs	r3, r0, #8
 800e1f0:	7120      	strb	r0, [r4, #4]
 800e1f2:	7163      	strb	r3, [r4, #5]
 800e1f4:	0c03      	lsrs	r3, r0, #16
 800e1f6:	0e00      	lsrs	r0, r0, #24
 800e1f8:	71e0      	strb	r0, [r4, #7]
		float value_g = (float)((int16_t)value) / 1024;
 800e1fa:	88a8      	ldrh	r0, [r5, #4]
				output->y_g = value_g;
 800e1fc:	71a3      	strb	r3, [r4, #6]
		float value_g = (float)((int16_t)value) / 1024;
 800e1fe:	bac0      	revsh	r0, r0
 800e200:	f7f6 ff74 	bl	80050ec <__aeabi_i2f>
 800e204:	21ea      	movs	r1, #234	; 0xea
 800e206:	0589      	lsls	r1, r1, #22
 800e208:	f7f6 fc58 	bl	8004abc <__aeabi_fmul>
				output->z_g = value_g;
 800e20c:	0a03      	lsrs	r3, r0, #8
 800e20e:	7220      	strb	r0, [r4, #8]
 800e210:	7263      	strb	r3, [r4, #9]
 800e212:	0c03      	lsrs	r3, r0, #16
 800e214:	0e00      	lsrs	r0, r0, #24
 800e216:	72a3      	strb	r3, [r4, #10]
 800e218:	72e0      	strb	r0, [r4, #11]
	for(uint8_t i = 0; i < (sizeof(rx_buffer) / 2); i++)
 800e21a:	e7c3      	b.n	800e1a4 <MXC6655::get_Value(MXC6655::Value*)+0x38>
 800e21c:	08013126 	.word	0x08013126
 800e220:	08013299 	.word	0x08013299

0800e224 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)>:

uint8_t MXC6655::get_Angular_Displacement(Angular_Displacement *output)
{
 800e224:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e226:	b087      	sub	sp, #28
 800e228:	000c      	movs	r4, r1
 800e22a:	0005      	movs	r5, r0
	Value value = {};
 800e22c:	220c      	movs	r2, #12
 800e22e:	2100      	movs	r1, #0
 800e230:	a803      	add	r0, sp, #12
 800e232:	f7f8 ff49 	bl	80070c8 <memset>
	if(!output || get_Value(&value)) return 1;
 800e236:	2c00      	cmp	r4, #0
 800e238:	d103      	bne.n	800e242 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0x1e>
 800e23a:	2501      	movs	r5, #1

	output->roll = 180 * atan2(value.y_g, sqrt(value.x_g*value.x_g + value.z_g*value.z_g)) / M_PI;
	output->pitch = 180 * atan2(value.x_g, sqrt(value.y_g*value.y_g + value.z_g*value.z_g)) / M_PI;

	return 0;
}
 800e23c:	0028      	movs	r0, r5
 800e23e:	b007      	add	sp, #28
 800e240:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(!output || get_Value(&value)) return 1;
 800e242:	0028      	movs	r0, r5
 800e244:	a903      	add	r1, sp, #12
 800e246:	f7ff ff91 	bl	800e16c <MXC6655::get_Value(MXC6655::Value*)>
 800e24a:	1e05      	subs	r5, r0, #0
 800e24c:	d1f5      	bne.n	800e23a <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0x16>
	output->roll = 180 * atan2(value.y_g, sqrt(value.x_g*value.x_g + value.z_g*value.z_g)) / M_PI;
 800e24e:	9b04      	ldr	r3, [sp, #16]
 800e250:	9f05      	ldr	r7, [sp, #20]
 800e252:	9301      	str	r3, [sp, #4]
 800e254:	9b03      	ldr	r3, [sp, #12]
 800e256:	1c19      	adds	r1, r3, #0
 800e258:	1c18      	adds	r0, r3, #0
 800e25a:	9300      	str	r3, [sp, #0]
 800e25c:	f7f6 fc2e 	bl	8004abc <__aeabi_fmul>
 800e260:	1c39      	adds	r1, r7, #0
 800e262:	1c06      	adds	r6, r0, #0
 800e264:	1c38      	adds	r0, r7, #0
 800e266:	f7f6 fc29 	bl	8004abc <__aeabi_fmul>
 800e26a:	1c01      	adds	r1, r0, #0
 800e26c:	1c30      	adds	r0, r6, #0
 800e26e:	f7f6 f8bf 	bl	80043f0 <__aeabi_fadd>
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 800e272:	f7f5 fb75 	bl	8003960 <sqrtf>
 800e276:	1c01      	adds	r1, r0, #0
  { return __builtin_atan2f(__y, __x); }
 800e278:	9801      	ldr	r0, [sp, #4]
 800e27a:	f7f5 fb6d 	bl	8003958 <atan2f>
 800e27e:	491d      	ldr	r1, [pc, #116]	; (800e2f4 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd0>)
 800e280:	f7f6 fc1c 	bl	8004abc <__aeabi_fmul>
 800e284:	f7f8 fd88 	bl	8006d98 <__aeabi_f2d>
 800e288:	4a1b      	ldr	r2, [pc, #108]	; (800e2f8 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd4>)
 800e28a:	4b1c      	ldr	r3, [pc, #112]	; (800e2fc <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd8>)
 800e28c:	f7f7 fb1a 	bl	80058c4 <__aeabi_ddiv>
 800e290:	f7f8 fdca 	bl	8006e28 <__aeabi_d2f>
 800e294:	0a03      	lsrs	r3, r0, #8
 800e296:	7020      	strb	r0, [r4, #0]
 800e298:	7063      	strb	r3, [r4, #1]
 800e29a:	0c03      	lsrs	r3, r0, #16
 800e29c:	0e00      	lsrs	r0, r0, #24
 800e29e:	70e0      	strb	r0, [r4, #3]
	output->pitch = 180 * atan2(value.x_g, sqrt(value.y_g*value.y_g + value.z_g*value.z_g)) / M_PI;
 800e2a0:	9804      	ldr	r0, [sp, #16]
	output->roll = 180 * atan2(value.y_g, sqrt(value.x_g*value.x_g + value.z_g*value.z_g)) / M_PI;
 800e2a2:	70a3      	strb	r3, [r4, #2]
	output->pitch = 180 * atan2(value.x_g, sqrt(value.y_g*value.y_g + value.z_g*value.z_g)) / M_PI;
 800e2a4:	9b03      	ldr	r3, [sp, #12]
 800e2a6:	1c01      	adds	r1, r0, #0
 800e2a8:	9300      	str	r3, [sp, #0]
 800e2aa:	f7f6 fc07 	bl	8004abc <__aeabi_fmul>
 800e2ae:	9f05      	ldr	r7, [sp, #20]
 800e2b0:	1c06      	adds	r6, r0, #0
 800e2b2:	1c39      	adds	r1, r7, #0
 800e2b4:	1c38      	adds	r0, r7, #0
 800e2b6:	f7f6 fc01 	bl	8004abc <__aeabi_fmul>
 800e2ba:	1c01      	adds	r1, r0, #0
 800e2bc:	1c30      	adds	r0, r6, #0
 800e2be:	f7f6 f897 	bl	80043f0 <__aeabi_fadd>
  { return __builtin_sqrtf(__x); }
 800e2c2:	f7f5 fb4d 	bl	8003960 <sqrtf>
 800e2c6:	1c01      	adds	r1, r0, #0
  { return __builtin_atan2f(__y, __x); }
 800e2c8:	9800      	ldr	r0, [sp, #0]
 800e2ca:	f7f5 fb45 	bl	8003958 <atan2f>
 800e2ce:	4909      	ldr	r1, [pc, #36]	; (800e2f4 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd0>)
 800e2d0:	f7f6 fbf4 	bl	8004abc <__aeabi_fmul>
 800e2d4:	f7f8 fd60 	bl	8006d98 <__aeabi_f2d>
 800e2d8:	4b08      	ldr	r3, [pc, #32]	; (800e2fc <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd8>)
 800e2da:	4a07      	ldr	r2, [pc, #28]	; (800e2f8 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0xd4>)
 800e2dc:	f7f7 faf2 	bl	80058c4 <__aeabi_ddiv>
 800e2e0:	f7f8 fda2 	bl	8006e28 <__aeabi_d2f>
 800e2e4:	0a03      	lsrs	r3, r0, #8
 800e2e6:	7120      	strb	r0, [r4, #4]
 800e2e8:	7163      	strb	r3, [r4, #5]
 800e2ea:	0c03      	lsrs	r3, r0, #16
 800e2ec:	0e00      	lsrs	r0, r0, #24
 800e2ee:	71a3      	strb	r3, [r4, #6]
 800e2f0:	71e0      	strb	r0, [r4, #7]
	return 0;
 800e2f2:	e7a3      	b.n	800e23c <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)+0x18>
 800e2f4:	43340000 	.word	0x43340000
 800e2f8:	54442d18 	.word	0x54442d18
 800e2fc:	400921fb 	.word	0x400921fb

0800e300 <OnBoard_Packet_Handler::set_GPS_Data(unsigned char)>:
#include <onboard_packet_handler.h>

GPS_Parser OnBoard_Packet_Handler::gps;

void OnBoard_Packet_Handler::set_GPS_Data(uint8_t data)
{
 800e300:	b510      	push	{r4, lr}
 800e302:	0001      	movs	r1, r0
	gps.set_Data(data);
 800e304:	4801      	ldr	r0, [pc, #4]	; (800e30c <OnBoard_Packet_Handler::set_GPS_Data(unsigned char)+0xc>)
 800e306:	f7ff fd91 	bl	800de2c <GPS_Parser::set_Data(unsigned char)>
}
 800e30a:	bd10      	pop	{r4, pc}
 800e30c:	20000ee0 	.word	0x20000ee0

0800e310 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:

uint8_t OnBoard_Packet_Handler::Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800e310:	b570      	push	{r4, r5, r6, lr}
	switch(request->header.command)
 800e312:	784b      	ldrb	r3, [r1, #1]
{
 800e314:	0015      	movs	r5, r2
 800e316:	b086      	sub	sp, #24
	switch(request->header.command)
 800e318:	2b90      	cmp	r3, #144	; 0x90
 800e31a:	d009      	beq.n	800e330 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x20>
 800e31c:	2402      	movs	r4, #2
 800e31e:	2b92      	cmp	r3, #146	; 0x92
 800e320:	d103      	bne.n	800e32a <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a>
			break;
		}

		case Protocol::COMMAND::GPS_READ:
		{
			if(request->header.data_length) return 1;
 800e322:	788c      	ldrb	r4, [r1, #2]
 800e324:	2c00      	cmp	r4, #0
 800e326:	d01c      	beq.n	800e362 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x52>
 800e328:	2401      	movs	r4, #1

		default:
			return 2;
	}
	return 0;
 800e32a:	0020      	movs	r0, r4
 800e32c:	b006      	add	sp, #24
 800e32e:	bd70      	pop	{r4, r5, r6, pc}
			if(request->header.data_length) return 1;
 800e330:	788e      	ldrb	r6, [r1, #2]
 800e332:	2e00      	cmp	r6, #0
 800e334:	d1f8      	bne.n	800e328 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x18>
			auto target = get_Accel_Object();
 800e336:	f7fe ff25 	bl	800d184 <get_Accel_Object()>
 800e33a:	0004      	movs	r4, r0
			MXC6655::Angular_Displacement value = {};
 800e33c:	2208      	movs	r2, #8
 800e33e:	0031      	movs	r1, r6
 800e340:	4668      	mov	r0, sp
 800e342:	f7f8 fec1 	bl	80070c8 <memset>
			if(target->get_Angular_Displacement(&value)) return 1;
 800e346:	0020      	movs	r0, r4
 800e348:	4669      	mov	r1, sp
 800e34a:	f7ff ff6b 	bl	800e224 <MXC6655::get_Angular_Displacement(MXC6655::Angular_Displacement*)>
 800e34e:	1e04      	subs	r4, r0, #0
 800e350:	d1ea      	bne.n	800e328 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x18>
			response.init_Data((uint8_t*)&value, sizeof(value));
 800e352:	2208      	movs	r2, #8
 800e354:	4669      	mov	r1, sp
 800e356:	0028      	movs	r0, r5
 800e358:	f000 f98b 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			response.header.command = Protocol::COMMAND::ACCEL_RESPONSE;
 800e35c:	2391      	movs	r3, #145	; 0x91
			response.header.command = Protocol::COMMAND::GPS_RESPONSE;
 800e35e:	706b      	strb	r3, [r5, #1]
			break;	
 800e360:	e7e3      	b.n	800e32a <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a>
			auto value = gps.get_Data();
 800e362:	4807      	ldr	r0, [pc, #28]	; (800e380 <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x70>)
 800e364:	f7ff fca8 	bl	800dcb8 <GPS_Parser::get_Data()>
 800e368:	2216      	movs	r2, #22
 800e36a:	0001      	movs	r1, r0
 800e36c:	4668      	mov	r0, sp
 800e36e:	f7f8 fe57 	bl	8007020 <memcpy>
			response.init_Data((uint8_t*)&value, sizeof(value));
 800e372:	2216      	movs	r2, #22
 800e374:	4669      	mov	r1, sp
 800e376:	0028      	movs	r0, r5
 800e378:	f000 f97b 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			response.header.command = Protocol::COMMAND::GPS_RESPONSE;
 800e37c:	2393      	movs	r3, #147	; 0x93
 800e37e:	e7ee      	b.n	800e35e <OnBoard_Packet_Handler::Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x4e>
 800e380:	20000ee0 	.word	0x20000ee0

0800e384 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE>:
#include <stdlib.h>
#include <stdint.h>
#include <string.h>
#include <checksum.h>

class GPS_Parser
 800e384:	4b06      	ldr	r3, [pc, #24]	; (800e3a0 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE+0x1c>)
 800e386:	4a07      	ldr	r2, [pc, #28]	; (800e3a4 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE+0x20>)
 800e388:	0019      	movs	r1, r3
 800e38a:	82da      	strh	r2, [r3, #22]
 800e38c:	2224      	movs	r2, #36	; 0x24
 800e38e:	761a      	strb	r2, [r3, #24]
 800e390:	4a05      	ldr	r2, [pc, #20]	; (800e3a8 <_GLOBAL__sub_I__ZN22OnBoard_Packet_Handler3gpsE+0x24>)
 800e392:	3129      	adds	r1, #41	; 0x29
 800e394:	61da      	str	r2, [r3, #28]
 800e396:	2200      	movs	r2, #0
 800e398:	33aa      	adds	r3, #170	; 0xaa
 800e39a:	700a      	strb	r2, [r1, #0]
 800e39c:	801a      	strh	r2, [r3, #0]
 800e39e:	4770      	bx	lr
 800e3a0:	20000ee0 	.word	0x20000ee0
 800e3a4:	00002a2c 	.word	0x00002a2c
 800e3a8:	08013130 	.word	0x08013130

0800e3ac <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))>:

#include <packet_manager.h>
#include <sensor_interface_board.h>

void Packet_Manager::init(UART_HandleTypeDef *uart, uint64_t serial_number, Packet_Handler handler)
{
 800e3ac:	b570      	push	{r4, r5, r6, lr}
 800e3ae:	000e      	movs	r6, r1
 800e3b0:	0019      	movs	r1, r3
	target_uart = uart;
	node_serial_number = serial_number;
 800e3b2:	2384      	movs	r3, #132	; 0x84
{
 800e3b4:	0004      	movs	r4, r0
	target_uart = uart;
 800e3b6:	2583      	movs	r5, #131	; 0x83
{
 800e3b8:	0010      	movs	r0, r2
	node_serial_number = serial_number;
 800e3ba:	009b      	lsls	r3, r3, #2
	target_uart = uart;
 800e3bc:	00ad      	lsls	r5, r5, #2
	node_serial_number = serial_number;
 800e3be:	18e3      	adds	r3, r4, r3
	target_uart = uart;
 800e3c0:	5166      	str	r6, [r4, r5]
	node_serial_number = serial_number;
 800e3c2:	6018      	str	r0, [r3, #0]
 800e3c4:	6059      	str	r1, [r3, #4]
	packet_handler = handler;
 800e3c6:	2386      	movs	r3, #134	; 0x86
 800e3c8:	9a04      	ldr	r2, [sp, #16]
 800e3ca:	009b      	lsls	r3, r3, #2
 800e3cc:	50e2      	str	r2, [r4, r3]
	set_Isolated_RS485_TX_Enable(false);
 800e3ce:	2000      	movs	r0, #0
 800e3d0:	f7ff f86e 	bl	800d4b0 <set_Isolated_RS485_TX_Enable(bool)>
	if(target_uart && target_uart->Instance == USART5)
 800e3d4:	5963      	ldr	r3, [r4, r5]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d007      	beq.n	800e3ea <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))+0x3e>
 800e3da:	4a04      	ldr	r2, [pc, #16]	; (800e3ec <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))+0x40>)
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	4293      	cmp	r3, r2
 800e3e0:	d103      	bne.n	800e3ea <Packet_Manager::init(__UART_HandleTypeDef*, unsigned long long, unsigned char (*)(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&))+0x3e>
	{
		Sensor_Interface_Board::set_Interface_TX(0, false);
 800e3e2:	2100      	movs	r1, #0
 800e3e4:	0008      	movs	r0, r1
 800e3e6:	f000 fb97 	bl	800eb18 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
	}
}
 800e3ea:	bd70      	pop	{r4, r5, r6, pc}
 800e3ec:	40005000 	.word	0x40005000

0800e3f0 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)>:
	return node_selected;
}

void Packet_Manager::set_Transmit_Data(uint8_t *data, uint16_t length)
{
	bool use_db9 = (target_uart && target_uart->Instance == USART5);
 800e3f0:	2383      	movs	r3, #131	; 0x83
{
 800e3f2:	b5f0      	push	{r4, r5, r6, r7, lr}
	bool use_db9 = (target_uart && target_uart->Instance == USART5);
 800e3f4:	009b      	lsls	r3, r3, #2
 800e3f6:	58c3      	ldr	r3, [r0, r3]
{
 800e3f8:	b085      	sub	sp, #20
 800e3fa:	0005      	movs	r5, r0
 800e3fc:	000e      	movs	r6, r1
 800e3fe:	9201      	str	r2, [sp, #4]
	bool use_db9 = (target_uart && target_uart->Instance == USART5);
 800e400:	2b00      	cmp	r3, #0
 800e402:	d026      	beq.n	800e452 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x62>
 800e404:	4a19      	ldr	r2, [pc, #100]	; (800e46c <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x7c>)
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	4293      	cmp	r3, r2
 800e40a:	d122      	bne.n	800e452 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x62>
	if(use_db9)
	{
		Sensor_Interface_Board::set_Interface_TX(0, true);
 800e40c:	2101      	movs	r1, #1
 800e40e:	2000      	movs	r0, #0
 800e410:	f000 fb82 	bl	800eb18 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
	bool use_db9 = (target_uart && target_uart->Instance == USART5);
 800e414:	2401      	movs	r4, #1
	}
	else
	{
		set_Isolated_RS485_TX_Enable(true);
	}
	volatile uint16_t delay = 0xFFF;
 800e416:	ab02      	add	r3, sp, #8
 800e418:	1d9a      	adds	r2, r3, #6
 800e41a:	4b15      	ldr	r3, [pc, #84]	; (800e470 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x80>)
 800e41c:	8013      	strh	r3, [r2, #0]
	while(delay--); //wait for switching
 800e41e:	8813      	ldrh	r3, [r2, #0]
 800e420:	1e59      	subs	r1, r3, #1
 800e422:	b289      	uxth	r1, r1
 800e424:	b29f      	uxth	r7, r3
 800e426:	8011      	strh	r1, [r2, #0]
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d1f8      	bne.n	800e41e <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x2e>

	HAL_UART_Transmit(target_uart, data, length, -1);
 800e42c:	2083      	movs	r0, #131	; 0x83
 800e42e:	0080      	lsls	r0, r0, #2
 800e430:	0031      	movs	r1, r6
 800e432:	9a01      	ldr	r2, [sp, #4]
 800e434:	5828      	ldr	r0, [r5, r0]
 800e436:	3b01      	subs	r3, #1
 800e438:	f003 fe5c 	bl	80120f4 <HAL_UART_Transmit>
	if(use_db9)
 800e43c:	2c00      	cmp	r4, #0
 800e43e:	d00d      	beq.n	800e45c <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x6c>
	{
		set_UART_Receive_Start(3);
 800e440:	2003      	movs	r0, #3
 800e442:	f7fe fe67 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
		Sensor_Interface_Board::set_Interface_TX(0, false);
 800e446:	0039      	movs	r1, r7
 800e448:	0038      	movs	r0, r7
 800e44a:	f000 fb65 	bl	800eb18 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
	else
	{
		set_UART_Receive_Start(0);
		set_Isolated_RS485_TX_Enable(false);
	}
}
 800e44e:	b005      	add	sp, #20
 800e450:	bdf0      	pop	{r4, r5, r6, r7, pc}
		set_Isolated_RS485_TX_Enable(true);
 800e452:	2001      	movs	r0, #1
 800e454:	f7ff f82c 	bl	800d4b0 <set_Isolated_RS485_TX_Enable(bool)>
	bool use_db9 = (target_uart && target_uart->Instance == USART5);
 800e458:	2400      	movs	r4, #0
 800e45a:	e7dc      	b.n	800e416 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x26>
		set_UART_Receive_Start(0);
 800e45c:	0020      	movs	r0, r4
 800e45e:	f7fe fe59 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
		set_Isolated_RS485_TX_Enable(false);
 800e462:	0020      	movs	r0, r4
 800e464:	f7ff f824 	bl	800d4b0 <set_Isolated_RS485_TX_Enable(bool)>
}
 800e468:	e7f1      	b.n	800e44e <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)+0x5e>
 800e46a:	46c0      	nop			; (mov r8, r8)
 800e46c:	40005000 	.word	0x40005000
 800e470:	00000fff 	.word	0x00000fff

0800e474 <Packet_Manager::update_Received_Packet()>:
	node_selected = false;
	update_Status_LED();
}

void Packet_Manager::update_Received_Packet()
{
 800e474:	b513      	push	{r0, r1, r4, lr}
	if(!packet_received_flag || !packet_handler) return;
 800e476:	7843      	ldrb	r3, [r0, #1]
{
 800e478:	0004      	movs	r4, r0
	if(!packet_received_flag || !packet_handler) return;
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d02b      	beq.n	800e4d6 <Packet_Manager::update_Received_Packet()+0x62>
 800e47e:	2386      	movs	r3, #134	; 0x86
 800e480:	009b      	lsls	r3, r3, #2
 800e482:	58c3      	ldr	r3, [r0, r3]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d026      	beq.n	800e4d6 <Packet_Manager::update_Received_Packet()+0x62>
		};
	};
	
	const uint8_t start_byte_value = 0x7E;

	struct [[gnu::packed]] Header
 800e488:	227e      	movs	r2, #126	; 0x7e
 800e48a:	4669      	mov	r1, sp
 800e48c:	700a      	strb	r2, [r1, #0]
	auto request = (Protocol::Packet_Ptr*)receive_buffer.data;

	Protocol::Command_Response_Packet response;
	if(packet_handler(this, request, response))
 800e48e:	466a      	mov	r2, sp
	auto request = (Protocol::Packet_Ptr*)receive_buffer.data;
 800e490:	1d81      	adds	r1, r0, #6
	if(packet_handler(this, request, response))
 800e492:	4798      	blx	r3
 800e494:	2800      	cmp	r0, #0
 800e496:	d002      	beq.n	800e49e <Packet_Manager::update_Received_Packet()+0x2a>
	{
		response.header.command = Protocol::COMMAND::ERROR_INVALID_REQUEST;
 800e498:	2322      	movs	r3, #34	; 0x22
 800e49a:	466a      	mov	r2, sp
 800e49c:	7053      	strb	r3, [r2, #1]
	}
	response.get_Buffer(transmit_buffer.data, sizeof(transmit_buffer.data));
 800e49e:	0021      	movs	r1, r4
 800e4a0:	2280      	movs	r2, #128	; 0x80
 800e4a2:	3109      	adds	r1, #9
 800e4a4:	31ff      	adds	r1, #255	; 0xff
 800e4a6:	0052      	lsls	r2, r2, #1
 800e4a8:	4668      	mov	r0, sp
 800e4aa:	f000 f918 	bl	800e6de <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)>
	transmit_buffer.count = response.get_Size();
 800e4ae:	4668      	mov	r0, sp
 800e4b0:	f000 f938 	bl	800e724 <Protocol::Command_Response_Packet::get_Size()>
 800e4b4:	0023      	movs	r3, r4
 800e4b6:	33fe      	adds	r3, #254	; 0xfe
 800e4b8:	8118      	strh	r0, [r3, #8]
	packet_received_flag = false;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	7063      	strb	r3, [r4, #1]
		Header header;
		uint8_t *data;
		uint8_t checksum;

		~Command_Response_Packet() { deinit(); }
		void deinit() { if(header.data_length) { delete[] data; header.data_length = 0; } }
 800e4be:	466b      	mov	r3, sp
 800e4c0:	789b      	ldrb	r3, [r3, #2]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	d007      	beq.n	800e4d6 <Packet_Manager::update_Received_Packet()+0x62>
 800e4c6:	466b      	mov	r3, sp
 800e4c8:	9801      	ldr	r0, [sp, #4]
 800e4ca:	78db      	ldrb	r3, [r3, #3]
 800e4cc:	0200      	lsls	r0, r0, #8
 800e4ce:	4318      	orrs	r0, r3
 800e4d0:	d001      	beq.n	800e4d6 <Packet_Manager::update_Received_Packet()+0x62>
 800e4d2:	f004 f94e 	bl	8012772 <operator delete[](void*)>
}
 800e4d6:	bd13      	pop	{r0, r1, r4, pc}

0800e4d8 <Packet_Manager::update_Status_LED()>:

void Packet_Manager::update_Status_LED()
{
 800e4d8:	b570      	push	{r4, r5, r6, lr}
	set_Status_LED(STATUS_LED_TYPE::BLUE, node_selected);
 800e4da:	2582      	movs	r5, #130	; 0x82
{
 800e4dc:	0004      	movs	r4, r0
	set_Status_LED(STATUS_LED_TYPE::BLUE, node_selected);
 800e4de:	00ad      	lsls	r5, r5, #2
 800e4e0:	5d41      	ldrb	r1, [r0, r5]
 800e4e2:	2004      	movs	r0, #4
 800e4e4:	f7fe fe76 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
	set_Status_LED(STATUS_LED_TYPE::RS485_ACT, node_selected);
 800e4e8:	5d61      	ldrb	r1, [r4, r5]
 800e4ea:	2006      	movs	r0, #6
 800e4ec:	f7fe fe72 	bl	800d1d4 <set_Status_LED(STATUS_LED_TYPE, bool)>
}
 800e4f0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e4f4 <Packet_Manager::set_Received_Data(unsigned char)>:
{
 800e4f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	static uint32_t last_received_tick = HAL_GetTick();
 800e4f6:	2701      	movs	r7, #1
 800e4f8:	4e48      	ldr	r6, [pc, #288]	; (800e61c <Packet_Manager::set_Received_Data(unsigned char)+0x128>)
{
 800e4fa:	b085      	sub	sp, #20
	static uint32_t last_received_tick = HAL_GetTick();
 800e4fc:	6833      	ldr	r3, [r6, #0]
{
 800e4fe:	0004      	movs	r4, r0
 800e500:	4d47      	ldr	r5, [pc, #284]	; (800e620 <Packet_Manager::set_Received_Data(unsigned char)+0x12c>)
 800e502:	9101      	str	r1, [sp, #4]
	static uint32_t last_received_tick = HAL_GetTick();
 800e504:	423b      	tst	r3, r7
 800e506:	d103      	bne.n	800e510 <Packet_Manager::set_Received_Data(unsigned char)+0x1c>
 800e508:	f001 fabe 	bl	800fa88 <HAL_GetTick>
 800e50c:	6037      	str	r7, [r6, #0]
 800e50e:	6028      	str	r0, [r5, #0]
	uint32_t current_tick = HAL_GetTick();
 800e510:	f001 faba 	bl	800fa88 <HAL_GetTick>
	if(packet_started_flag && ((current_tick - last_received_tick) > 100))
 800e514:	7823      	ldrb	r3, [r4, #0]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d005      	beq.n	800e526 <Packet_Manager::set_Received_Data(unsigned char)+0x32>
 800e51a:	682b      	ldr	r3, [r5, #0]
 800e51c:	1ac3      	subs	r3, r0, r3
 800e51e:	2b64      	cmp	r3, #100	; 0x64
 800e520:	d901      	bls.n	800e526 <Packet_Manager::set_Received_Data(unsigned char)+0x32>
		packet_started_flag = false;
 800e522:	2300      	movs	r3, #0
 800e524:	7023      	strb	r3, [r4, #0]
	if(!packet_started_flag)
 800e526:	7823      	ldrb	r3, [r4, #0]
	last_received_tick = current_tick;
 800e528:	6028      	str	r0, [r5, #0]
	if(!packet_started_flag)
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d105      	bne.n	800e53a <Packet_Manager::set_Received_Data(unsigned char)+0x46>
		if(data != Protocol::start_byte_value) return;
 800e52e:	9a01      	ldr	r2, [sp, #4]
 800e530:	2a7e      	cmp	r2, #126	; 0x7e
 800e532:	d10d      	bne.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
		packet_started_flag = true;
 800e534:	3a7d      	subs	r2, #125	; 0x7d
 800e536:	7022      	strb	r2, [r4, #0]
		receive_buffer.count = 0;
 800e538:	80a3      	strh	r3, [r4, #4]
	receive_buffer.data[receive_buffer.count++] = data;
 800e53a:	88a1      	ldrh	r1, [r4, #4]
 800e53c:	9801      	ldr	r0, [sp, #4]
 800e53e:	1c4b      	adds	r3, r1, #1
 800e540:	b29b      	uxth	r3, r3
 800e542:	1862      	adds	r2, r4, r1
 800e544:	80a3      	strh	r3, [r4, #4]
 800e546:	7190      	strb	r0, [r2, #6]
	if(receive_buffer.count == sizeof(Protocol::Header))
 800e548:	2b03      	cmp	r3, #3
 800e54a:	d103      	bne.n	800e554 <Packet_Manager::set_Received_Data(unsigned char)+0x60>
		packet_data_length = ((Protocol::Header*)receive_buffer.data)->data_length;
 800e54c:	7a23      	ldrb	r3, [r4, #8]
 800e54e:	70a3      	strb	r3, [r4, #2]
}
 800e550:	b005      	add	sp, #20
 800e552:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(receive_buffer.count != (sizeof(Protocol::Header) + packet_data_length + 1)) return; //Header + Data Length + Checksum
 800e554:	78a2      	ldrb	r2, [r4, #2]
 800e556:	3204      	adds	r2, #4
 800e558:	4293      	cmp	r3, r2
 800e55a:	d1f9      	bne.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
	packet_started_flag = false;
 800e55c:	2200      	movs	r2, #0
	uint8_t checksum = get_XOR_Checksum(receive_buffer.data, receive_buffer.count - 1);
 800e55e:	1da5      	adds	r5, r4, #6
	packet_started_flag = false;
 800e560:	7022      	strb	r2, [r4, #0]
	uint8_t checksum = get_XOR_Checksum(receive_buffer.data, receive_buffer.count - 1);
 800e562:	0028      	movs	r0, r5
 800e564:	f7ff f800 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
	if(checksum != receive_buffer.data[receive_buffer.count - 1])
 800e568:	88a3      	ldrh	r3, [r4, #4]
	uint8_t checksum = get_XOR_Checksum(receive_buffer.data, receive_buffer.count - 1);
 800e56a:	0001      	movs	r1, r0
	if(checksum != receive_buffer.data[receive_buffer.count - 1])
 800e56c:	18e3      	adds	r3, r4, r3
 800e56e:	795a      	ldrb	r2, [r3, #5]
 800e570:	4282      	cmp	r2, r0
 800e572:	d003      	beq.n	800e57c <Packet_Manager::set_Received_Data(unsigned char)+0x88>
		printf("CheckSum Failed, 0x%02X != 0x%02X\n", checksum, receive_buffer.data[receive_buffer.count - 1]);
 800e574:	482b      	ldr	r0, [pc, #172]	; (800e624 <Packet_Manager::set_Received_Data(unsigned char)+0x130>)
 800e576:	f7f9 fc97 	bl	8007ea8 <iprintf>
		return;
 800e57a:	e7e9      	b.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
	switch(header->command)
 800e57c:	786b      	ldrb	r3, [r5, #1]
 800e57e:	2b20      	cmp	r3, #32
 800e580:	d144      	bne.n	800e60c <Packet_Manager::set_Received_Data(unsigned char)+0x118>
			if(request->serial_number != node_serial_number)
 800e582:	792b      	ldrb	r3, [r5, #4]
 800e584:	78ea      	ldrb	r2, [r5, #3]
 800e586:	021b      	lsls	r3, r3, #8
 800e588:	4313      	orrs	r3, r2
 800e58a:	796a      	ldrb	r2, [r5, #5]
 800e58c:	7a29      	ldrb	r1, [r5, #8]
 800e58e:	0412      	lsls	r2, r2, #16
 800e590:	4313      	orrs	r3, r2
 800e592:	79aa      	ldrb	r2, [r5, #6]
 800e594:	0209      	lsls	r1, r1, #8
 800e596:	0612      	lsls	r2, r2, #24
 800e598:	431a      	orrs	r2, r3
 800e59a:	79eb      	ldrb	r3, [r5, #7]
 800e59c:	4319      	orrs	r1, r3
 800e59e:	7a6b      	ldrb	r3, [r5, #9]
 800e5a0:	041b      	lsls	r3, r3, #16
 800e5a2:	4319      	orrs	r1, r3
 800e5a4:	7aab      	ldrb	r3, [r5, #10]
 800e5a6:	061b      	lsls	r3, r3, #24
 800e5a8:	430b      	orrs	r3, r1
 800e5aa:	2184      	movs	r1, #132	; 0x84
 800e5ac:	0089      	lsls	r1, r1, #2
 800e5ae:	1860      	adds	r0, r4, r1
 800e5b0:	6805      	ldr	r5, [r0, #0]
 800e5b2:	3908      	subs	r1, #8
 800e5b4:	4295      	cmp	r5, r2
 800e5b6:	d102      	bne.n	800e5be <Packet_Manager::set_Received_Data(unsigned char)+0xca>
 800e5b8:	6842      	ldr	r2, [r0, #4]
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d005      	beq.n	800e5ca <Packet_Manager::set_Received_Data(unsigned char)+0xd6>
				node_selected = false;
 800e5be:	2300      	movs	r3, #0
				update_Status_LED();
 800e5c0:	0020      	movs	r0, r4
				node_selected = false;
 800e5c2:	5463      	strb	r3, [r4, r1]
				update_Status_LED();
 800e5c4:	f7ff ff88 	bl	800e4d8 <Packet_Manager::update_Status_LED()>
				return;
 800e5c8:	e7c2      	b.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
			else if(!node_selected)
 800e5ca:	5c63      	ldrb	r3, [r4, r1]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d119      	bne.n	800e604 <Packet_Manager::set_Received_Data(unsigned char)+0x110>
				node_selected = true;
 800e5d0:	3301      	adds	r3, #1
				update_Status_LED();
 800e5d2:	0020      	movs	r0, r4
				node_selected = true;
 800e5d4:	5463      	strb	r3, [r4, r1]
				update_Status_LED();
 800e5d6:	f7ff ff7f 	bl	800e4d8 <Packet_Manager::update_Status_LED()>
	struct [[gnu::packed]] Node_Select_Response
 800e5da:	2203      	movs	r2, #3
 800e5dc:	4912      	ldr	r1, [pc, #72]	; (800e628 <Packet_Manager::set_Received_Data(unsigned char)+0x134>)
 800e5de:	a802      	add	r0, sp, #8
 800e5e0:	f7f8 fd1e 	bl	8007020 <memcpy>
			response.status = Protocol::SELECT_STATUS::OK;
 800e5e4:	2301      	movs	r3, #1
 800e5e6:	aa02      	add	r2, sp, #8
 800e5e8:	70d3      	strb	r3, [r2, #3]
			response.checksum = get_XOR_Checksum((uint8_t*)&response, (sizeof(response) - 1));
 800e5ea:	2104      	movs	r1, #4
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	a802      	add	r0, sp, #8
 800e5f0:	f7fe ffba 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e5f4:	ab02      	add	r3, sp, #8
 800e5f6:	7118      	strb	r0, [r3, #4]
			set_Transmit_Data((uint8_t*)&response, sizeof(response));
 800e5f8:	2205      	movs	r2, #5
 800e5fa:	0019      	movs	r1, r3
 800e5fc:	0020      	movs	r0, r4
 800e5fe:	f7ff fef7 	bl	800e3f0 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)>
			break;
 800e602:	e7a5      	b.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
				printf("Node Already Selected\n");
 800e604:	4809      	ldr	r0, [pc, #36]	; (800e62c <Packet_Manager::set_Received_Data(unsigned char)+0x138>)
 800e606:	f7f9 fcd7 	bl	8007fb8 <puts>
 800e60a:	e7e6      	b.n	800e5da <Packet_Manager::set_Received_Data(unsigned char)+0xe6>
			if(!node_selected) return;
 800e60c:	2382      	movs	r3, #130	; 0x82
 800e60e:	009b      	lsls	r3, r3, #2
 800e610:	5ce3      	ldrb	r3, [r4, r3]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d09c      	beq.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
			packet_received_flag = true;
 800e616:	2301      	movs	r3, #1
 800e618:	7063      	strb	r3, [r4, #1]
			break;
 800e61a:	e799      	b.n	800e550 <Packet_Manager::set_Received_Data(unsigned char)+0x5c>
 800e61c:	20000f8c 	.word	0x20000f8c
 800e620:	20000f90 	.word	0x20000f90
 800e624:	08013137 	.word	0x08013137
 800e628:	0801281b 	.word	0x0801281b
 800e62c:	0801315a 	.word	0x0801315a

0800e630 <Packet_Manager::update_Transmit_Packet()>:
{
 800e630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(!transmit_buffer.count) return;
 800e632:	0006      	movs	r6, r0
 800e634:	36fe      	adds	r6, #254	; 0xfe
 800e636:	8935      	ldrh	r5, [r6, #8]
{
 800e638:	0004      	movs	r4, r0
	if(!transmit_buffer.count) return;
 800e63a:	2d00      	cmp	r5, #0
 800e63c:	d018      	beq.n	800e670 <Packet_Manager::update_Transmit_Packet()+0x40>
	transmit_buffer.data[transmit_buffer.count - 1] = get_XOR_Checksum(transmit_buffer.data, (transmit_buffer.count - 1));
 800e63e:	0007      	movs	r7, r0
 800e640:	3709      	adds	r7, #9
 800e642:	37ff      	adds	r7, #255	; 0xff
 800e644:	1e69      	subs	r1, r5, #1
 800e646:	2200      	movs	r2, #0
 800e648:	b289      	uxth	r1, r1
 800e64a:	0038      	movs	r0, r7
 800e64c:	f7fe ff8c 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e650:	1965      	adds	r5, r4, r5
 800e652:	35ff      	adds	r5, #255	; 0xff
 800e654:	7228      	strb	r0, [r5, #8]
	set_Transmit_Data(transmit_buffer.data, transmit_buffer.count);
 800e656:	8932      	ldrh	r2, [r6, #8]
 800e658:	0020      	movs	r0, r4
 800e65a:	0039      	movs	r1, r7
 800e65c:	f7ff fec8 	bl	800e3f0 <Packet_Manager::set_Transmit_Data(unsigned char*, unsigned short)>
	node_selected = false;
 800e660:	2282      	movs	r2, #130	; 0x82
	transmit_buffer.count = 0;
 800e662:	2300      	movs	r3, #0
	node_selected = false;
 800e664:	0092      	lsls	r2, r2, #2
	transmit_buffer.count = 0;
 800e666:	8133      	strh	r3, [r6, #8]
	update_Status_LED();
 800e668:	0020      	movs	r0, r4
	node_selected = false;
 800e66a:	54a3      	strb	r3, [r4, r2]
	update_Status_LED();
 800e66c:	f7ff ff34 	bl	800e4d8 <Packet_Manager::update_Status_LED()>
}
 800e670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>:
#include <protocol.h>

using namespace Protocol;

void Command_Response_Packet::init_Data(uint8_t *data, uint8_t length)
{
 800e672:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		void deinit() { if(header.data_length) { delete[] data; header.data_length = 0; } }
 800e674:	7883      	ldrb	r3, [r0, #2]
 800e676:	0004      	movs	r4, r0
 800e678:	000e      	movs	r6, r1
 800e67a:	0015      	movs	r5, r2
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d00e      	beq.n	800e69e <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)+0x2c>
 800e680:	7923      	ldrb	r3, [r4, #4]
 800e682:	78c0      	ldrb	r0, [r0, #3]
 800e684:	021b      	lsls	r3, r3, #8
 800e686:	4303      	orrs	r3, r0
 800e688:	7960      	ldrb	r0, [r4, #5]
 800e68a:	0400      	lsls	r0, r0, #16
 800e68c:	4303      	orrs	r3, r0
 800e68e:	79a0      	ldrb	r0, [r4, #6]
 800e690:	0600      	lsls	r0, r0, #24
 800e692:	4318      	orrs	r0, r3
 800e694:	d001      	beq.n	800e69a <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)+0x28>
 800e696:	f004 f86c 	bl	8012772 <operator delete[](void*)>
 800e69a:	2300      	movs	r3, #0
 800e69c:	70a3      	strb	r3, [r4, #2]
	deinit();
	if(!length) return;
 800e69e:	2d00      	cmp	r5, #0
 800e6a0:	d01c      	beq.n	800e6dc <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)+0x6a>

	this->header.data_length = length;
	this->data = new uint8_t[length];
 800e6a2:	0028      	movs	r0, r5
	this->header.data_length = length;
 800e6a4:	70a5      	strb	r5, [r4, #2]
	this->data = new uint8_t[length];
 800e6a6:	f004 f868 	bl	801277a <operator new[](unsigned int)>
 800e6aa:	2700      	movs	r7, #0
 800e6ac:	0a02      	lsrs	r2, r0, #8
 800e6ae:	7122      	strb	r2, [r4, #4]
 800e6b0:	0c02      	lsrs	r2, r0, #16
 800e6b2:	7162      	strb	r2, [r4, #5]
 800e6b4:	0e02      	lsrs	r2, r0, #24
	memcpy(this->data, data, length);
 800e6b6:	0031      	movs	r1, r6
	this->data = new uint8_t[length];
 800e6b8:	71a2      	strb	r2, [r4, #6]
 800e6ba:	70e0      	strb	r0, [r4, #3]
	memcpy(this->data, data, length);
 800e6bc:	002a      	movs	r2, r5
 800e6be:	f7f8 fcaf 	bl	8007020 <memcpy>

	checksum = 0x00;
	checksum = get_XOR_Checksum((uint8_t*)&header, sizeof(header));
 800e6c2:	003a      	movs	r2, r7
 800e6c4:	2103      	movs	r1, #3
 800e6c6:	0020      	movs	r0, r4
	checksum = 0x00;
 800e6c8:	71e7      	strb	r7, [r4, #7]
	checksum = get_XOR_Checksum((uint8_t*)&header, sizeof(header));
 800e6ca:	f7fe ff4d 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
	checksum = get_XOR_Checksum(data, header.data_length, checksum);
 800e6ce:	78a1      	ldrb	r1, [r4, #2]
	checksum = get_XOR_Checksum((uint8_t*)&header, sizeof(header));
 800e6d0:	0002      	movs	r2, r0
 800e6d2:	71e0      	strb	r0, [r4, #7]
	checksum = get_XOR_Checksum(data, header.data_length, checksum);
 800e6d4:	0030      	movs	r0, r6
 800e6d6:	f7fe ff47 	bl	800d568 <get_XOR_Checksum(unsigned char*, unsigned short, unsigned char)>
 800e6da:	71e0      	strb	r0, [r4, #7]
}
 800e6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e6de <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)>:

uint8_t Command_Response_Packet::get_Buffer(uint8_t *buffer, uint16_t buffer_size)
{
 800e6de:	b570      	push	{r4, r5, r6, lr}
 800e6e0:	0004      	movs	r4, r0
 800e6e2:	000d      	movs	r5, r1
	if(!buffer || (buffer_size <= get_Size())) return 1;
 800e6e4:	2001      	movs	r0, #1
 800e6e6:	2900      	cmp	r1, #0
 800e6e8:	d01b      	beq.n	800e722 <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)+0x44>
	return 0;
}

uint16_t Command_Response_Packet::get_Size()
{
	return (sizeof(header) + header.data_length + sizeof(checksum));
 800e6ea:	78a3      	ldrb	r3, [r4, #2]
	if(!buffer || (buffer_size <= get_Size())) return 1;
 800e6ec:	3304      	adds	r3, #4
 800e6ee:	429a      	cmp	r2, r3
 800e6f0:	d917      	bls.n	800e722 <Protocol::Command_Response_Packet::get_Buffer(unsigned char*, unsigned short)+0x44>
	memcpy(tmp_ptr, &header, sizeof(header));
 800e6f2:	2203      	movs	r2, #3
 800e6f4:	0021      	movs	r1, r4
 800e6f6:	0028      	movs	r0, r5
 800e6f8:	f7f8 fc92 	bl	8007020 <memcpy>
	memcpy(tmp_ptr, data, header.data_length);
 800e6fc:	7923      	ldrb	r3, [r4, #4]
 800e6fe:	78e1      	ldrb	r1, [r4, #3]
 800e700:	021b      	lsls	r3, r3, #8
 800e702:	430b      	orrs	r3, r1
 800e704:	7961      	ldrb	r1, [r4, #5]
	tmp_ptr += sizeof(header);
 800e706:	3503      	adds	r5, #3
	memcpy(tmp_ptr, data, header.data_length);
 800e708:	0409      	lsls	r1, r1, #16
 800e70a:	430b      	orrs	r3, r1
 800e70c:	79a1      	ldrb	r1, [r4, #6]
 800e70e:	78a2      	ldrb	r2, [r4, #2]
 800e710:	0609      	lsls	r1, r1, #24
 800e712:	4319      	orrs	r1, r3
 800e714:	0028      	movs	r0, r5
 800e716:	f7f8 fc83 	bl	8007020 <memcpy>
	return 0;
 800e71a:	2000      	movs	r0, #0
 800e71c:	79e2      	ldrb	r2, [r4, #7]
	tmp_ptr += header.data_length;
 800e71e:	78a3      	ldrb	r3, [r4, #2]
	memcpy(tmp_ptr, &checksum, sizeof(checksum));
 800e720:	54ea      	strb	r2, [r5, r3]
}
 800e722:	bd70      	pop	{r4, r5, r6, pc}

0800e724 <Protocol::Command_Response_Packet::get_Size()>:
	return (sizeof(header) + header.data_length + sizeof(checksum));
 800e724:	7880      	ldrb	r0, [r0, #2]
 800e726:	3004      	adds	r0, #4
 800e728:	4770      	bx	lr
	...

0800e72c <Sensor_Interface_Board::set_Power_Output(bool)>:
	set_Interface_Mode(0, INTERFACE_MODE::RS232);
	set_Interface_Mode(1, INTERFACE_MODE::RS232);
}

void Sensor_Interface_Board::set_Power_Output(bool enable)
{
 800e72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	power_12v_enabled = enable;
 800e72e:	2403      	movs	r4, #3
			led_value |= relay_led_pos;
		}
		else
		{
			target.gpio->ODR &= ~target.init.Pin;
			led_value &= ~relay_led_pos;
 800e730:	27e0      	movs	r7, #224	; 0xe0
	power_12v_enabled = enable;
 800e732:	4b0e      	ldr	r3, [pc, #56]	; (800e76c <Sensor_Interface_Board::set_Power_Output(bool)+0x40>)
{
 800e734:	0002      	movs	r2, r0
	power_12v_enabled = enable;
 800e736:	7018      	strb	r0, [r3, #0]
	for(auto &target : power_relay_info)
 800e738:	4b0d      	ldr	r3, [pc, #52]	; (800e770 <Sensor_Interface_Board::set_Power_Output(bool)+0x44>)
 800e73a:	8818      	ldrh	r0, [r3, #0]
 800e73c:	4b0d      	ldr	r3, [pc, #52]	; (800e774 <Sensor_Interface_Board::set_Power_Output(bool)+0x48>)
		if(enable)
 800e73e:	685d      	ldr	r5, [r3, #4]
 800e740:	6819      	ldr	r1, [r3, #0]
 800e742:	46ac      	mov	ip, r5
			target.gpio->ODR |= target.init.Pin;
 800e744:	694d      	ldr	r5, [r1, #20]
 800e746:	4666      	mov	r6, ip
		if(enable)
 800e748:	2a00      	cmp	r2, #0
 800e74a:	d00b      	beq.n	800e764 <Sensor_Interface_Board::set_Power_Output(bool)+0x38>
			target.gpio->ODR |= target.init.Pin;
 800e74c:	4335      	orrs	r5, r6
 800e74e:	614d      	str	r5, [r1, #20]
			led_value |= relay_led_pos;
 800e750:	4338      	orrs	r0, r7
	for(auto &target : power_relay_info)
 800e752:	3c01      	subs	r4, #1
 800e754:	3318      	adds	r3, #24
 800e756:	2c00      	cmp	r4, #0
 800e758:	d1f1      	bne.n	800e73e <Sensor_Interface_Board::set_Power_Output(bool)+0x12>
 800e75a:	4b05      	ldr	r3, [pc, #20]	; (800e770 <Sensor_Interface_Board::set_Power_Output(bool)+0x44>)
		}
	}

	set_LED_Driver_Value(led_value);
}
 800e75c:	8018      	strh	r0, [r3, #0]
	set_LED_Driver_Value(led_value);
 800e75e:	f7fe fd77 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
}
 800e762:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			target.gpio->ODR &= ~target.init.Pin;
 800e764:	43b5      	bics	r5, r6
 800e766:	614d      	str	r5, [r1, #20]
			led_value &= ~relay_led_pos;
 800e768:	43b8      	bics	r0, r7
 800e76a:	e7f2      	b.n	800e752 <Sensor_Interface_Board::set_Power_Output(bool)+0x26>
 800e76c:	20000f9e 	.word	0x20000f9e
 800e770:	200011f8 	.word	0x200011f8
 800e774:	20000434 	.word	0x20000434

0800e778 <Sensor_Interface_Board::set_12V_Output(bool)>:
}

void Sensor_Interface_Board::set_12V_Output(bool enable)
{
	auto &target = power_relay_info[1]; //12V_OUT_CTRL
	if(enable)
 800e778:	490c      	ldr	r1, [pc, #48]	; (800e7ac <Sensor_Interface_Board::set_12V_Output(bool)+0x34>)
{
 800e77a:	b570      	push	{r4, r5, r6, lr}
 800e77c:	698a      	ldr	r2, [r1, #24]
 800e77e:	4c0c      	ldr	r4, [pc, #48]	; (800e7b0 <Sensor_Interface_Board::set_12V_Output(bool)+0x38>)
 800e780:	0003      	movs	r3, r0
 800e782:	69cd      	ldr	r5, [r1, #28]
 800e784:	8820      	ldrh	r0, [r4, #0]
	{
		target.gpio->ODR |= target.init.Pin;
 800e786:	6951      	ldr	r1, [r2, #20]
	if(enable)
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d009      	beq.n	800e7a0 <Sensor_Interface_Board::set_12V_Output(bool)+0x28>
		target.gpio->ODR |= target.init.Pin;
 800e78c:	4329      	orrs	r1, r5
 800e78e:	6151      	str	r1, [r2, #20]
		led_value |= relay_led_pos;
 800e790:	22e0      	movs	r2, #224	; 0xe0
 800e792:	4310      	orrs	r0, r2
	else
	{
		target.gpio->ODR &= ~target.init.Pin;
		led_value &= ~relay_led_pos;
	}
	power_12v_enabled = enable;
 800e794:	4a07      	ldr	r2, [pc, #28]	; (800e7b4 <Sensor_Interface_Board::set_12V_Output(bool)+0x3c>)
 800e796:	8020      	strh	r0, [r4, #0]
 800e798:	7013      	strb	r3, [r2, #0]
	set_LED_Driver_Value(led_value);
 800e79a:	f7fe fd59 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
}
 800e79e:	bd70      	pop	{r4, r5, r6, pc}
		target.gpio->ODR &= ~target.init.Pin;
 800e7a0:	43a9      	bics	r1, r5
 800e7a2:	6151      	str	r1, [r2, #20]
		led_value &= ~relay_led_pos;
 800e7a4:	22e0      	movs	r2, #224	; 0xe0
 800e7a6:	4390      	bics	r0, r2
 800e7a8:	e7f4      	b.n	800e794 <Sensor_Interface_Board::set_12V_Output(bool)+0x1c>
 800e7aa:	46c0      	nop			; (mov r8, r8)
 800e7ac:	20000434 	.word	0x20000434
 800e7b0:	200011f8 	.word	0x200011f8
 800e7b4:	20000f9e 	.word	0x20000f9e

0800e7b8 <Sensor_Interface_Board::set_System_Power(bool)>:


uint8_t Sensor_Interface_Board::set_System_Power(bool enable)
{
	for(uint8_t i = 1; i <= 4; i++)
 800e7b8:	4b18      	ldr	r3, [pc, #96]	; (800e81c <Sensor_Interface_Board::set_System_Power(bool)+0x64>)
{
 800e7ba:	b570      	push	{r4, r5, r6, lr}
 800e7bc:	0005      	movs	r5, r0
 800e7be:	2404      	movs	r4, #4
 800e7c0:	001e      	movs	r6, r3
	{
		auto &target = power_generate_info[i];
		if(enable)
 800e7c2:	699a      	ldr	r2, [r3, #24]
 800e7c4:	69d8      	ldr	r0, [r3, #28]
		{
			target.gpio->ODR |= target.init.Pin;
 800e7c6:	6951      	ldr	r1, [r2, #20]
		if(enable)
 800e7c8:	2d00      	cmp	r5, #0
 800e7ca:	d01a      	beq.n	800e802 <Sensor_Interface_Board::set_System_Power(bool)+0x4a>
			target.gpio->ODR |= target.init.Pin;
 800e7cc:	4301      	orrs	r1, r0
 800e7ce:	3c01      	subs	r4, #1
 800e7d0:	b2e4      	uxtb	r4, r4
		}
		else
		{
			target.gpio->ODR &= ~target.init.Pin;
 800e7d2:	6151      	str	r1, [r2, #20]
	for(uint8_t i = 1; i <= 4; i++)
 800e7d4:	3318      	adds	r3, #24
 800e7d6:	2c00      	cmp	r4, #0
 800e7d8:	d1f3      	bne.n	800e7c2 <Sensor_Interface_Board::set_System_Power(bool)+0xa>
		}
	}
	HAL_Delay(30);
 800e7da:	201e      	movs	r0, #30
 800e7dc:	f001 f95a 	bl	800fa94 <HAL_Delay>
	auto &sys_pg = power_generate_info[0];
	if(enable && !(sys_pg.gpio->IDR & sys_pg.init.Pin))
 800e7e0:	2d00      	cmp	r5, #0
 800e7e2:	d010      	beq.n	800e806 <Sensor_Interface_Board::set_System_Power(bool)+0x4e>
 800e7e4:	6833      	ldr	r3, [r6, #0]
 800e7e6:	6872      	ldr	r2, [r6, #4]
 800e7e8:	691b      	ldr	r3, [r3, #16]
 800e7ea:	421a      	tst	r2, r3
 800e7ec:	d10b      	bne.n	800e806 <Sensor_Interface_Board::set_System_Power(bool)+0x4e>
	{
		printf("%s: 12V_SYS_PG, Failed, PowerOff\n", __FUNCTION__);
 800e7ee:	490c      	ldr	r1, [pc, #48]	; (800e820 <Sensor_Interface_Board::set_System_Power(bool)+0x68>)
 800e7f0:	480c      	ldr	r0, [pc, #48]	; (800e824 <Sensor_Interface_Board::set_System_Power(bool)+0x6c>)
 800e7f2:	f7f9 fb59 	bl	8007ea8 <iprintf>
		set_System_Power(false);
 800e7f6:	0020      	movs	r0, r4
 800e7f8:	f7ff ffde 	bl	800e7b8 <Sensor_Interface_Board::set_System_Power(bool)>
 800e7fc:	3401      	adds	r4, #1
	}

	adc.init(get_I2C_Handle(1), 0x28, 5.0);
	
	return 0;
}
 800e7fe:	0020      	movs	r0, r4
 800e800:	bd70      	pop	{r4, r5, r6, pc}
			target.gpio->ODR &= ~target.init.Pin;
 800e802:	4381      	bics	r1, r0
 800e804:	e7e3      	b.n	800e7ce <Sensor_Interface_Board::set_System_Power(bool)+0x16>
	adc.init(get_I2C_Handle(1), 0x28, 5.0);
 800e806:	2001      	movs	r0, #1
 800e808:	f7fe fca4 	bl	800d154 <get_I2C_Handle(unsigned char)>
 800e80c:	2228      	movs	r2, #40	; 0x28
 800e80e:	0001      	movs	r1, r0
 800e810:	4b05      	ldr	r3, [pc, #20]	; (800e828 <Sensor_Interface_Board::set_System_Power(bool)+0x70>)
 800e812:	4806      	ldr	r0, [pc, #24]	; (800e82c <Sensor_Interface_Board::set_System_Power(bool)+0x74>)
 800e814:	f000 ffc6 	bl	800f7a4 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)>
	return 0;
 800e818:	e7f1      	b.n	800e7fe <Sensor_Interface_Board::set_System_Power(bool)+0x46>
 800e81a:	46c0      	nop			; (mov r8, r8)
 800e81c:	2000050c 	.word	0x2000050c
 800e820:	08013170 	.word	0x08013170
 800e824:	08013181 	.word	0x08013181
 800e828:	40a00000 	.word	0x40a00000
 800e82c:	200011a8 	.word	0x200011a8

0800e830 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)>:

uint8_t Sensor_Interface_Board::set_UART_Mux(uint8_t index, bool enable)
{
 800e830:	0003      	movs	r3, r0
	if(index >= uart_channel_count) return 1;
 800e832:	2001      	movs	r0, #1
 800e834:	4283      	cmp	r3, r0
 800e836:	d80b      	bhi.n	800e850 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x20>

	auto &target = uart_mux_enable_info[index];
	if(enable)
 800e838:	3017      	adds	r0, #23
 800e83a:	4358      	muls	r0, r3
 800e83c:	4a07      	ldr	r2, [pc, #28]	; (800e85c <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x2c>)
 800e83e:	5883      	ldr	r3, [r0, r2]
 800e840:	1812      	adds	r2, r2, r0
 800e842:	6850      	ldr	r0, [r2, #4]
	{
		target.gpio->ODR |= target.init.Pin;
 800e844:	695a      	ldr	r2, [r3, #20]
	if(enable)
 800e846:	2900      	cmp	r1, #0
 800e848:	d003      	beq.n	800e852 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x22>
		target.gpio->ODR |= target.init.Pin;
 800e84a:	4302      	orrs	r2, r0
 800e84c:	2000      	movs	r0, #0
 800e84e:	615a      	str	r2, [r3, #20]
	else
	{
		target.gpio->ODR &= ~target.init.Pin;
	}
	return 0;
}
 800e850:	4770      	bx	lr
		target.gpio->ODR &= ~target.init.Pin;
 800e852:	4382      	bics	r2, r0
 800e854:	615a      	str	r2, [r3, #20]
 800e856:	0008      	movs	r0, r1
 800e858:	e7fa      	b.n	800e850 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)+0x20>
 800e85a:	46c0      	nop			; (mov r8, r8)
 800e85c:	200005b4 	.word	0x200005b4

0800e860 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>:

uint8_t Sensor_Interface_Board::set_UART_Mux_Target(uint8_t index, uint8_t target_index)
{
 800e860:	0003      	movs	r3, r0
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e862:	2001      	movs	r0, #1
{
 800e864:	b570      	push	{r4, r5, r6, lr}
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e866:	4283      	cmp	r3, r0
 800e868:	d81d      	bhi.n	800e8a6 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x46>
 800e86a:	2903      	cmp	r1, #3
 800e86c:	d81b      	bhi.n	800e8a6 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x46>
	
	uint8_t target_offset = (index == 0) ? 0 : 2;
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d000      	beq.n	800e874 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x14>
 800e872:	2302      	movs	r3, #2
	auto &target_a0 = uart_mux_select_info[target_offset];
	auto &target_a1 = uart_mux_select_info[target_offset + 1];
 800e874:	2418      	movs	r4, #24
 800e876:	1c5e      	adds	r6, r3, #1
	switch(target_index)
 800e878:	4363      	muls	r3, r4
 800e87a:	4374      	muls	r4, r6
 800e87c:	4811      	ldr	r0, [pc, #68]	; (800e8c4 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x64>)
 800e87e:	581a      	ldr	r2, [r3, r0]
 800e880:	18c3      	adds	r3, r0, r3
 800e882:	685d      	ldr	r5, [r3, #4]
 800e884:	5823      	ldr	r3, [r4, r0]
 800e886:	1900      	adds	r0, r0, r4
 800e888:	6840      	ldr	r0, [r0, #4]
 800e88a:	2902      	cmp	r1, #2
 800e88c:	d010      	beq.n	800e8b0 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x50>
 800e88e:	2903      	cmp	r1, #3
 800e890:	d014      	beq.n	800e8bc <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x5c>
 800e892:	43c4      	mvns	r4, r0
 800e894:	2901      	cmp	r1, #1
 800e896:	d007      	beq.n	800e8a8 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x48>
	{
		case 0:
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e898:	6951      	ldr	r1, [r2, #20]
 800e89a:	43a9      	bics	r1, r5
 800e89c:	6151      	str	r1, [r2, #20]
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
			break;

		case 1:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e89e:	6958      	ldr	r0, [r3, #20]
 800e8a0:	4020      	ands	r0, r4
			target_a1.gpio->ODR |= target_a1.init.Pin;
			break;

		case 3:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800e8a2:	6158      	str	r0, [r3, #20]
			break;
 800e8a4:	2000      	movs	r0, #0
	}

	return 0;
}
 800e8a6:	bd70      	pop	{r4, r5, r6, pc}
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800e8a8:	6951      	ldr	r1, [r2, #20]
 800e8aa:	430d      	orrs	r5, r1
 800e8ac:	6155      	str	r5, [r2, #20]
 800e8ae:	e7f6      	b.n	800e89e <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x3e>
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e8b0:	6951      	ldr	r1, [r2, #20]
 800e8b2:	43a9      	bics	r1, r5
 800e8b4:	6151      	str	r1, [r2, #20]
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800e8b6:	695a      	ldr	r2, [r3, #20]
 800e8b8:	4310      	orrs	r0, r2
 800e8ba:	e7f2      	b.n	800e8a2 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x42>
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800e8bc:	6951      	ldr	r1, [r2, #20]
 800e8be:	430d      	orrs	r5, r1
 800e8c0:	6155      	str	r5, [r2, #20]
 800e8c2:	e7f8      	b.n	800e8b6 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)+0x56>
 800e8c4:	200005e4 	.word	0x200005e4

0800e8c8 <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)>:

uint8_t Sensor_Interface_Board::set_DB9_Mux(uint8_t index, bool enable)
{
 800e8c8:	0003      	movs	r3, r0
	if(index >= uart_channel_count) return 1;
 800e8ca:	2001      	movs	r0, #1
 800e8cc:	4283      	cmp	r3, r0
 800e8ce:	d80b      	bhi.n	800e8e8 <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x20>

	auto &target = db9_mux_enable_info[index];
	if(enable)
 800e8d0:	3017      	adds	r0, #23
 800e8d2:	4358      	muls	r0, r3
 800e8d4:	4a07      	ldr	r2, [pc, #28]	; (800e8f4 <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x2c>)
 800e8d6:	5883      	ldr	r3, [r0, r2]
 800e8d8:	1812      	adds	r2, r2, r0
 800e8da:	6850      	ldr	r0, [r2, #4]
	{
		target.gpio->ODR |= target.init.Pin;
 800e8dc:	695a      	ldr	r2, [r3, #20]
	if(enable)
 800e8de:	2900      	cmp	r1, #0
 800e8e0:	d003      	beq.n	800e8ea <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x22>
		target.gpio->ODR |= target.init.Pin;
 800e8e2:	4302      	orrs	r2, r0
 800e8e4:	2000      	movs	r0, #0
 800e8e6:	615a      	str	r2, [r3, #20]
	{
		target.gpio->ODR &= ~target.init.Pin;
	}

	return 0;
}
 800e8e8:	4770      	bx	lr
		target.gpio->ODR &= ~target.init.Pin;
 800e8ea:	4382      	bics	r2, r0
 800e8ec:	615a      	str	r2, [r3, #20]
 800e8ee:	0008      	movs	r0, r1
 800e8f0:	e7fa      	b.n	800e8e8 <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)+0x20>
 800e8f2:	46c0      	nop			; (mov r8, r8)
 800e8f4:	2000047c 	.word	0x2000047c

0800e8f8 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)>:

uint8_t Sensor_Interface_Board::set_DB9_Mux_Target(uint8_t index, uint8_t target_index)
{
 800e8f8:	0003      	movs	r3, r0
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e8fa:	2001      	movs	r0, #1
{
 800e8fc:	b570      	push	{r4, r5, r6, lr}
	if((index >= uart_channel_count) || (target_index >= 4)) return 1;
 800e8fe:	4283      	cmp	r3, r0
 800e900:	d81d      	bhi.n	800e93e <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x46>
 800e902:	2903      	cmp	r1, #3
 800e904:	d81b      	bhi.n	800e93e <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x46>
	
	uint8_t target_offset = (index == 0) ? 0 : 2;
 800e906:	2b00      	cmp	r3, #0
 800e908:	d000      	beq.n	800e90c <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x14>
 800e90a:	2302      	movs	r3, #2
	auto &target_a0 = db9_mux_select_info[target_offset];
	auto &target_a1 = db9_mux_select_info[target_offset + 1];
 800e90c:	2418      	movs	r4, #24
 800e90e:	1c5e      	adds	r6, r3, #1
	switch(target_index)
 800e910:	4363      	muls	r3, r4
 800e912:	4374      	muls	r4, r6
 800e914:	4811      	ldr	r0, [pc, #68]	; (800e95c <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x64>)
 800e916:	581a      	ldr	r2, [r3, r0]
 800e918:	18c3      	adds	r3, r0, r3
 800e91a:	685d      	ldr	r5, [r3, #4]
 800e91c:	5823      	ldr	r3, [r4, r0]
 800e91e:	1900      	adds	r0, r0, r4
 800e920:	6840      	ldr	r0, [r0, #4]
 800e922:	2902      	cmp	r1, #2
 800e924:	d010      	beq.n	800e948 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x50>
 800e926:	2903      	cmp	r1, #3
 800e928:	d014      	beq.n	800e954 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x5c>
 800e92a:	43c4      	mvns	r4, r0
 800e92c:	2901      	cmp	r1, #1
 800e92e:	d007      	beq.n	800e940 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x48>
	{
		case 0:
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e930:	6951      	ldr	r1, [r2, #20]
 800e932:	43a9      	bics	r1, r5
 800e934:	6151      	str	r1, [r2, #20]
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
			break;

		case 1:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR &= ~target_a1.init.Pin;
 800e936:	6958      	ldr	r0, [r3, #20]
 800e938:	4020      	ands	r0, r4
			target_a1.gpio->ODR |= target_a1.init.Pin;
			break;

		case 3:
			target_a0.gpio->ODR |= target_a0.init.Pin;
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800e93a:	6158      	str	r0, [r3, #20]
			break;
 800e93c:	2000      	movs	r0, #0
	}

	return 0;
}
 800e93e:	bd70      	pop	{r4, r5, r6, pc}
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800e940:	6951      	ldr	r1, [r2, #20]
 800e942:	430d      	orrs	r5, r1
 800e944:	6155      	str	r5, [r2, #20]
 800e946:	e7f6      	b.n	800e936 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x3e>
			target_a0.gpio->ODR &= ~target_a0.init.Pin;
 800e948:	6951      	ldr	r1, [r2, #20]
 800e94a:	43a9      	bics	r1, r5
 800e94c:	6151      	str	r1, [r2, #20]
			target_a1.gpio->ODR |= target_a1.init.Pin;
 800e94e:	695a      	ldr	r2, [r3, #20]
 800e950:	4310      	orrs	r0, r2
 800e952:	e7f2      	b.n	800e93a <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x42>
			target_a0.gpio->ODR |= target_a0.init.Pin;
 800e954:	6951      	ldr	r1, [r2, #20]
 800e956:	430d      	orrs	r5, r1
 800e958:	6155      	str	r5, [r2, #20]
 800e95a:	e7f8      	b.n	800e94e <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)+0x56>
 800e95c:	200004ac 	.word	0x200004ac

0800e960 <Sensor_Interface_Board::set_DB9_12V_Output(bool)>:

void Sensor_Interface_Board::set_DB9_12V_Output(bool enable)
{
 800e960:	b570      	push	{r4, r5, r6, lr}
 800e962:	2402      	movs	r4, #2
 800e964:	2501      	movs	r5, #1
 800e966:	4b08      	ldr	r3, [pc, #32]	; (800e988 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x28>)
	for(auto &target : db9_12v_output_enable_info)
	{
		if(enable)
 800e968:	681a      	ldr	r2, [r3, #0]
 800e96a:	685e      	ldr	r6, [r3, #4]
		{
			target.gpio->ODR |= target.init.Pin;
 800e96c:	6951      	ldr	r1, [r2, #20]
		if(enable)
 800e96e:	2800      	cmp	r0, #0
 800e970:	d007      	beq.n	800e982 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x22>
			target.gpio->ODR |= target.init.Pin;
 800e972:	4331      	orrs	r1, r6
		}
		else
		{
			target.gpio->ODR &= ~target.init.Pin;
 800e974:	6151      	str	r1, [r2, #20]
	for(auto &target : db9_12v_output_enable_info)
 800e976:	3318      	adds	r3, #24
 800e978:	2c01      	cmp	r4, #1
 800e97a:	d100      	bne.n	800e97e <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x1e>
		}
	}
}
 800e97c:	bd70      	pop	{r4, r5, r6, pc}
 800e97e:	002c      	movs	r4, r5
 800e980:	e7f2      	b.n	800e968 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x8>
			target.gpio->ODR &= ~target.init.Pin;
 800e982:	43b1      	bics	r1, r6
 800e984:	e7f6      	b.n	800e974 <Sensor_Interface_Board::set_DB9_12V_Output(bool)+0x14>
 800e986:	46c0      	nop			; (mov r8, r8)
 800e988:	20000674 	.word	0x20000674

0800e98c <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>:

uint8_t Sensor_Interface_Board::set_Interface_Mode(uint8_t index, INTERFACE_MODE mode)
{
 800e98c:	b570      	push	{r4, r5, r6, lr}
 800e98e:	0004      	movs	r4, r0
	if(index >= uart_channel_count) return 1;
 800e990:	2001      	movs	r0, #1
{
 800e992:	000d      	movs	r5, r1
	if(index >= uart_channel_count) return 1;
 800e994:	4284      	cmp	r4, r0
 800e996:	d81a      	bhi.n	800e9ce <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x42>

	switch(mode)
 800e998:	2904      	cmp	r1, #4
 800e99a:	d80d      	bhi.n	800e9b8 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x2c>
 800e99c:	0008      	movs	r0, r1
 800e99e:	f7f5 fa03 	bl	8003da8 <__gnu_thumb1_case_uqi>
 800e9a2:	1703      	.short	0x1703
 800e9a4:	231d      	.short	0x231d
 800e9a6:	23          	.byte	0x23
 800e9a7:	00          	.byte	0x00
	{
		case INTERFACE_MODE::RS232:
			set_UART_Mux_Target(index, 0);
 800e9a8:	2100      	movs	r1, #0
 800e9aa:	0020      	movs	r0, r4
 800e9ac:	f7ff ff58 	bl	800e860 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>
			set_DB9_Mux_Target(index, 0);
 800e9b0:	2100      	movs	r1, #0
		case INTERFACE_MODE::SDI:
		case INTERFACE_MODE::DDI:
			set_UART_Mux_Target(index, 3);
			//D1.0,  , RX  MUX 2 
			//https://yona.xslab.co.kr//9.DAEEUN/issue/5 
			set_DB9_Mux_Target(index, 2);
 800e9b2:	0020      	movs	r0, r4
 800e9b4:	f7ff ffa0 	bl	800e8f8 <Sensor_Interface_Board::set_DB9_Mux_Target(unsigned char, unsigned char)>
			break;
	}
	set_UART_Mux(index, true);
 800e9b8:	2101      	movs	r1, #1
 800e9ba:	0020      	movs	r0, r4
 800e9bc:	f7ff ff38 	bl	800e830 <Sensor_Interface_Board::set_UART_Mux(unsigned char, bool)>
	set_DB9_Mux(index, true);
 800e9c0:	2101      	movs	r1, #1
 800e9c2:	0020      	movs	r0, r4
 800e9c4:	f7ff ff80 	bl	800e8c8 <Sensor_Interface_Board::set_DB9_Mux(unsigned char, bool)>
	serial_interface[index] = mode;
 800e9c8:	2000      	movs	r0, #0
 800e9ca:	4b08      	ldr	r3, [pc, #32]	; (800e9ec <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x60>)
 800e9cc:	551d      	strb	r5, [r3, r4]

	return 0;
}
 800e9ce:	bd70      	pop	{r4, r5, r6, pc}
			set_UART_Mux_Target(index, 1);
 800e9d0:	2101      	movs	r1, #1
 800e9d2:	0020      	movs	r0, r4
 800e9d4:	f7ff ff44 	bl	800e860 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>
			set_DB9_Mux_Target(index, 1);
 800e9d8:	2101      	movs	r1, #1
 800e9da:	e7ea      	b.n	800e9b2 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x26>
			set_UART_Mux_Target(index, 2);
 800e9dc:	2102      	movs	r1, #2
			set_UART_Mux_Target(index, 3);
 800e9de:	0020      	movs	r0, r4
 800e9e0:	f7ff ff3e 	bl	800e860 <Sensor_Interface_Board::set_UART_Mux_Target(unsigned char, unsigned char)>
			set_DB9_Mux_Target(index, 2);
 800e9e4:	2102      	movs	r1, #2
 800e9e6:	e7e4      	b.n	800e9b2 <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x26>
			set_UART_Mux_Target(index, 3);
 800e9e8:	2103      	movs	r1, #3
 800e9ea:	e7f8      	b.n	800e9de <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)+0x52>
 800e9ec:	20000f9c 	.word	0x20000f9c

0800e9f0 <Sensor_Interface_Board::init()>:
{
 800e9f0:	b570      	push	{r4, r5, r6, lr}
 800e9f2:	4c3e      	ldr	r4, [pc, #248]	; (800eaec <Sensor_Interface_Board::init()+0xfc>)
 800e9f4:	0025      	movs	r5, r4
 800e9f6:	3548      	adds	r5, #72	; 0x48
		HAL_GPIO_Init(target.gpio, &target.init);
 800e9f8:	6820      	ldr	r0, [r4, #0]
 800e9fa:	1d21      	adds	r1, r4, #4
 800e9fc:	3418      	adds	r4, #24
 800e9fe:	f001 fb29 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : power_relay_info)
 800ea02:	42ac      	cmp	r4, r5
 800ea04:	d1f8      	bne.n	800e9f8 <Sensor_Interface_Board::init()+0x8>
 800ea06:	4c3a      	ldr	r4, [pc, #232]	; (800eaf0 <Sensor_Interface_Board::init()+0x100>)
 800ea08:	0025      	movs	r5, r4
 800ea0a:	35a8      	adds	r5, #168	; 0xa8
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea0c:	6820      	ldr	r0, [r4, #0]
 800ea0e:	1d21      	adds	r1, r4, #4
 800ea10:	3418      	adds	r4, #24
 800ea12:	f001 fb1f 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : power_generate_info)
 800ea16:	42ac      	cmp	r4, r5
 800ea18:	d1f8      	bne.n	800ea0c <Sensor_Interface_Board::init()+0x1c>
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea1a:	4c36      	ldr	r4, [pc, #216]	; (800eaf4 <Sensor_Interface_Board::init()+0x104>)
 800ea1c:	6820      	ldr	r0, [r4, #0]
 800ea1e:	1d21      	adds	r1, r4, #4
 800ea20:	f001 fb18 	bl	8010054 <HAL_GPIO_Init>
 800ea24:	0021      	movs	r1, r4
 800ea26:	69a0      	ldr	r0, [r4, #24]
 800ea28:	311c      	adds	r1, #28
 800ea2a:	f001 fb13 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : uart_mux_select_info)
 800ea2e:	4c32      	ldr	r4, [pc, #200]	; (800eaf8 <Sensor_Interface_Board::init()+0x108>)
 800ea30:	0025      	movs	r5, r4
 800ea32:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea34:	6820      	ldr	r0, [r4, #0]
 800ea36:	1d21      	adds	r1, r4, #4
 800ea38:	3418      	adds	r4, #24
 800ea3a:	f001 fb0b 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : uart_mux_select_info)
 800ea3e:	42a5      	cmp	r5, r4
 800ea40:	d1f8      	bne.n	800ea34 <Sensor_Interface_Board::init()+0x44>
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea42:	4c2e      	ldr	r4, [pc, #184]	; (800eafc <Sensor_Interface_Board::init()+0x10c>)
 800ea44:	6820      	ldr	r0, [r4, #0]
 800ea46:	1d21      	adds	r1, r4, #4
 800ea48:	f001 fb04 	bl	8010054 <HAL_GPIO_Init>
 800ea4c:	0021      	movs	r1, r4
 800ea4e:	69a0      	ldr	r0, [r4, #24]
 800ea50:	311c      	adds	r1, #28
 800ea52:	f001 faff 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : db9_mux_select_info)
 800ea56:	4c2a      	ldr	r4, [pc, #168]	; (800eb00 <Sensor_Interface_Board::init()+0x110>)
 800ea58:	0025      	movs	r5, r4
 800ea5a:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea5c:	6820      	ldr	r0, [r4, #0]
 800ea5e:	1d21      	adds	r1, r4, #4
 800ea60:	3418      	adds	r4, #24
 800ea62:	f001 faf7 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : db9_mux_select_info)
 800ea66:	42ac      	cmp	r4, r5
 800ea68:	d1f8      	bne.n	800ea5c <Sensor_Interface_Board::init()+0x6c>
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea6a:	4c26      	ldr	r4, [pc, #152]	; (800eb04 <Sensor_Interface_Board::init()+0x114>)
 800ea6c:	6820      	ldr	r0, [r4, #0]
 800ea6e:	1d21      	adds	r1, r4, #4
 800ea70:	f001 faf0 	bl	8010054 <HAL_GPIO_Init>
 800ea74:	0021      	movs	r1, r4
 800ea76:	69a0      	ldr	r0, [r4, #24]
 800ea78:	311c      	adds	r1, #28
 800ea7a:	f001 faeb 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : db9_rs232_rtscts_enable_info)
 800ea7e:	4c22      	ldr	r4, [pc, #136]	; (800eb08 <Sensor_Interface_Board::init()+0x118>)
 800ea80:	0025      	movs	r5, r4
 800ea82:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea84:	6820      	ldr	r0, [r4, #0]
 800ea86:	1d21      	adds	r1, r4, #4
 800ea88:	3418      	adds	r4, #24
 800ea8a:	f001 fae3 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : db9_rs232_rtscts_enable_info)
 800ea8e:	42a5      	cmp	r5, r4
 800ea90:	d1f8      	bne.n	800ea84 <Sensor_Interface_Board::init()+0x94>
 800ea92:	4c1e      	ldr	r4, [pc, #120]	; (800eb0c <Sensor_Interface_Board::init()+0x11c>)
 800ea94:	0025      	movs	r5, r4
 800ea96:	3548      	adds	r5, #72	; 0x48
		HAL_GPIO_Init(target.gpio, &target.init);
 800ea98:	6820      	ldr	r0, [r4, #0]
 800ea9a:	1d21      	adds	r1, r4, #4
 800ea9c:	3418      	adds	r4, #24
 800ea9e:	f001 fad9 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : db9_rs485_txrx_enable_info)
 800eaa2:	42ac      	cmp	r4, r5
 800eaa4:	d1f8      	bne.n	800ea98 <Sensor_Interface_Board::init()+0xa8>
 800eaa6:	4c1a      	ldr	r4, [pc, #104]	; (800eb10 <Sensor_Interface_Board::init()+0x120>)
 800eaa8:	0025      	movs	r5, r4
 800eaaa:	3560      	adds	r5, #96	; 0x60
		HAL_GPIO_Init(target.gpio, &target.init);
 800eaac:	6820      	ldr	r0, [r4, #0]
 800eaae:	1d21      	adds	r1, r4, #4
 800eab0:	3418      	adds	r4, #24
 800eab2:	f001 facf 	bl	8010054 <HAL_GPIO_Init>
	for(auto &target : db9_rs422_txrx_enable_info)
 800eab6:	42ac      	cmp	r4, r5
 800eab8:	d1f8      	bne.n	800eaac <Sensor_Interface_Board::init()+0xbc>
		HAL_GPIO_Init(target.gpio, &target.init);
 800eaba:	4c16      	ldr	r4, [pc, #88]	; (800eb14 <Sensor_Interface_Board::init()+0x124>)
 800eabc:	6820      	ldr	r0, [r4, #0]
 800eabe:	1d21      	adds	r1, r4, #4
 800eac0:	f001 fac8 	bl	8010054 <HAL_GPIO_Init>
 800eac4:	0021      	movs	r1, r4
 800eac6:	69a0      	ldr	r0, [r4, #24]
 800eac8:	311c      	adds	r1, #28
 800eaca:	f001 fac3 	bl	8010054 <HAL_GPIO_Init>
	set_System_Power(true);
 800eace:	2001      	movs	r0, #1
 800ead0:	f7ff fe72 	bl	800e7b8 <Sensor_Interface_Board::set_System_Power(bool)>
	set_Power_Output(true);
 800ead4:	2001      	movs	r0, #1
 800ead6:	f7ff fe29 	bl	800e72c <Sensor_Interface_Board::set_Power_Output(bool)>
	set_Interface_Mode(0, INTERFACE_MODE::RS232);
 800eada:	2100      	movs	r1, #0
 800eadc:	0008      	movs	r0, r1
 800eade:	f7ff ff55 	bl	800e98c <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>
	set_Interface_Mode(1, INTERFACE_MODE::RS232);
 800eae2:	2100      	movs	r1, #0
 800eae4:	2001      	movs	r0, #1
 800eae6:	f7ff ff51 	bl	800e98c <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>
}
 800eaea:	bd70      	pop	{r4, r5, r6, pc}
 800eaec:	20000434 	.word	0x20000434
 800eaf0:	2000050c 	.word	0x2000050c
 800eaf4:	200005b4 	.word	0x200005b4
 800eaf8:	200005e4 	.word	0x200005e4
 800eafc:	2000047c 	.word	0x2000047c
 800eb00:	200004ac 	.word	0x200004ac
 800eb04:	20000674 	.word	0x20000674
 800eb08:	2000074c 	.word	0x2000074c
 800eb0c:	20000704 	.word	0x20000704
 800eb10:	200006a4 	.word	0x200006a4
 800eb14:	20000644 	.word	0x20000644

0800eb18 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>:

uint8_t Sensor_Interface_Board::set_Interface_TX(uint8_t index, bool enable)
{
 800eb18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb1a:	0004      	movs	r4, r0
	if(index >= uart_channel_count) return 1;
 800eb1c:	2001      	movs	r0, #1
{
 800eb1e:	000d      	movs	r5, r1
	if(index >= uart_channel_count) return 1;
 800eb20:	4284      	cmp	r4, r0
 800eb22:	d81a      	bhi.n	800eb5a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x42>

	if(enable)
 800eb24:	4b2f      	ldr	r3, [pc, #188]	; (800ebe4 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xcc>)
 800eb26:	0062      	lsls	r2, r4, #1
 800eb28:	5ad1      	ldrh	r1, [r2, r3]
 800eb2a:	4b2f      	ldr	r3, [pc, #188]	; (800ebe8 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xd0>)
 800eb2c:	881a      	ldrh	r2, [r3, #0]
	{
		led_value |= tx_led_pos[index];
	}
	else
	{
		led_value &= ~tx_led_pos[index];
 800eb2e:	0010      	movs	r0, r2
 800eb30:	4388      	bics	r0, r1
	if(enable)
 800eb32:	2d00      	cmp	r5, #0
 800eb34:	d001      	beq.n	800eb3a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x22>
		led_value |= tx_led_pos[index];
 800eb36:	4311      	orrs	r1, r2
 800eb38:	0008      	movs	r0, r1
 800eb3a:	8018      	strh	r0, [r3, #0]
	}
	set_LED_Driver_Value(led_value);
 800eb3c:	f7fe fb88 	bl	800d250 <set_LED_Driver_Value(unsigned short)>

	switch(serial_interface[index])
 800eb40:	4b2a      	ldr	r3, [pc, #168]	; (800ebec <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xd4>)
 800eb42:	5d1b      	ldrb	r3, [r3, r4]
 800eb44:	2b02      	cmp	r3, #2
 800eb46:	d01b      	beq.n	800eb80 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x68>
 800eb48:	d803      	bhi.n	800eb52 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x3a>
 800eb4a:	2b01      	cmp	r3, #1
 800eb4c:	d006      	beq.n	800eb5c <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x44>
 800eb4e:	2000      	movs	r0, #0
 800eb50:	e003      	b.n	800eb5a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x42>
 800eb52:	3b03      	subs	r3, #3
 800eb54:	2000      	movs	r0, #0
 800eb56:	2b01      	cmp	r3, #1
 800eb58:	d937      	bls.n	800ebca <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xb2>
			break;
		}
	}

	return 0;
}
 800eb5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uint8_t offset = (index == 0) ? 0 : 2;
 800eb5c:	2c00      	cmp	r4, #0
 800eb5e:	d000      	beq.n	800eb62 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x4a>
 800eb60:	2402      	movs	r4, #2
			if(enable)
 800eb62:	2018      	movs	r0, #24
 800eb64:	4344      	muls	r4, r0
 800eb66:	4a22      	ldr	r2, [pc, #136]	; (800ebf0 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xd8>)
 800eb68:	58a3      	ldr	r3, [r4, r2]
 800eb6a:	1912      	adds	r2, r2, r4
 800eb6c:	6852      	ldr	r2, [r2, #4]
				target.gpio->ODR |= target.init.Pin;
 800eb6e:	6959      	ldr	r1, [r3, #20]
			if(enable)
 800eb70:	2d00      	cmp	r5, #0
 800eb72:	d002      	beq.n	800eb7a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x62>
				target.gpio->ODR |= target.init.Pin;
 800eb74:	430a      	orrs	r2, r1
 800eb76:	615a      	str	r2, [r3, #20]
 800eb78:	e7e9      	b.n	800eb4e <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
				target.gpio->ODR &= ~target.init.Pin;
 800eb7a:	4391      	bics	r1, r2
 800eb7c:	6159      	str	r1, [r3, #20]
 800eb7e:	e7e6      	b.n	800eb4e <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
			auto &target_re = db9_rs485_txrx_enable_info[index + 1]; //RS485 RE#
 800eb80:	2118      	movs	r1, #24
 800eb82:	000e      	movs	r6, r1
 800eb84:	4366      	muls	r6, r4
 800eb86:	4b1b      	ldr	r3, [pc, #108]	; (800ebf4 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xdc>)
 800eb88:	1c62      	adds	r2, r4, #1
			if(enable)
 800eb8a:	58f0      	ldr	r0, [r6, r3]
 800eb8c:	199e      	adds	r6, r3, r6
 800eb8e:	6877      	ldr	r7, [r6, #4]
 800eb90:	2d00      	cmp	r5, #0
 800eb92:	d00c      	beq.n	800ebae <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x96>
				target_de.gpio->ODR |= target_de.init.Pin;
 800eb94:	6945      	ldr	r5, [r0, #20]
 800eb96:	433d      	orrs	r5, r7
 800eb98:	6145      	str	r5, [r0, #20]
				if(index)
 800eb9a:	2c00      	cmp	r4, #0
 800eb9c:	d0d7      	beq.n	800eb4e <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
					target_re.gpio->ODR |= target_re.init.Pin;
 800eb9e:	434a      	muls	r2, r1
 800eba0:	58d0      	ldr	r0, [r2, r3]
 800eba2:	189a      	adds	r2, r3, r2
 800eba4:	6941      	ldr	r1, [r0, #20]
 800eba6:	6853      	ldr	r3, [r2, #4]
 800eba8:	430b      	orrs	r3, r1
 800ebaa:	6143      	str	r3, [r0, #20]
 800ebac:	e7cf      	b.n	800eb4e <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
				target_de.gpio->ODR &= ~target_de.init.Pin;
 800ebae:	6946      	ldr	r6, [r0, #20]
 800ebb0:	43be      	bics	r6, r7
 800ebb2:	6146      	str	r6, [r0, #20]
				if(index)
 800ebb4:	2c00      	cmp	r4, #0
 800ebb6:	d0ca      	beq.n	800eb4e <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x36>
					target_re.gpio->ODR &= ~target_re.init.Pin;
 800ebb8:	434a      	muls	r2, r1
 800ebba:	58d0      	ldr	r0, [r2, r3]
 800ebbc:	189b      	adds	r3, r3, r2
 800ebbe:	6941      	ldr	r1, [r0, #20]
 800ebc0:	685b      	ldr	r3, [r3, #4]
 800ebc2:	4399      	bics	r1, r3
 800ebc4:	6141      	str	r1, [r0, #20]
				target.gpio->ODR &= ~target.init.Pin;
 800ebc6:	0028      	movs	r0, r5
 800ebc8:	e7c7      	b.n	800eb5a <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x42>
			if(enable)
 800ebca:	2018      	movs	r0, #24
 800ebcc:	4344      	muls	r4, r0
 800ebce:	4a0a      	ldr	r2, [pc, #40]	; (800ebf8 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xe0>)
 800ebd0:	58a3      	ldr	r3, [r4, r2]
 800ebd2:	1912      	adds	r2, r2, r4
 800ebd4:	6851      	ldr	r1, [r2, #4]
				target.gpio->ODR |= target.init.Pin;
 800ebd6:	695a      	ldr	r2, [r3, #20]
			if(enable)
 800ebd8:	2d00      	cmp	r5, #0
 800ebda:	d1cb      	bne.n	800eb74 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0x5c>
				target.gpio->ODR &= ~target.init.Pin;
 800ebdc:	438a      	bics	r2, r1
 800ebde:	615a      	str	r2, [r3, #20]
 800ebe0:	e7f1      	b.n	800ebc6 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)+0xae>
 800ebe2:	46c0      	nop			; (mov r8, r8)
 800ebe4:	080131bc 	.word	0x080131bc
 800ebe8:	200011f8 	.word	0x200011f8
 800ebec:	20000f9c 	.word	0x20000f9c
 800ebf0:	200006a4 	.word	0x200006a4
 800ebf4:	20000704 	.word	0x20000704
 800ebf8:	20000644 	.word	0x20000644

0800ebfc <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)>:
	memcpy(&uart_setting[channel_index], &param, sizeof(param));
	return 0;
}

uint8_t Sensor_Interface_Board::set_Interface_RX_Data(uint8_t index, uint8_t data)
{
 800ebfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebfe:	0006      	movs	r6, r0
	if((index >= uart_channel_count) || !serial_interface_received_buffer[index].enable) return 1;
 800ec00:	2001      	movs	r0, #1
{
 800ec02:	000d      	movs	r5, r1
	if((index >= uart_channel_count) || !serial_interface_received_buffer[index].enable) return 1;
 800ec04:	4286      	cmp	r6, r0
 800ec06:	d812      	bhi.n	800ec2e <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x32>
 800ec08:	2782      	movs	r7, #130	; 0x82
 800ec0a:	007f      	lsls	r7, r7, #1
 800ec0c:	4377      	muls	r7, r6
 800ec0e:	4c08      	ldr	r4, [pc, #32]	; (800ec30 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x34>)
 800ec10:	5d3b      	ldrb	r3, [r7, r4]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	d00b      	beq.n	800ec2e <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x32>
	last_rx_tick_ms[index] = HAL_GetTick();
 800ec16:	f000 ff37 	bl	800fa88 <HAL_GetTick>
 800ec1a:	4b06      	ldr	r3, [pc, #24]	; (800ec34 <Sensor_Interface_Board::set_Interface_RX_Data(unsigned char, unsigned char)+0x38>)
 800ec1c:	00b6      	lsls	r6, r6, #2
 800ec1e:	5198      	str	r0, [r3, r6]

	auto &target = serial_interface_received_buffer[index];
	target.buffer[target.count++] = data;

	return 0;
 800ec20:	2000      	movs	r0, #0
	target.buffer[target.count++] = data;
 800ec22:	19e3      	adds	r3, r4, r7
 800ec24:	885a      	ldrh	r2, [r3, #2]
 800ec26:	1c51      	adds	r1, r2, #1
 800ec28:	8059      	strh	r1, [r3, #2]
 800ec2a:	189b      	adds	r3, r3, r2
 800ec2c:	711d      	strb	r5, [r3, #4]
}
 800ec2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec30:	20000fa0 	.word	0x20000fa0
 800ec34:	20000f94 	.word	0x20000f94

0800ec38 <Sensor_Interface_Board::set_Interface_RX_Start(unsigned char)>:

void Sensor_Interface_Board::set_Interface_RX_Start(uint8_t index)
{
 800ec38:	b510      	push	{r4, lr}
	if(index >= uart_channel_count) return;
 800ec3a:	2801      	cmp	r0, #1
 800ec3c:	d804      	bhi.n	800ec48 <Sensor_Interface_Board::set_Interface_RX_Start(unsigned char)+0x10>

	set_UART_Receive_Start((index == 0) ? 3 : 2);
 800ec3e:	4243      	negs	r3, r0
 800ec40:	4158      	adcs	r0, r3
 800ec42:	3002      	adds	r0, #2
 800ec44:	f7fe fa66 	bl	800d114 <set_UART_Receive_Start(unsigned char)>
}
 800ec48:	bd10      	pop	{r4, pc}

0800ec4a <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>:

	return (target.gpio->IDR & target.init.Pin);
}

UART_HandleTypeDef* Sensor_Interface_Board::get_Interface_Handle(uint8_t index)
{
 800ec4a:	0003      	movs	r3, r0
 800ec4c:	b510      	push	{r4, lr}
	if(index >= uart_channel_count) return nullptr;
 800ec4e:	2000      	movs	r0, #0
 800ec50:	2b01      	cmp	r3, #1
 800ec52:	d804      	bhi.n	800ec5e <Sensor_Interface_Board::get_Interface_Handle(unsigned char)+0x14>

	return get_UART_Handle((index == 0) ? 3 : 2);
 800ec54:	4258      	negs	r0, r3
 800ec56:	4158      	adcs	r0, r3
 800ec58:	3002      	adds	r0, #2
 800ec5a:	f7fe fa87 	bl	800d16c <get_UART_Handle(unsigned char)>
}
 800ec5e:	bd10      	pop	{r4, pc}

0800ec60 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)>:
{
 800ec60:	b570      	push	{r4, r5, r6, lr}
	switch(param.channel)
 800ec62:	7843      	ldrb	r3, [r0, #1]
{
 800ec64:	0005      	movs	r5, r0
	switch(param.channel)
 800ec66:	2b01      	cmp	r3, #1
 800ec68:	d004      	beq.n	800ec74 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x14>
 800ec6a:	2b02      	cmp	r3, #2
 800ec6c:	d019      	beq.n	800eca2 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x42>
 	if(HAL_UART_Init(target) != HAL_OK) return 1;
 800ec6e:	2401      	movs	r4, #1
}
 800ec70:	0020      	movs	r0, r4
 800ec72:	bd70      	pop	{r4, r5, r6, pc}
			channel_index = 0;
 800ec74:	2600      	movs	r6, #0
	target = get_Interface_Handle(channel_index);
 800ec76:	0030      	movs	r0, r6
 800ec78:	f7ff ffe7 	bl	800ec4a <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>
	target->Init.BaudRate = param.baudrate;
 800ec7c:	78ea      	ldrb	r2, [r5, #3]
 800ec7e:	78ab      	ldrb	r3, [r5, #2]
 800ec80:	0212      	lsls	r2, r2, #8
 800ec82:	431a      	orrs	r2, r3
 800ec84:	792b      	ldrb	r3, [r5, #4]
	target = get_Interface_Handle(channel_index);
 800ec86:	0004      	movs	r4, r0
	target->Init.BaudRate = param.baudrate;
 800ec88:	041b      	lsls	r3, r3, #16
 800ec8a:	431a      	orrs	r2, r3
 800ec8c:	796b      	ldrb	r3, [r5, #5]
 800ec8e:	061b      	lsls	r3, r3, #24
 800ec90:	4313      	orrs	r3, r2
 800ec92:	6043      	str	r3, [r0, #4]
	switch(param.databit)
 800ec94:	79ab      	ldrb	r3, [r5, #6]
 800ec96:	2b07      	cmp	r3, #7
 800ec98:	d005      	beq.n	800eca6 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x46>
 800ec9a:	2b08      	cmp	r3, #8
 800ec9c:	d1e7      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.WordLength = UART_WORDLENGTH_8B;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	e003      	b.n	800ecaa <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x4a>
	switch(param.channel)
 800eca2:	2601      	movs	r6, #1
 800eca4:	e7e7      	b.n	800ec76 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x16>
			target->Init.WordLength = UART_WORDLENGTH_7B;
 800eca6:	2380      	movs	r3, #128	; 0x80
 800eca8:	055b      	lsls	r3, r3, #21
			target->Init.WordLength = UART_WORDLENGTH_8B;
 800ecaa:	60a3      	str	r3, [r4, #8]
	switch(param.parity)
 800ecac:	79eb      	ldrb	r3, [r5, #7]
 800ecae:	2b01      	cmp	r3, #1
 800ecb0:	d00f      	beq.n	800ecd2 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x72>
 800ecb2:	2b02      	cmp	r3, #2
 800ecb4:	d00a      	beq.n	800eccc <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x6c>
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d1d9      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.Parity = UART_PARITY_ODD;
 800ecba:	6123      	str	r3, [r4, #16]
	switch(param.stop_bit)
 800ecbc:	7a2b      	ldrb	r3, [r5, #8]
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	d009      	beq.n	800ecd6 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x76>
 800ecc2:	2b02      	cmp	r3, #2
 800ecc4:	d1d3      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.StopBits = UART_STOPBITS_2;
 800ecc6:	2380      	movs	r3, #128	; 0x80
 800ecc8:	019b      	lsls	r3, r3, #6
 800ecca:	e005      	b.n	800ecd8 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x78>
			target->Init.Parity = UART_PARITY_EVEN;
 800eccc:	2380      	movs	r3, #128	; 0x80
			target->Init.Parity = UART_PARITY_ODD;
 800ecce:	00db      	lsls	r3, r3, #3
 800ecd0:	e7f3      	b.n	800ecba <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x5a>
 800ecd2:	23c0      	movs	r3, #192	; 0xc0
 800ecd4:	e7fb      	b.n	800ecce <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x6e>
			target->Init.StopBits = UART_STOPBITS_1;
 800ecd6:	2300      	movs	r3, #0
			target->Init.StopBits = UART_STOPBITS_2;
 800ecd8:	60e3      	str	r3, [r4, #12]
	switch(param.flow_control)
 800ecda:	7a6b      	ldrb	r3, [r5, #9]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d003      	beq.n	800ece8 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x88>
 800ece0:	2b01      	cmp	r3, #1
 800ece2:	d1c4      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
			target->Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800ece4:	23c0      	movs	r3, #192	; 0xc0
 800ece6:	009b      	lsls	r3, r3, #2
 800ece8:	61a3      	str	r3, [r4, #24]
	target->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_TXINVERT_INIT | UART_ADVFEATURE_RXINVERT_INIT;
 800ecea:	2303      	movs	r3, #3
 800ecec:	62a3      	str	r3, [r4, #40]	; 0x28
	if(param.type == Protocol::Interface::TYPE::SDI)
 800ecee:	782b      	ldrb	r3, [r5, #0]
 800ecf0:	2b05      	cmp	r3, #5
 800ecf2:	d02e      	beq.n	800ed52 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xf2>
		target->AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_DISABLE;
 800ecf4:	2300      	movs	r3, #0
		target->AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_DISABLE;
 800ecf6:	001a      	movs	r2, r3
 800ecf8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ecfa:	6322      	str	r2, [r4, #48]	; 0x30
	target->Init.WordLength = UART_WORDLENGTH_8B;
 800ecfc:	2300      	movs	r3, #0
	target->Init.Mode = UART_MODE_TX_RX;
 800ecfe:	220c      	movs	r2, #12
	target->Init.WordLength = UART_WORDLENGTH_8B;
 800ed00:	60a3      	str	r3, [r4, #8]
	target->Init.Mode = UART_MODE_TX_RX;
 800ed02:	6162      	str	r2, [r4, #20]
	target->Init.OverSampling = UART_OVERSAMPLING_16;
 800ed04:	61e3      	str	r3, [r4, #28]
	target->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800ed06:	6223      	str	r3, [r4, #32]
	target->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800ed08:	6263      	str	r3, [r4, #36]	; 0x24
	HAL_UART_AbortReceive(target);
 800ed0a:	0020      	movs	r0, r4
 800ed0c:	f002 fb46 	bl	801139c <HAL_UART_AbortReceive>
 	if(HAL_UART_Init(target) != HAL_OK) return 1;
 800ed10:	0020      	movs	r0, r4
 800ed12:	f003 fac1 	bl	8012298 <HAL_UART_Init>
 800ed16:	1e01      	subs	r1, r0, #0
 800ed18:	d1a9      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	if(HAL_UARTEx_SetTxFifoThreshold(target, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) return 1;
 800ed1a:	0020      	movs	r0, r4
 800ed1c:	f003 fc08 	bl	8012530 <HAL_UARTEx_SetTxFifoThreshold>
 800ed20:	1e01      	subs	r1, r0, #0
 800ed22:	d1a4      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	if(HAL_UARTEx_SetRxFifoThreshold(target, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) return 1;
 800ed24:	0020      	movs	r0, r4
 800ed26:	f003 fc27 	bl	8012578 <HAL_UARTEx_SetRxFifoThreshold>
 800ed2a:	2800      	cmp	r0, #0
 800ed2c:	d19f      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	if(HAL_UARTEx_DisableFifoMode(target) != HAL_OK) return 1;
 800ed2e:	0020      	movs	r0, r4
 800ed30:	f003 fbe0 	bl	80124f4 <HAL_UARTEx_DisableFifoMode>
 800ed34:	1e04      	subs	r4, r0, #0
 800ed36:	d19a      	bne.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
	set_Interface_RX_Start(channel_index);
 800ed38:	0030      	movs	r0, r6
 800ed3a:	f7ff ff7d 	bl	800ec38 <Sensor_Interface_Board::set_Interface_RX_Start(unsigned char)>
	switch(param.type)
 800ed3e:	7828      	ldrb	r0, [r5, #0]
 800ed40:	3801      	subs	r0, #1
 800ed42:	2804      	cmp	r0, #4
 800ed44:	d900      	bls.n	800ed48 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe8>
 800ed46:	e792      	b.n	800ec6e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xe>
 800ed48:	f7f5 f82e 	bl	8003da8 <__gnu_thumb1_case_uqi>
 800ed4c:	18161408 	.word	0x18161408
 800ed50:	18          	.byte	0x18
 800ed51:	00          	.byte	0x00
		target->AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800ed52:	2380      	movs	r3, #128	; 0x80
		target->AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 800ed54:	2280      	movs	r2, #128	; 0x80
		target->AdvancedInit.TxPinLevelInvert = UART_ADVFEATURE_TXINV_ENABLE;
 800ed56:	029b      	lsls	r3, r3, #10
		target->AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 800ed58:	0252      	lsls	r2, r2, #9
 800ed5a:	e7cd      	b.n	800ecf8 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x98>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::RS232);
 800ed5c:	2100      	movs	r1, #0
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::DDI);
 800ed5e:	0030      	movs	r0, r6
 800ed60:	f7ff fe14 	bl	800e98c <Sensor_Interface_Board::set_Interface_Mode(unsigned char, Sensor_Interface_Board::INTERFACE_MODE)>
	memcpy(&uart_setting[channel_index], &param, sizeof(param));
 800ed64:	220a      	movs	r2, #10
 800ed66:	4356      	muls	r6, r2
 800ed68:	4805      	ldr	r0, [pc, #20]	; (800ed80 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x120>)
 800ed6a:	0029      	movs	r1, r5
 800ed6c:	1980      	adds	r0, r0, r6
 800ed6e:	f7f8 f957 	bl	8007020 <memcpy>
	return 0;
 800ed72:	e77d      	b.n	800ec70 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0x10>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::RS422);
 800ed74:	2101      	movs	r1, #1
 800ed76:	e7f2      	b.n	800ed5e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xfe>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::RS485);
 800ed78:	2102      	movs	r1, #2
 800ed7a:	e7f0      	b.n	800ed5e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xfe>
			set_Interface_Mode(channel_index, Sensor_Interface_Board::INTERFACE_MODE::DDI);
 800ed7c:	2103      	movs	r1, #3
 800ed7e:	e7ee      	b.n	800ed5e <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)+0xfe>
 800ed80:	2000041e 	.word	0x2000041e

0800ed84 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)>:

float Sensor_Interface_Board::get_Voltage_RAW(uint8_t index)
{
 800ed84:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800ed86:	2803      	cmp	r0, #3
 800ed88:	d805      	bhi.n	800ed96 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)+0x12>

	uint8_t target_index = (index * 2);
 800ed8a:	0040      	lsls	r0, r0, #1

	return adc.get_Voltage(target_index);
 800ed8c:	b2c1      	uxtb	r1, r0
 800ed8e:	4803      	ldr	r0, [pc, #12]	; (800ed9c <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)+0x18>)
 800ed90:	f000 fd4e 	bl	800f830 <TLA2528::get_Voltage(unsigned char)>
}
 800ed94:	bd10      	pop	{r4, pc}
	if(index >= vi_channel_count) return 0;
 800ed96:	2000      	movs	r0, #0
 800ed98:	e7fc      	b.n	800ed94 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)+0x10>
 800ed9a:	46c0      	nop			; (mov r8, r8)
 800ed9c:	200011a8 	.word	0x200011a8

0800eda0 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]>:

int16_t Sensor_Interface_Board::get_Voltage_mV(uint8_t index)
 800eda0:	b507      	push	{r0, r1, r2, lr}
{
	if(index >= vi_channel_count) return 0;

	uint16_t voltage_mv = get_Voltage_RAW(index) * 1000;
 800eda2:	f7ff ffef 	bl	800ed84 <Sensor_Interface_Board::get_Voltage_RAW(unsigned char)>
 800eda6:	4907      	ldr	r1, [pc, #28]	; (800edc4 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]+0x24>)
 800eda8:	f7f5 fe88 	bl	8004abc <__aeabi_fmul>
 800edac:	f7f5 fa1e 	bl	80041ec <__aeabi_f2uiz>
	return map(voltage_mv, 1500, 3500, -10000, 10000);
 800edb0:	4b05      	ldr	r3, [pc, #20]	; (800edc8 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]+0x28>)
 800edb2:	4a06      	ldr	r2, [pc, #24]	; (800edcc <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]+0x2c>)
 800edb4:	9300      	str	r3, [sp, #0]
 800edb6:	4906      	ldr	r1, [pc, #24]	; (800edd0 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]+0x30>)
 800edb8:	4b06      	ldr	r3, [pc, #24]	; (800edd4 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]+0x34>)
 800edba:	b280      	uxth	r0, r0
 800edbc:	f000 fd9c 	bl	800f8f8 <map(long, long, long, long, long)>
}
 800edc0:	b200      	sxth	r0, r0
 800edc2:	bd0e      	pop	{r1, r2, r3, pc}
 800edc4:	447a0000 	.word	0x447a0000
 800edc8:	00002710 	.word	0x00002710
 800edcc:	00000dac 	.word	0x00000dac
 800edd0:	000005dc 	.word	0x000005dc
 800edd4:	ffffd8f0 	.word	0xffffd8f0

0800edd8 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)>:
{
 800edd8:	0003      	movs	r3, r0
 800edda:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800eddc:	2000      	movs	r0, #0
 800edde:	2b03      	cmp	r3, #3
 800ede0:	d802      	bhi.n	800ede8 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)+0x10>
 800ede2:	0018      	movs	r0, r3
 800ede4:	f7ff ffdc 	bl	800eda0 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]>
}
 800ede8:	bd10      	pop	{r4, pc}
	...

0800edec <Sensor_Interface_Board::get_Current_RAW(unsigned char)>:

float Sensor_Interface_Board::get_Current_RAW(uint8_t index)
{
 800edec:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800edee:	2803      	cmp	r0, #3
 800edf0:	d806      	bhi.n	800ee00 <Sensor_Interface_Board::get_Current_RAW(unsigned char)+0x14>

	uint8_t target_index = (index * 2 + 1);
 800edf2:	0040      	lsls	r0, r0, #1
 800edf4:	3001      	adds	r0, #1
	return adc.get_Voltage(target_index);
 800edf6:	b2c1      	uxtb	r1, r0
 800edf8:	4802      	ldr	r0, [pc, #8]	; (800ee04 <Sensor_Interface_Board::get_Current_RAW(unsigned char)+0x18>)
 800edfa:	f000 fd19 	bl	800f830 <TLA2528::get_Voltage(unsigned char)>
}
 800edfe:	bd10      	pop	{r4, pc}
	if(index >= vi_channel_count) return 0;
 800ee00:	2000      	movs	r0, #0
 800ee02:	e7fc      	b.n	800edfe <Sensor_Interface_Board::get_Current_RAW(unsigned char)+0x12>
 800ee04:	200011a8 	.word	0x200011a8

0800ee08 <Sensor_Interface_Board::get_Current_uA(unsigned char)>:

uint16_t Sensor_Interface_Board::get_Current_uA(uint8_t index)
{
	if(index >= vi_channel_count) return 0;
 800ee08:	2300      	movs	r3, #0
{
 800ee0a:	b510      	push	{r4, lr}
	if(index >= vi_channel_count) return 0;
 800ee0c:	2803      	cmp	r0, #3
 800ee0e:	d80d      	bhi.n	800ee2c <Sensor_Interface_Board::get_Current_uA(unsigned char)+0x24>

	uint32_t voltage_uv = get_Current_RAW(index) * 1000 * 1000; //uA Unit
 800ee10:	f7ff ffec 	bl	800edec <Sensor_Interface_Board::get_Current_RAW(unsigned char)>
 800ee14:	4906      	ldr	r1, [pc, #24]	; (800ee30 <Sensor_Interface_Board::get_Current_uA(unsigned char)+0x28>)
 800ee16:	f7f5 fe51 	bl	8004abc <__aeabi_fmul>
 800ee1a:	4905      	ldr	r1, [pc, #20]	; (800ee30 <Sensor_Interface_Board::get_Current_uA(unsigned char)+0x28>)
 800ee1c:	f7f5 fe4e 	bl	8004abc <__aeabi_fmul>
 800ee20:	f7f5 f9e4 	bl	80041ec <__aeabi_f2uiz>
	return voltage_uv / 250;
 800ee24:	21fa      	movs	r1, #250	; 0xfa
 800ee26:	f7f4 ffd3 	bl	8003dd0 <__udivsi3>
 800ee2a:	b283      	uxth	r3, r0
}
 800ee2c:	0018      	movs	r0, r3
 800ee2e:	bd10      	pop	{r4, pc}
 800ee30:	447a0000 	.word	0x447a0000

0800ee34 <Sensor_Interface_Board::update_ADC_Value()>:

uint8_t Sensor_Interface_Board::update_ADC_Value()
{
 800ee34:	b510      	push	{r4, lr}
	return adc.update_Value();
 800ee36:	4802      	ldr	r0, [pc, #8]	; (800ee40 <Sensor_Interface_Board::update_ADC_Value()+0xc>)
 800ee38:	f000 fd04 	bl	800f844 <TLA2528::update_Value()>
}
 800ee3c:	bd10      	pop	{r4, pc}
 800ee3e:	46c0      	nop			; (mov r8, r8)
 800ee40:	200011a8 	.word	0x200011a8

0800ee44 <Sensor_Interface_Board::update_RX_LED_Status()>:

void Sensor_Interface_Board::update_RX_LED_Status()
{
 800ee44:	b570      	push	{r4, r5, r6, lr}
	uint32_t current_tick = HAL_GetTick();
 800ee46:	f000 fe1f 	bl	800fa88 <HAL_GetTick>
	uint16_t last_led_status = led_value;
	for(uint8_t i = 0; i < uart_channel_count; i++)
	{
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ee4a:	4a0e      	ldr	r2, [pc, #56]	; (800ee84 <Sensor_Interface_Board::update_RX_LED_Status()+0x40>)
	uint16_t last_led_status = led_value;
 800ee4c:	4c0e      	ldr	r4, [pc, #56]	; (800ee88 <Sensor_Interface_Board::update_RX_LED_Status()+0x44>)
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ee4e:	6813      	ldr	r3, [r2, #0]
	uint16_t last_led_status = led_value;
 800ee50:	8821      	ldrh	r1, [r4, #0]
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ee52:	1ac3      	subs	r3, r0, r3
 800ee54:	2b1d      	cmp	r3, #29
 800ee56:	d910      	bls.n	800ee7a <Sensor_Interface_Board::update_RX_LED_Status()+0x36>
		{
			led_value |= rx_led_pos[i];
		}
		else
		{
			led_value &= ~rx_led_pos[i];
 800ee58:	4b0c      	ldr	r3, [pc, #48]	; (800ee8c <Sensor_Interface_Board::update_RX_LED_Status()+0x48>)
 800ee5a:	400b      	ands	r3, r1
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ee5c:	2502      	movs	r5, #2
 800ee5e:	6852      	ldr	r2, [r2, #4]
 800ee60:	1a82      	subs	r2, r0, r2
			led_value |= rx_led_pos[i];
 800ee62:	0028      	movs	r0, r5
 800ee64:	4318      	orrs	r0, r3
		if(current_tick - last_rx_tick_ms[i] < 30)
 800ee66:	2a1d      	cmp	r2, #29
 800ee68:	d901      	bls.n	800ee6e <Sensor_Interface_Board::update_RX_LED_Status()+0x2a>
			led_value &= ~rx_led_pos[i];
 800ee6a:	43ab      	bics	r3, r5
 800ee6c:	0018      	movs	r0, r3
 800ee6e:	8020      	strh	r0, [r4, #0]
		}
	}
	if(last_led_status != led_value)
 800ee70:	4281      	cmp	r1, r0
 800ee72:	d001      	beq.n	800ee78 <Sensor_Interface_Board::update_RX_LED_Status()+0x34>
	{
		set_LED_Driver_Value(led_value);
 800ee74:	f7fe f9ec 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
	}
}
 800ee78:	bd70      	pop	{r4, r5, r6, pc}
			led_value |= rx_led_pos[i];
 800ee7a:	2380      	movs	r3, #128	; 0x80
 800ee7c:	01db      	lsls	r3, r3, #7
 800ee7e:	430b      	orrs	r3, r1
 800ee80:	e7ec      	b.n	800ee5c <Sensor_Interface_Board::update_RX_LED_Status()+0x18>
 800ee82:	46c0      	nop			; (mov r8, r8)
 800ee84:	20000f94 	.word	0x20000f94
 800ee88:	200011f8 	.word	0x200011f8
 800ee8c:	ffffbfff 	.word	0xffffbfff

0800ee90 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)>:

uint8_t Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager* const manager, const Protocol::Packet_Ptr* const request, Protocol::Command_Response_Packet &response)
{
 800ee90:	b5f0      	push	{r4, r5, r6, r7, lr}
	switch(request->header.command)
 800ee92:	784b      	ldrb	r3, [r1, #1]
{
 800ee94:	000d      	movs	r5, r1
 800ee96:	0016      	movs	r6, r2
 800ee98:	b08d      	sub	sp, #52	; 0x34
	switch(request->header.command)
 800ee9a:	2b71      	cmp	r3, #113	; 0x71
 800ee9c:	d100      	bne.n	800eea0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x10>
 800ee9e:	e096      	b.n	800efce <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x13e>
 800eea0:	d80b      	bhi.n	800eeba <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2a>
 800eea2:	2b51      	cmp	r3, #81	; 0x51
 800eea4:	d100      	bne.n	800eea8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x18>
 800eea6:	e0c5      	b.n	800f034 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1a4>
 800eea8:	2b70      	cmp	r3, #112	; 0x70
 800eeaa:	d100      	bne.n	800eeae <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1e>
 800eeac:	e06c      	b.n	800ef88 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xf8>
 800eeae:	2b50      	cmp	r3, #80	; 0x50
 800eeb0:	d04e      	beq.n	800ef50 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xc0>
 800eeb2:	2402      	movs	r4, #2

		default:
			return 2;
	}
	return 0;
}
 800eeb4:	0020      	movs	r0, r4
 800eeb6:	b00d      	add	sp, #52	; 0x34
 800eeb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	switch(request->header.command)
 800eeba:	2bb0      	cmp	r3, #176	; 0xb0
 800eebc:	d100      	bne.n	800eec0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x30>
 800eebe:	e0d4      	b.n	800f06a <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1da>
 800eec0:	2bb2      	cmp	r3, #178	; 0xb2
 800eec2:	d100      	bne.n	800eec6 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x36>
 800eec4:	e154      	b.n	800f170 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2e0>
 800eec6:	2b80      	cmp	r3, #128	; 0x80
 800eec8:	d1f3      	bne.n	800eeb2 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x22>
			if(request->header.data_length < sizeof(Protocol::Interface::Data_Buffer)) return 1;
 800eeca:	788b      	ldrb	r3, [r1, #2]
 800eecc:	2b02      	cmp	r3, #2
 800eece:	d95e      	bls.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			switch(buffer->channel)
 800eed0:	78cb      	ldrb	r3, [r1, #3]
 800eed2:	2b01      	cmp	r3, #1
 800eed4:	d100      	bne.n	800eed8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x48>
 800eed6:	e08d      	b.n	800eff4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x164>
 800eed8:	2401      	movs	r4, #1
 800eeda:	2b02      	cmp	r3, #2
 800eedc:	d1ea      	bne.n	800eeb4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
			auto target = get_Interface_Handle(target_index);
 800eede:	0020      	movs	r0, r4
 800eee0:	f7ff feb3 	bl	800ec4a <Sensor_Interface_Board::get_Interface_Handle(unsigned char)>
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(true); }
 800eee4:	4bb6      	ldr	r3, [pc, #728]	; (800f1c0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x330>)
			auto target = get_Interface_Handle(target_index);
 800eee6:	9005      	str	r0, [sp, #20]
			auto tx_data_length = request->header.data_length - sizeof(Protocol::Interface::Data_Buffer);
 800eee8:	78af      	ldrb	r7, [r5, #2]
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(true); }
 800eeea:	5d1b      	ldrb	r3, [r3, r4]
			auto tx_data_length = request->header.data_length - sizeof(Protocol::Interface::Data_Buffer);
 800eeec:	3f03      	subs	r7, #3
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(true); }
 800eeee:	2b03      	cmp	r3, #3
 800eef0:	d102      	bne.n	800eef8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x68>
 800eef2:	2001      	movs	r0, #1
 800eef4:	f7ff fd34 	bl	800e960 <Sensor_Interface_Board::set_DB9_12V_Output(bool)>
			if(tx_data_length)
 800eef8:	2f00      	cmp	r7, #0
 800eefa:	d00e      	beq.n	800ef1a <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x8a>
				set_Interface_TX(target_index, true);
 800eefc:	2101      	movs	r1, #1
 800eefe:	0020      	movs	r0, r4
 800ef00:	f7ff fe0a 	bl	800eb18 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
				HAL_UART_Transmit(target, buffer->data, tx_data_length, -1);
 800ef04:	2301      	movs	r3, #1
 800ef06:	1da9      	adds	r1, r5, #6
 800ef08:	9805      	ldr	r0, [sp, #20]
 800ef0a:	b2ba      	uxth	r2, r7
 800ef0c:	425b      	negs	r3, r3
 800ef0e:	f003 f8f1 	bl	80120f4 <HAL_UART_Transmit>
				set_Interface_TX(target_index, false);
 800ef12:	2100      	movs	r1, #0
 800ef14:	0020      	movs	r0, r4
 800ef16:	f7ff fdff 	bl	800eb18 <Sensor_Interface_Board::set_Interface_TX(unsigned char, bool)>
			target_buffer.count = 0;
 800ef1a:	2382      	movs	r3, #130	; 0x82
 800ef1c:	2100      	movs	r1, #0
 800ef1e:	005b      	lsls	r3, r3, #1
 800ef20:	4363      	muls	r3, r4
 800ef22:	4fa8      	ldr	r7, [pc, #672]	; (800f1c4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x334>)
 800ef24:	18fa      	adds	r2, r7, r3
 800ef26:	8051      	strh	r1, [r2, #2]
			target_buffer.enable = true;
 800ef28:	2201      	movs	r2, #1
 800ef2a:	55da      	strb	r2, [r3, r7]
			uint32_t receive_start_tick = HAL_GetTick();
 800ef2c:	f000 fdac 	bl	800fa88 <HAL_GetTick>
 800ef30:	9005      	str	r0, [sp, #20]
			while((HAL_GetTick() - receive_start_tick) < buffer->receive_timeout_ms)
 800ef32:	f000 fda9 	bl	800fa88 <HAL_GetTick>
 800ef36:	9b05      	ldr	r3, [sp, #20]
 800ef38:	792a      	ldrb	r2, [r5, #4]
 800ef3a:	1ac0      	subs	r0, r0, r3
 800ef3c:	796b      	ldrb	r3, [r5, #5]
 800ef3e:	021b      	lsls	r3, r3, #8
 800ef40:	4313      	orrs	r3, r2
 800ef42:	4298      	cmp	r0, r3
 800ef44:	d258      	bcs.n	800eff8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x168>
				set_Watchdog_Timer_Reset();
 800ef46:	f7fe f8fb 	bl	800d140 <set_Watchdog_Timer_Reset()>
				update_RX_LED_Status();
 800ef4a:	f7ff ff7b 	bl	800ee44 <Sensor_Interface_Board::update_RX_LED_Status()>
			while((HAL_GetTick() - receive_start_tick) < buffer->receive_timeout_ms)
 800ef4e:	e7f0      	b.n	800ef32 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xa2>
			if(request->header.data_length != 1) return 1;
 800ef50:	788b      	ldrb	r3, [r1, #2]
 800ef52:	2b01      	cmp	r3, #1
 800ef54:	d11b      	bne.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			if(!number || (number > vi_channel_count)) return 1;
 800ef56:	78cd      	ldrb	r5, [r1, #3]
 800ef58:	3d01      	subs	r5, #1
 800ef5a:	b2ed      	uxtb	r5, r5
 800ef5c:	2d03      	cmp	r5, #3
 800ef5e:	d816      	bhi.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			uint8_t buffer[vi_channel_count] = {};
 800ef60:	2400      	movs	r4, #0
			response.header.command = Protocol::COMMAND::ANALOG_RESPONSE;
 800ef62:	335f      	adds	r3, #95	; 0x5f
 800ef64:	7053      	strb	r3, [r2, #1]
			((int16_t*)buffer)[0] = get_Voltage_mV(number - 1);
 800ef66:	0028      	movs	r0, r5
			uint8_t buffer[vi_channel_count] = {};
 800ef68:	9408      	str	r4, [sp, #32]
			((int16_t*)buffer)[0] = get_Voltage_mV(number - 1);
 800ef6a:	f7ff ff35 	bl	800edd8 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)>
 800ef6e:	ab02      	add	r3, sp, #8
 800ef70:	8318      	strh	r0, [r3, #24]
			((uint16_t*)buffer)[1] = get_Current_uA(number - 1);
 800ef72:	0028      	movs	r0, r5
 800ef74:	f7ff ff48 	bl	800ee08 <Sensor_Interface_Board::get_Current_uA(unsigned char)>
			response.init_Data(buffer, sizeof(buffer));
 800ef78:	2204      	movs	r2, #4
			((uint16_t*)buffer)[1] = get_Current_uA(number - 1);
 800ef7a:	ab02      	add	r3, sp, #8
 800ef7c:	8358      	strh	r0, [r3, #26]
			response.init_Data((uint8_t*)buffer, sizeof(buffer));
 800ef7e:	0030      	movs	r0, r6
 800ef80:	a908      	add	r1, sp, #32
 800ef82:	f7ff fb76 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
			break;
 800ef86:	e795      	b.n	800eeb4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
			if(request->header.data_length != sizeof(Protocol::Interface::Setting_Buffer)) return 1;
 800ef88:	788b      	ldrb	r3, [r1, #2]
 800ef8a:	2b0a      	cmp	r3, #10
 800ef8c:	d001      	beq.n	800ef92 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x102>
    		if(request->header.data_length != 4) return 1;
 800ef8e:	2401      	movs	r4, #1
 800ef90:	e790      	b.n	800eeb4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
			printf("%d, %d, %ld, %d, %d, %d\n", (uint8_t)param->type, (uint8_t)param->channel, param->baudrate, (uint8_t)param->parity, (uint8_t)param->stop_bit, (uint8_t)param->flow_control);
 800ef92:	798a      	ldrb	r2, [r1, #6]
 800ef94:	794b      	ldrb	r3, [r1, #5]
 800ef96:	0212      	lsls	r2, r2, #8
 800ef98:	431a      	orrs	r2, r3
 800ef9a:	79cb      	ldrb	r3, [r1, #7]
 800ef9c:	7b28      	ldrb	r0, [r5, #12]
 800ef9e:	041b      	lsls	r3, r3, #16
 800efa0:	431a      	orrs	r2, r3
 800efa2:	7a0b      	ldrb	r3, [r1, #8]
 800efa4:	1ccc      	adds	r4, r1, #3
 800efa6:	061b      	lsls	r3, r3, #24
 800efa8:	4313      	orrs	r3, r2
 800efaa:	790a      	ldrb	r2, [r1, #4]
 800efac:	78c9      	ldrb	r1, [r1, #3]
 800efae:	9002      	str	r0, [sp, #8]
 800efb0:	7ae8      	ldrb	r0, [r5, #11]
 800efb2:	9001      	str	r0, [sp, #4]
 800efb4:	7aa8      	ldrb	r0, [r5, #10]
 800efb6:	9000      	str	r0, [sp, #0]
 800efb8:	4883      	ldr	r0, [pc, #524]	; (800f1c8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x338>)
 800efba:	f7f8 ff75 	bl	8007ea8 <iprintf>
			if(set_Interface_Setting(*param)) return 1;
 800efbe:	0020      	movs	r0, r4
 800efc0:	f7ff fe4e 	bl	800ec60 <Sensor_Interface_Board::set_Interface_Setting(Protocol::Interface::Setting_Buffer const&)>
 800efc4:	1e04      	subs	r4, r0, #0
 800efc6:	d1e2      	bne.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			response.header.command = Protocol::COMMAND::REQUEST_SUCCESS;
 800efc8:	2324      	movs	r3, #36	; 0x24
 800efca:	7073      	strb	r3, [r6, #1]
			break;
 800efcc:	e772      	b.n	800eeb4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
			if(request->header.data_length != 1) return 1;
 800efce:	788b      	ldrb	r3, [r1, #2]
 800efd0:	2b01      	cmp	r3, #1
 800efd2:	d1dc      	bne.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			uint8_t number = request->data[0];
 800efd4:	78c9      	ldrb	r1, [r1, #3]
			if(!number || (number > uart_channel_count)) return 1;
 800efd6:	3901      	subs	r1, #1
 800efd8:	b2cb      	uxtb	r3, r1
 800efda:	2b01      	cmp	r3, #1
 800efdc:	d8d7      	bhi.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			response.header.command = Protocol::COMMAND::SERIAL_SETUP_READ_RESPONSE;
 800efde:	2382      	movs	r3, #130	; 0x82
 800efe0:	7053      	strb	r3, [r2, #1]
			response.init_Data((uint8_t*)&uart_setting[number - 1], sizeof(Protocol::Interface::Setting_Buffer));
 800efe2:	220a      	movs	r2, #10
 800efe4:	4351      	muls	r1, r2
 800efe6:	4b79      	ldr	r3, [pc, #484]	; (800f1cc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x33c>)
 800efe8:	1859      	adds	r1, r3, r1
    		response.init_Data(resp, 3 + width);
 800efea:	0030      	movs	r0, r6
 800efec:	f7ff fb41 	bl	800e672 <Protocol::Command_Response_Packet::init_Data(unsigned char*, unsigned char)>
	return 0;
 800eff0:	2400      	movs	r4, #0
    		break;
 800eff2:	e75f      	b.n	800eeb4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24>
					target_index = 0;
 800eff4:	2400      	movs	r4, #0
 800eff6:	e772      	b.n	800eede <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x4e>
			target_buffer.enable = false;
 800eff8:	2382      	movs	r3, #130	; 0x82
 800effa:	2000      	movs	r0, #0
 800effc:	005b      	lsls	r3, r3, #1
 800effe:	4363      	muls	r3, r4
 800f000:	54f8      	strb	r0, [r7, r3]
			if(serial_interface[target_index] == INTERFACE_MODE::DDI) { set_DB9_12V_Output(false); }
 800f002:	4b6f      	ldr	r3, [pc, #444]	; (800f1c0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x330>)
 800f004:	5d1b      	ldrb	r3, [r3, r4]
 800f006:	2b03      	cmp	r3, #3
 800f008:	d101      	bne.n	800f00e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x17e>
 800f00a:	f7ff fca9 	bl	800e960 <Sensor_Interface_Board::set_DB9_12V_Output(bool)>
			led_value &= ~rx_led_pos[target_index];
 800f00e:	4b70      	ldr	r3, [pc, #448]	; (800f1d0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x340>)
 800f010:	0062      	lsls	r2, r4, #1
 800f012:	5ad2      	ldrh	r2, [r2, r3]
 800f014:	4b6f      	ldr	r3, [pc, #444]	; (800f1d4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x344>)
 800f016:	8818      	ldrh	r0, [r3, #0]
 800f018:	4390      	bics	r0, r2
 800f01a:	8018      	strh	r0, [r3, #0]
			set_LED_Driver_Value(led_value);
 800f01c:	f7fe f918 	bl	800d250 <set_LED_Driver_Value(unsigned short)>
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f020:	2182      	movs	r1, #130	; 0x82
			response.header.command = Protocol::COMMAND::SERIAL_WRITE_RESPONSE;
 800f022:	2381      	movs	r3, #129	; 0x81
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f024:	0049      	lsls	r1, r1, #1
 800f026:	4361      	muls	r1, r4
			response.header.command = Protocol::COMMAND::SERIAL_WRITE_RESPONSE;
 800f028:	7073      	strb	r3, [r6, #1]
			response.init_Data(target_buffer.buffer, target_buffer.count);
 800f02a:	187b      	adds	r3, r7, r1
 800f02c:	3104      	adds	r1, #4
 800f02e:	789a      	ldrb	r2, [r3, #2]
 800f030:	1879      	adds	r1, r7, r1
 800f032:	e7da      	b.n	800efea <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15a>
			if(request->header.data_length) return 1;
 800f034:	788c      	ldrb	r4, [r1, #2]
 800f036:	2c00      	cmp	r4, #0
 800f038:	d1a9      	bne.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
			response.header.command = Protocol::COMMAND::ANALOG_ALL_RESPONSE;
 800f03a:	2361      	movs	r3, #97	; 0x61
			uint16_t buffer[vi_channel_count * 2] = {}; //current, voltage
 800f03c:	0021      	movs	r1, r4
			response.header.command = Protocol::COMMAND::ANALOG_ALL_RESPONSE;
 800f03e:	7053      	strb	r3, [r2, #1]
			uint16_t buffer[vi_channel_count * 2] = {}; //current, voltage
 800f040:	a808      	add	r0, sp, #32
 800f042:	2210      	movs	r2, #16
 800f044:	f7f8 f840 	bl	80070c8 <memset>
			for(uint8_t i = 0; i < vi_channel_count; i++)
 800f048:	0025      	movs	r5, r4
 800f04a:	af08      	add	r7, sp, #32
				((int16_t*)buffer)[i] = get_Voltage_mV(i);
 800f04c:	0028      	movs	r0, r5
 800f04e:	f7ff fec3 	bl	800edd8 <Sensor_Interface_Board::get_Voltage_mV(unsigned char)>
 800f052:	8038      	strh	r0, [r7, #0]
				((uint16_t*)buffer)[vi_channel_count + i] = get_Current_uA(i);
 800f054:	0028      	movs	r0, r5
 800f056:	f7ff fed7 	bl	800ee08 <Sensor_Interface_Board::get_Current_uA(unsigned char)>
			for(uint8_t i = 0; i < vi_channel_count; i++)
 800f05a:	3501      	adds	r5, #1
 800f05c:	b2ed      	uxtb	r5, r5
				((uint16_t*)buffer)[vi_channel_count + i] = get_Current_uA(i);
 800f05e:	8138      	strh	r0, [r7, #8]
			for(uint8_t i = 0; i < vi_channel_count; i++)
 800f060:	3702      	adds	r7, #2
 800f062:	2d04      	cmp	r5, #4
 800f064:	d1f2      	bne.n	800f04c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1bc>
			response.init_Data((uint8_t*)buffer, sizeof(buffer));
 800f066:	2210      	movs	r2, #16
 800f068:	e789      	b.n	800ef7e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xee>
    		if(request->header.data_length != 4) return 1;
 800f06a:	788b      	ldrb	r3, [r1, #2]
 800f06c:	2b04      	cmp	r3, #4
 800f06e:	d18e      	bne.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
    		uint8_t width = request->data[2];
 800f070:	794f      	ldrb	r7, [r1, #5]
    return (w == 1 || w == 2 || w == 4);
 800f072:	1e7b      	subs	r3, r7, #1
 800f074:	b2db      	uxtb	r3, r3
 800f076:	2b01      	cmp	r3, #1
 800f078:	d901      	bls.n	800f07e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x1ee>
 800f07a:	2f04      	cmp	r7, #4
 800f07c:	d187      	bne.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
    		uint8_t value[4] = {0};
 800f07e:	2000      	movs	r0, #0
    		uint16_t addr = (uint16_t)request->data[0] | ((uint16_t)request->data[1] << 8);
 800f080:	792a      	ldrb	r2, [r5, #4]
 800f082:	78ec      	ldrb	r4, [r5, #3]
 800f084:	0212      	lsls	r2, r2, #8
 800f086:	4314      	orrs	r4, r2
 800f088:	b224      	sxth	r4, r4
    		uint8_t value[4] = {0};
 800f08a:	9007      	str	r0, [sp, #28]
    return (w == 1 || w == 2 || w == 4);
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d900      	bls.n	800f092 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x202>
 800f090:	e77d      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
    switch(addr)
 800f092:	23a0      	movs	r3, #160	; 0xa0
 800f094:	005b      	lsls	r3, r3, #1
 800f096:	429c      	cmp	r4, r3
 800f098:	d046      	beq.n	800f128 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x298>
 800f09a:	dc17      	bgt.n	800f0cc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x23c>
 800f09c:	3b40      	subs	r3, #64	; 0x40
 800f09e:	429c      	cmp	r4, r3
 800f0a0:	d021      	beq.n	800f0e6 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x256>
 800f0a2:	3320      	adds	r3, #32
 800f0a4:	429c      	cmp	r4, r3
 800f0a6:	d000      	beq.n	800f0aa <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x21a>
 800f0a8:	e771      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
            if(width != 2) return 1;
 800f0aa:	2f02      	cmp	r7, #2
 800f0ac:	d000      	beq.n	800f0b0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x220>
 800f0ae:	e76e      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
	uint32_t voltage_uv = get_Current_RAW(index) * 1000 * 1000; //uA Unit
 800f0b0:	f7ff fe9c 	bl	800edec <Sensor_Interface_Board::get_Current_RAW(unsigned char)>
 800f0b4:	4948      	ldr	r1, [pc, #288]	; (800f1d8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x348>)
 800f0b6:	f7f5 fd01 	bl	8004abc <__aeabi_fmul>
 800f0ba:	4947      	ldr	r1, [pc, #284]	; (800f1d8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x348>)
 800f0bc:	f7f5 fcfe 	bl	8004abc <__aeabi_fmul>
 800f0c0:	f7f5 f894 	bl	80041ec <__aeabi_f2uiz>
	return voltage_uv / 250;
 800f0c4:	21fa      	movs	r1, #250	; 0xfa
 800f0c6:	f7f4 fe83 	bl	8003dd0 <__udivsi3>
 800f0ca:	e011      	b.n	800f0f0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x260>
    switch(addr)
 800f0cc:	23b0      	movs	r3, #176	; 0xb0
 800f0ce:	005b      	lsls	r3, r3, #1
 800f0d0:	429c      	cmp	r4, r3
 800f0d2:	d000      	beq.n	800f0d6 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x246>
 800f0d4:	e75b      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
            if(width != 1) return 1;
 800f0d6:	2f01      	cmp	r7, #1
 800f0d8:	d000      	beq.n	800f0dc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x24c>
 800f0da:	e758      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
	return power_12v_enabled;
 800f0dc:	4b3f      	ldr	r3, [pc, #252]	; (800f1dc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x34c>)
            memcpy(out, &enabled, 1);
 800f0de:	aa02      	add	r2, sp, #8
 800f0e0:	781b      	ldrb	r3, [r3, #0]
 800f0e2:	7513      	strb	r3, [r2, #20]
            return 0;
 800f0e4:	e006      	b.n	800f0f4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x264>
            if(width != 2) return 1;
 800f0e6:	2f02      	cmp	r7, #2
 800f0e8:	d000      	beq.n	800f0ec <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x25c>
 800f0ea:	e750      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
	if(index >= vi_channel_count) return 0;
 800f0ec:	f7ff fe58 	bl	800eda0 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]>
	return voltage_uv / 250;
 800f0f0:	ab02      	add	r3, sp, #8
 800f0f2:	8298      	strh	r0, [r3, #20]
    		uint8_t resp[3 + 4] = {0};
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	2203      	movs	r2, #3
 800f0f8:	0019      	movs	r1, r3
 800f0fa:	a809      	add	r0, sp, #36	; 0x24
 800f0fc:	9308      	str	r3, [sp, #32]
 800f0fe:	f7f7 ffe3 	bl	80070c8 <memset>
    		memcpy(&resp[3], value, width);
 800f102:	201b      	movs	r0, #27
    		uint8_t resp[3 + 4] = {0};
 800f104:	ad08      	add	r5, sp, #32
    		memcpy(&resp[3], value, width);
 800f106:	ab02      	add	r3, sp, #8
    		resp[0] = (uint8_t)(addr & 0xFF);
 800f108:	702c      	strb	r4, [r5, #0]
    		resp[1] = (uint8_t)(addr >> 8);
 800f10a:	b2a4      	uxth	r4, r4
    		memcpy(&resp[3], value, width);
 800f10c:	003a      	movs	r2, r7
 800f10e:	a907      	add	r1, sp, #28
 800f110:	18c0      	adds	r0, r0, r3
    		resp[1] = (uint8_t)(addr >> 8);
 800f112:	1224      	asrs	r4, r4, #8
    		resp[2] = width;
 800f114:	70af      	strb	r7, [r5, #2]
    		resp[1] = (uint8_t)(addr >> 8);
 800f116:	706c      	strb	r4, [r5, #1]
    		memcpy(&resp[3], value, width);
 800f118:	f7f7 ff82 	bl	8007020 <memcpy>
    		response.header.command = Protocol::COMMAND::REG_READ_RESPONSE;
 800f11c:	23b1      	movs	r3, #177	; 0xb1
    		response.init_Data(resp, 3 + width);
 800f11e:	3703      	adds	r7, #3
 800f120:	0029      	movs	r1, r5
    		response.header.command = Protocol::COMMAND::REG_READ_RESPONSE;
 800f122:	7073      	strb	r3, [r6, #1]
    		response.init_Data(resp, 3 + width);
 800f124:	b2fa      	uxtb	r2, r7
 800f126:	e760      	b.n	800efea <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x15a>
            if(width != 2) return 1;
 800f128:	2f02      	cmp	r7, #2
 800f12a:	d000      	beq.n	800f12e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x29e>
 800f12c:	e72f      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
	if(index >= vi_channel_count) return 0;
 800f12e:	f7ff fe37 	bl	800eda0 <Sensor_Interface_Board::get_Voltage_mV(unsigned char) [clone .part.0]>
            float rh = mv / 30.0f;
 800f132:	f7f5 ffdb 	bl	80050ec <__aeabi_i2f>
 800f136:	492a      	ldr	r1, [pc, #168]	; (800f1e0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x350>)
 800f138:	f7f5 faf6 	bl	8004728 <__aeabi_fdiv>
            if(rh < 0.0f) rh = 0.0f;
 800f13c:	2100      	movs	r1, #0
            float rh = mv / 30.0f;
 800f13e:	1c05      	adds	r5, r0, #0
            if(rh < 0.0f) rh = 0.0f;
 800f140:	f7f5 f80c 	bl	800415c <__aeabi_fcmplt>
 800f144:	2800      	cmp	r0, #0
 800f146:	d111      	bne.n	800f16c <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2dc>
            else if(rh > 100.0f) rh = 100.0f;
 800f148:	4926      	ldr	r1, [pc, #152]	; (800f1e4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x354>)
 800f14a:	1c28      	adds	r0, r5, #0
 800f14c:	f7f5 f81a 	bl	8004184 <__aeabi_fcmpgt>
 800f150:	2800      	cmp	r0, #0
 800f152:	d000      	beq.n	800f156 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2c6>
 800f154:	4d23      	ldr	r5, [pc, #140]	; (800f1e4 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x354>)
            uint16_t rh_tenths = (uint16_t)(rh * 10.0f + 0.5f);
 800f156:	4924      	ldr	r1, [pc, #144]	; (800f1e8 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x358>)
 800f158:	1c28      	adds	r0, r5, #0
 800f15a:	f7f5 fcaf 	bl	8004abc <__aeabi_fmul>
 800f15e:	21fc      	movs	r1, #252	; 0xfc
 800f160:	0589      	lsls	r1, r1, #22
 800f162:	f7f5 f945 	bl	80043f0 <__aeabi_fadd>
 800f166:	f7f5 f841 	bl	80041ec <__aeabi_f2uiz>
 800f16a:	e7c1      	b.n	800f0f0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x260>
            if(rh < 0.0f) rh = 0.0f;
 800f16c:	2500      	movs	r5, #0
 800f16e:	e7f2      	b.n	800f156 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2c6>
    		if(request->header.data_length < 3) return 1;
 800f170:	7889      	ldrb	r1, [r1, #2]
 800f172:	2902      	cmp	r1, #2
 800f174:	d800      	bhi.n	800f178 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2e8>
 800f176:	e70a      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
		    uint8_t width = request->data[2];
 800f178:	7968      	ldrb	r0, [r5, #5]
    return (w == 1 || w == 2 || w == 4);
 800f17a:	1e43      	subs	r3, r0, #1
 800f17c:	b2db      	uxtb	r3, r3
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d902      	bls.n	800f188 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2f8>
 800f182:	2804      	cmp	r0, #4
 800f184:	d000      	beq.n	800f188 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x2f8>
 800f186:	e702      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
    		if(request->header.data_length != (uint8_t)(3 + width)) return 1;
 800f188:	1cc2      	adds	r2, r0, #3
 800f18a:	b2d2      	uxtb	r2, r2
 800f18c:	4291      	cmp	r1, r2
 800f18e:	d000      	beq.n	800f192 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x302>
 800f190:	e6fd      	b.n	800ef8e <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0xfe>
    		response.header.command = (rc == 0) ? Protocol::COMMAND::REQUEST_SUCCESS
 800f192:	2223      	movs	r2, #35	; 0x23
    return (w == 1 || w == 2 || w == 4);
 800f194:	2b01      	cmp	r3, #1
 800f196:	d811      	bhi.n	800f1bc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x32c>
    		uint16_t addr = (uint16_t)request->data[0] | ((uint16_t)request->data[1] << 8);
 800f198:	7929      	ldrb	r1, [r5, #4]
 800f19a:	78eb      	ldrb	r3, [r5, #3]
 800f19c:	0209      	lsls	r1, r1, #8
 800f19e:	430b      	orrs	r3, r1
    switch(addr)
 800f1a0:	21b0      	movs	r1, #176	; 0xb0
 800f1a2:	b21b      	sxth	r3, r3
 800f1a4:	0049      	lsls	r1, r1, #1
 800f1a6:	428b      	cmp	r3, r1
 800f1a8:	d108      	bne.n	800f1bc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x32c>
            if(width != 1) return 1;
 800f1aa:	2801      	cmp	r0, #1
 800f1ac:	d106      	bne.n	800f1bc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x32c>
            uint8_t value = in[0];
 800f1ae:	79ab      	ldrb	r3, [r5, #6]
            if(value > 1) return 1;
 800f1b0:	2b01      	cmp	r3, #1
 800f1b2:	d803      	bhi.n	800f1bc <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x32c>
            Sensor_Interface_Board::set_12V_Output(value == 1);
 800f1b4:	4018      	ands	r0, r3
 800f1b6:	f7ff fadf 	bl	800e778 <Sensor_Interface_Board::set_12V_Output(bool)>
    		response.header.command = (rc == 0) ? Protocol::COMMAND::REQUEST_SUCCESS
 800f1ba:	2224      	movs	r2, #36	; 0x24
 800f1bc:	7072      	strb	r2, [r6, #1]
 800f1be:	e717      	b.n	800eff0 <Sensor_Interface_Board::Received_Packet_Handler(Packet_Manager*, Protocol::Packet_Ptr const*, Protocol::Command_Response_Packet&)+0x160>
 800f1c0:	20000f9c 	.word	0x20000f9c
 800f1c4:	20000fa0 	.word	0x20000fa0
 800f1c8:	080131a3 	.word	0x080131a3
 800f1cc:	2000041e 	.word	0x2000041e
 800f1d0:	080131c0 	.word	0x080131c0
 800f1d4:	200011f8 	.word	0x200011f8
 800f1d8:	447a0000 	.word	0x447a0000
 800f1dc:	20000f9e 	.word	0x20000f9e
 800f1e0:	41f00000 	.word	0x41f00000
 800f1e4:	42c80000 	.word	0x42c80000
 800f1e8:	41200000 	.word	0x41200000

0800f1ec <_GLOBAL__sub_I__ZN22Sensor_Interface_Board16power_relay_infoE>:
}
 800f1ec:	b570      	push	{r4, r5, r6, lr}
TLA2528 Sensor_Interface_Board::adc = TLA2528();
 800f1ee:	4c0b      	ldr	r4, [pc, #44]	; (800f21c <_GLOBAL__sub_I__ZN22Sensor_Interface_Board16power_relay_infoE+0x30>)
 800f1f0:	2250      	movs	r2, #80	; 0x50
 800f1f2:	2100      	movs	r1, #0
 800f1f4:	0020      	movs	r0, r4
 800f1f6:	f7f7 ff67 	bl	80070c8 <memset>
 800f1fa:	2520      	movs	r5, #32
 800f1fc:	0020      	movs	r0, r4
 800f1fe:	002a      	movs	r2, r5
 800f200:	2100      	movs	r1, #0
 800f202:	300c      	adds	r0, #12
 800f204:	f7f7 ff60 	bl	80070c8 <memset>
 800f208:	0020      	movs	r0, r4
 800f20a:	002a      	movs	r2, r5
 800f20c:	2100      	movs	r1, #0
 800f20e:	302c      	adds	r0, #44	; 0x2c
 800f210:	f7f7 ff5a 	bl	80070c8 <memset>
 800f214:	2300      	movs	r3, #0
 800f216:	344c      	adds	r4, #76	; 0x4c
 800f218:	7023      	strb	r3, [r4, #0]
}
 800f21a:	bd70      	pop	{r4, r5, r6, pc}
 800f21c:	200011a8 	.word	0x200011a8

0800f220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800f220:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f222:	2001      	movs	r0, #1
 800f224:	4b0a      	ldr	r3, [pc, #40]	; (800f250 <HAL_MspInit+0x30>)
 800f226:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800f228:	4301      	orrs	r1, r0
 800f22a:	6419      	str	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 800f22c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f22e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 800f230:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800f232:	4002      	ands	r2, r0
 800f234:	9200      	str	r2, [sp, #0]
 800f236:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800f238:	6bda      	ldr	r2, [r3, #60]	; 0x3c

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800f23a:	30bf      	adds	r0, #191	; 0xbf
  __HAL_RCC_PWR_CLK_ENABLE();
 800f23c:	430a      	orrs	r2, r1
 800f23e:	63da      	str	r2, [r3, #60]	; 0x3c
 800f240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800f242:	00c0      	lsls	r0, r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 800f244:	400b      	ands	r3, r1
 800f246:	9301      	str	r3, [sp, #4]
 800f248:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800f24a:	f000 fc41 	bl	800fad0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800f24e:	bd07      	pop	{r0, r1, r2, pc}
 800f250:	40021000 	.word	0x40021000

0800f254 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800f254:	b510      	push	{r4, lr}
 800f256:	0004      	movs	r4, r0
 800f258:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f25a:	2214      	movs	r2, #20
 800f25c:	2100      	movs	r1, #0
 800f25e:	a802      	add	r0, sp, #8
 800f260:	f7f7 ff32 	bl	80070c8 <memset>
  if(hdac->Instance==DAC1)
 800f264:	4b11      	ldr	r3, [pc, #68]	; (800f2ac <HAL_DAC_MspInit+0x58>)
 800f266:	6822      	ldr	r2, [r4, #0]
 800f268:	429a      	cmp	r2, r3
 800f26a:	d11c      	bne.n	800f2a6 <HAL_DAC_MspInit+0x52>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
	/* Peripheral clock enable */
	__HAL_RCC_DAC1_CLK_ENABLE();
 800f26c:	2080      	movs	r0, #128	; 0x80
 800f26e:	4b10      	ldr	r3, [pc, #64]	; (800f2b0 <HAL_DAC_MspInit+0x5c>)
 800f270:	0580      	lsls	r0, r0, #22
 800f272:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800f274:	4301      	orrs	r1, r0
 800f276:	63d9      	str	r1, [r3, #60]	; 0x3c

	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f278:	2101      	movs	r1, #1
	__HAL_RCC_DAC1_CLK_ENABLE();
 800f27a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f27c:	4002      	ands	r2, r0
 800f27e:	9200      	str	r2, [sp, #0]
 800f280:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	PA4     ------> DAC1_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f284:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f286:	430a      	orrs	r2, r1
 800f288:	635a      	str	r2, [r3, #52]	; 0x34
 800f28a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800f28c:	2210      	movs	r2, #16
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f28e:	400b      	ands	r3, r1
 800f290:	9301      	str	r3, [sp, #4]
 800f292:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800f294:	2303      	movs	r3, #3
 800f296:	9202      	str	r2, [sp, #8]
 800f298:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f29a:	2300      	movs	r3, #0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f29c:	a902      	add	r1, sp, #8
 800f29e:	05c0      	lsls	r0, r0, #23
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f2a0:	9304      	str	r3, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f2a2:	f000 fed7 	bl	8010054 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800f2a6:	b008      	add	sp, #32
 800f2a8:	bd10      	pop	{r4, pc}
 800f2aa:	46c0      	nop			; (mov r8, r8)
 800f2ac:	40007400 	.word	0x40007400
 800f2b0:	40021000 	.word	0x40021000

0800f2b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800f2b4:	b510      	push	{r4, lr}
 800f2b6:	0004      	movs	r4, r0
 800f2b8:	b09c      	sub	sp, #112	; 0x70
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f2ba:	2214      	movs	r2, #20
 800f2bc:	2100      	movs	r1, #0
 800f2be:	a804      	add	r0, sp, #16
 800f2c0:	f7f7 ff02 	bl	80070c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f2c4:	224c      	movs	r2, #76	; 0x4c
 800f2c6:	2100      	movs	r1, #0
 800f2c8:	a809      	add	r0, sp, #36	; 0x24
 800f2ca:	f7f7 fefd 	bl	80070c8 <memset>
  if(hi2c->Instance==I2C1)
 800f2ce:	6823      	ldr	r3, [r4, #0]
 800f2d0:	4a30      	ldr	r2, [pc, #192]	; (800f394 <HAL_I2C_MspInit+0xe0>)
 800f2d2:	4293      	cmp	r3, r2
 800f2d4:	d12d      	bne.n	800f332 <HAL_I2C_MspInit+0x7e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800f2d6:	2320      	movs	r3, #32
 800f2d8:	9309      	str	r3, [sp, #36]	; 0x24
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800f2da:	2300      	movs	r3, #0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f2dc:	a809      	add	r0, sp, #36	; 0x24
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800f2de:	930f      	str	r3, [sp, #60]	; 0x3c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f2e0:	f001 fed8 	bl	8011094 <HAL_RCCEx_PeriphCLKConfig>
 800f2e4:	2800      	cmp	r0, #0
 800f2e6:	d001      	beq.n	800f2ec <HAL_I2C_MspInit+0x38>
 800f2e8:	b672      	cpsid	i
	{
		__disable_irq();
		while(1);
 800f2ea:	e7fe      	b.n	800f2ea <HAL_I2C_MspInit+0x36>
	}

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f2ec:	2102      	movs	r1, #2
 800f2ee:	4c2a      	ldr	r4, [pc, #168]	; (800f398 <HAL_I2C_MspInit+0xe4>)
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f2f0:	482a      	ldr	r0, [pc, #168]	; (800f39c <HAL_I2C_MspInit+0xe8>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f2f2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f2f4:	430a      	orrs	r2, r1
 800f2f6:	6362      	str	r2, [r4, #52]	; 0x34
 800f2f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800f2fa:	22c0      	movs	r2, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f2fc:	400b      	ands	r3, r1
 800f2fe:	9300      	str	r3, [sp, #0]
 800f300:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 800f302:	2312      	movs	r3, #18
 800f304:	0092      	lsls	r2, r2, #2
 800f306:	9204      	str	r2, [sp, #16]
 800f308:	9305      	str	r3, [sp, #20]
 800f30a:	2200      	movs	r2, #0
 800f30c:	2300      	movs	r3, #0
 800f30e:	9206      	str	r2, [sp, #24]
 800f310:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800f312:	2306      	movs	r3, #6
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f314:	a904      	add	r1, sp, #16
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800f316:	9308      	str	r3, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f318:	f000 fe9c 	bl	8010054 <HAL_GPIO_Init>

	/* Peripheral clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 800f31c:	2180      	movs	r1, #128	; 0x80
 800f31e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f320:	0389      	lsls	r1, r1, #14
 800f322:	430a      	orrs	r2, r1
 800f324:	63e2      	str	r2, [r4, #60]	; 0x3c
 800f326:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f328:	400b      	ands	r3, r1
 800f32a:	9301      	str	r3, [sp, #4]
 800f32c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800f32e:	b01c      	add	sp, #112	; 0x70
 800f330:	bd10      	pop	{r4, pc}
  else if(hi2c->Instance==I2C2)
 800f332:	4a1b      	ldr	r2, [pc, #108]	; (800f3a0 <HAL_I2C_MspInit+0xec>)
 800f334:	4293      	cmp	r3, r2
 800f336:	d1fa      	bne.n	800f32e <HAL_I2C_MspInit+0x7a>
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800f338:	2340      	movs	r3, #64	; 0x40
 800f33a:	9309      	str	r3, [sp, #36]	; 0x24
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800f33c:	2300      	movs	r3, #0
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f33e:	a809      	add	r0, sp, #36	; 0x24
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800f340:	9310      	str	r3, [sp, #64]	; 0x40
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f342:	f001 fea7 	bl	8011094 <HAL_RCCEx_PeriphCLKConfig>
 800f346:	2800      	cmp	r0, #0
 800f348:	d001      	beq.n	800f34e <HAL_I2C_MspInit+0x9a>
 800f34a:	b672      	cpsid	i
		while(1);
 800f34c:	e7fe      	b.n	800f34c <HAL_I2C_MspInit+0x98>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f34e:	2102      	movs	r1, #2
 800f350:	4c11      	ldr	r4, [pc, #68]	; (800f398 <HAL_I2C_MspInit+0xe4>)
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f352:	4812      	ldr	r0, [pc, #72]	; (800f39c <HAL_I2C_MspInit+0xe8>)
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f354:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f356:	430a      	orrs	r2, r1
 800f358:	6362      	str	r2, [r4, #52]	; 0x34
 800f35a:	6b63      	ldr	r3, [r4, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800f35c:	22c0      	movs	r2, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f35e:	400b      	ands	r3, r1
 800f360:	9302      	str	r3, [sp, #8]
 800f362:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800f364:	2312      	movs	r3, #18
 800f366:	01d2      	lsls	r2, r2, #7
 800f368:	9204      	str	r2, [sp, #16]
 800f36a:	9305      	str	r3, [sp, #20]
 800f36c:	2200      	movs	r2, #0
 800f36e:	2300      	movs	r3, #0
 800f370:	9206      	str	r2, [sp, #24]
 800f372:	9307      	str	r3, [sp, #28]
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800f374:	2306      	movs	r3, #6
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f376:	a904      	add	r1, sp, #16
	GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800f378:	9308      	str	r3, [sp, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f37a:	f000 fe6b 	bl	8010054 <HAL_GPIO_Init>
	__HAL_RCC_I2C2_CLK_ENABLE();
 800f37e:	2180      	movs	r1, #128	; 0x80
 800f380:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800f382:	03c9      	lsls	r1, r1, #15
 800f384:	430a      	orrs	r2, r1
 800f386:	63e2      	str	r2, [r4, #60]	; 0x3c
 800f388:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800f38a:	400b      	ands	r3, r1
 800f38c:	9303      	str	r3, [sp, #12]
 800f38e:	9b03      	ldr	r3, [sp, #12]
}
 800f390:	e7cd      	b.n	800f32e <HAL_I2C_MspInit+0x7a>
 800f392:	46c0      	nop			; (mov r8, r8)
 800f394:	40005400 	.word	0x40005400
 800f398:	40021000 	.word	0x40021000
 800f39c:	50000400 	.word	0x50000400
 800f3a0:	40005800 	.word	0x40005800

0800f3a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800f3a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f3a6:	0004      	movs	r4, r0
 800f3a8:	b0a7      	sub	sp, #156	; 0x9c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f3aa:	2214      	movs	r2, #20
 800f3ac:	2100      	movs	r1, #0
 800f3ae:	a80c      	add	r0, sp, #48	; 0x30
 800f3b0:	f7f7 fe8a 	bl	80070c8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800f3b4:	224c      	movs	r2, #76	; 0x4c
 800f3b6:	2100      	movs	r1, #0
 800f3b8:	a812      	add	r0, sp, #72	; 0x48
 800f3ba:	f7f7 fe85 	bl	80070c8 <memset>
  if(huart->Instance==USART1)
 800f3be:	6823      	ldr	r3, [r4, #0]
 800f3c0:	4a70      	ldr	r2, [pc, #448]	; (800f584 <HAL_UART_MspInit+0x1e0>)
 800f3c2:	4293      	cmp	r3, r2
 800f3c4:	d128      	bne.n	800f418 <HAL_UART_MspInit+0x74>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800f3c6:	2201      	movs	r2, #1
 800f3c8:	2300      	movs	r3, #0
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f3ca:	a812      	add	r0, sp, #72	; 0x48
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800f3cc:	9212      	str	r2, [sp, #72]	; 0x48
 800f3ce:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f3d0:	f001 fe60 	bl	8011094 <HAL_RCCEx_PeriphCLKConfig>
 800f3d4:	2800      	cmp	r0, #0
 800f3d6:	d001      	beq.n	800f3dc <HAL_UART_MspInit+0x38>
 800f3d8:	b672      	cpsid	i
	{
		__disable_irq();
		while(1);
 800f3da:	e7fe      	b.n	800f3da <HAL_UART_MspInit+0x36>
	}

	/* Peripheral clock enable */
	__HAL_RCC_USART1_CLK_ENABLE();
 800f3dc:	2480      	movs	r4, #128	; 0x80
 800f3de:	4b6a      	ldr	r3, [pc, #424]	; (800f588 <HAL_UART_MspInit+0x1e4>)
 800f3e0:	01e4      	lsls	r4, r4, #7
 800f3e2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800f3e4:	4321      	orrs	r1, r4
 800f3e6:	6419      	str	r1, [r3, #64]	; 0x40

	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f3e8:	2102      	movs	r1, #2
	__HAL_RCC_USART1_CLK_ENABLE();
 800f3ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f3ec:	4022      	ands	r2, r4
 800f3ee:	9201      	str	r2, [sp, #4]
 800f3f0:	9a01      	ldr	r2, [sp, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f3f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f3f4:	430a      	orrs	r2, r1
 800f3f6:	635a      	str	r2, [r3, #52]	; 0x34
 800f3f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	/**USART1 GPIO Configuration
	PB6     ------> USART1_TX
	PB7     ------> USART1_RX
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f3fa:	22c0      	movs	r2, #192	; 0xc0
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f3fc:	400b      	ands	r3, r1
 800f3fe:	9302      	str	r3, [sp, #8]
 800f400:	9b02      	ldr	r3, [sp, #8]
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f402:	2302      	movs	r3, #2
 800f404:	920c      	str	r2, [sp, #48]	; 0x30
 800f406:	930d      	str	r3, [sp, #52]	; 0x34
 800f408:	2200      	movs	r2, #0
 800f40a:	2300      	movs	r3, #0
 800f40c:	920e      	str	r2, [sp, #56]	; 0x38
 800f40e:	930f      	str	r3, [sp, #60]	; 0x3c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800f410:	9010      	str	r0, [sp, #64]	; 0x40
	GPIO_InitStruct.Pin = GPIO_PIN_1;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f412:	485e      	ldr	r0, [pc, #376]	; (800f58c <HAL_UART_MspInit+0x1e8>)
 800f414:	a90c      	add	r1, sp, #48	; 0x30
 800f416:	e02a      	b.n	800f46e <HAL_UART_MspInit+0xca>
  else if(huart->Instance==USART2)
 800f418:	4a5d      	ldr	r2, [pc, #372]	; (800f590 <HAL_UART_MspInit+0x1ec>)
 800f41a:	4293      	cmp	r3, r2
 800f41c:	d12b      	bne.n	800f476 <HAL_UART_MspInit+0xd2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800f41e:	2302      	movs	r3, #2
 800f420:	9312      	str	r3, [sp, #72]	; 0x48
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800f422:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f424:	a812      	add	r0, sp, #72	; 0x48
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800f426:	9314      	str	r3, [sp, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f428:	f001 fe34 	bl	8011094 <HAL_RCCEx_PeriphCLKConfig>
 800f42c:	2800      	cmp	r0, #0
 800f42e:	d001      	beq.n	800f434 <HAL_UART_MspInit+0x90>
 800f430:	b672      	cpsid	i
		while(1);
 800f432:	e7fe      	b.n	800f432 <HAL_UART_MspInit+0x8e>
    __HAL_RCC_USART2_CLK_ENABLE();
 800f434:	2480      	movs	r4, #128	; 0x80
 800f436:	4b54      	ldr	r3, [pc, #336]	; (800f588 <HAL_UART_MspInit+0x1e4>)
 800f438:	02a4      	lsls	r4, r4, #10
 800f43a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800f43c:	4321      	orrs	r1, r4
 800f43e:	63d9      	str	r1, [r3, #60]	; 0x3c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f440:	2108      	movs	r1, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 800f442:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f444:	4022      	ands	r2, r4
 800f446:	9203      	str	r2, [sp, #12]
 800f448:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f44a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f44c:	430a      	orrs	r2, r1
 800f44e:	635a      	str	r2, [r3, #52]	; 0x34
 800f450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800f452:	2260      	movs	r2, #96	; 0x60
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f454:	400b      	ands	r3, r1
 800f456:	9304      	str	r3, [sp, #16]
 800f458:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800f45a:	2302      	movs	r3, #2
 800f45c:	920c      	str	r2, [sp, #48]	; 0x30
 800f45e:	930d      	str	r3, [sp, #52]	; 0x34
 800f460:	2200      	movs	r2, #0
 800f462:	2300      	movs	r3, #0
 800f464:	920e      	str	r2, [sp, #56]	; 0x38
 800f466:	930f      	str	r3, [sp, #60]	; 0x3c
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
 800f468:	9010      	str	r0, [sp, #64]	; 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f46a:	484a      	ldr	r0, [pc, #296]	; (800f594 <HAL_UART_MspInit+0x1f0>)
 800f46c:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f46e:	f000 fdf1 	bl	8010054 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 800f472:	b027      	add	sp, #156	; 0x9c
 800f474:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(huart->Instance==USART3)
 800f476:	4a48      	ldr	r2, [pc, #288]	; (800f598 <HAL_UART_MspInit+0x1f4>)
 800f478:	4293      	cmp	r3, r2
 800f47a:	d14c      	bne.n	800f516 <HAL_UART_MspInit+0x172>
	PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800f47c:	2300      	movs	r3, #0
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800f47e:	2404      	movs	r4, #4
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f480:	a812      	add	r0, sp, #72	; 0x48
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800f482:	9412      	str	r4, [sp, #72]	; 0x48
	PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800f484:	9315      	str	r3, [sp, #84]	; 0x54
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800f486:	f001 fe05 	bl	8011094 <HAL_RCCEx_PeriphCLKConfig>
 800f48a:	1e05      	subs	r5, r0, #0
 800f48c:	d001      	beq.n	800f492 <HAL_UART_MspInit+0xee>
 800f48e:	b672      	cpsid	i
		while(1);
 800f490:	e7fe      	b.n	800f490 <HAL_UART_MspInit+0xec>
	__HAL_RCC_USART3_CLK_ENABLE();
 800f492:	2080      	movs	r0, #128	; 0x80
 800f494:	4b3c      	ldr	r3, [pc, #240]	; (800f588 <HAL_UART_MspInit+0x1e4>)
 800f496:	02c0      	lsls	r0, r0, #11
 800f498:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f49a:	2600      	movs	r6, #0
	__HAL_RCC_USART3_CLK_ENABLE();
 800f49c:	4301      	orrs	r1, r0
 800f49e:	63d9      	str	r1, [r3, #60]	; 0x3c
 800f4a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f4a2:	2700      	movs	r7, #0
	__HAL_RCC_USART3_CLK_ENABLE();
 800f4a4:	4002      	ands	r2, r0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f4a6:	2001      	movs	r0, #1
	__HAL_RCC_USART3_CLK_ENABLE();
 800f4a8:	9205      	str	r2, [sp, #20]
 800f4aa:	9a05      	ldr	r2, [sp, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f4ac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f4ae:	4301      	orrs	r1, r0
 800f4b0:	6359      	str	r1, [r3, #52]	; 0x34
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f4b2:	2102      	movs	r1, #2
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800f4b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f4b6:	4002      	ands	r2, r0
 800f4b8:	9206      	str	r2, [sp, #24]
 800f4ba:	9a06      	ldr	r2, [sp, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f4bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f4be:	20a0      	movs	r0, #160	; 0xa0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f4c0:	4322      	orrs	r2, r4
 800f4c2:	635a      	str	r2, [r3, #52]	; 0x34
 800f4c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f4c6:	05c0      	lsls	r0, r0, #23
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800f4c8:	4022      	ands	r2, r4
 800f4ca:	9207      	str	r2, [sp, #28]
 800f4cc:	9a07      	ldr	r2, [sp, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f4ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f4d0:	430a      	orrs	r2, r1
 800f4d2:	635a      	str	r2, [r3, #52]	; 0x34
 800f4d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f4d6:	2240      	movs	r2, #64	; 0x40
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800f4d8:	400b      	ands	r3, r1
 800f4da:	9308      	str	r3, [sp, #32]
 800f4dc:	9b08      	ldr	r3, [sp, #32]
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f4de:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f4e0:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800f4e2:	920c      	str	r2, [sp, #48]	; 0x30
 800f4e4:	930d      	str	r3, [sp, #52]	; 0x34
 800f4e6:	960e      	str	r6, [sp, #56]	; 0x38
 800f4e8:	970f      	str	r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800f4ea:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f4ec:	f000 fdb2 	bl	8010054 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800f4f0:	2230      	movs	r2, #48	; 0x30
 800f4f2:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f4f4:	4829      	ldr	r0, [pc, #164]	; (800f59c <HAL_UART_MspInit+0x1f8>)
 800f4f6:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800f4f8:	920c      	str	r2, [sp, #48]	; 0x30
 800f4fa:	930d      	str	r3, [sp, #52]	; 0x34
 800f4fc:	960e      	str	r6, [sp, #56]	; 0x38
 800f4fe:	970f      	str	r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 800f500:	9510      	str	r5, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f502:	f000 fda7 	bl	8010054 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f506:	2202      	movs	r2, #2
 800f508:	2302      	movs	r3, #2
 800f50a:	960e      	str	r6, [sp, #56]	; 0x38
 800f50c:	970f      	str	r7, [sp, #60]	; 0x3c
 800f50e:	920c      	str	r2, [sp, #48]	; 0x30
 800f510:	930d      	str	r3, [sp, #52]	; 0x34
	GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 800f512:	9410      	str	r4, [sp, #64]	; 0x40
 800f514:	e77d      	b.n	800f412 <HAL_UART_MspInit+0x6e>
  else if(huart->Instance==USART5)
 800f516:	4a22      	ldr	r2, [pc, #136]	; (800f5a0 <HAL_UART_MspInit+0x1fc>)
 800f518:	4293      	cmp	r3, r2
 800f51a:	d1aa      	bne.n	800f472 <HAL_UART_MspInit+0xce>
	__HAL_RCC_USART5_CLK_ENABLE();
 800f51c:	2080      	movs	r0, #128	; 0x80
 800f51e:	4b1a      	ldr	r3, [pc, #104]	; (800f588 <HAL_UART_MspInit+0x1e4>)
 800f520:	0040      	lsls	r0, r0, #1
 800f522:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f524:	2600      	movs	r6, #0
	__HAL_RCC_USART5_CLK_ENABLE();
 800f526:	4301      	orrs	r1, r0
 800f528:	63d9      	str	r1, [r3, #60]	; 0x3c
 800f52a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f52c:	2700      	movs	r7, #0
	__HAL_RCC_USART5_CLK_ENABLE();
 800f52e:	4002      	ands	r2, r0
 800f530:	9209      	str	r2, [sp, #36]	; 0x24
 800f532:	9a09      	ldr	r2, [sp, #36]	; 0x24
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800f534:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800f536:	38e0      	subs	r0, #224	; 0xe0
 800f538:	4301      	orrs	r1, r0
 800f53a:	6359      	str	r1, [r3, #52]	; 0x34
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f53c:	2110      	movs	r1, #16
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800f53e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800f540:	2403      	movs	r4, #3
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800f542:	4002      	ands	r2, r0
 800f544:	920a      	str	r2, [sp, #40]	; 0x28
 800f546:	9a0a      	ldr	r2, [sp, #40]	; 0x28
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f548:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f54a:	4816      	ldr	r0, [pc, #88]	; (800f5a4 <HAL_UART_MspInit+0x200>)
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f54c:	430a      	orrs	r2, r1
 800f54e:	635a      	str	r2, [r3, #52]	; 0x34
 800f550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f552:	2280      	movs	r2, #128	; 0x80
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800f554:	400b      	ands	r3, r1
 800f556:	930b      	str	r3, [sp, #44]	; 0x2c
 800f558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f55a:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f55c:	a90c      	add	r1, sp, #48	; 0x30
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800f55e:	920c      	str	r2, [sp, #48]	; 0x30
 800f560:	930d      	str	r3, [sp, #52]	; 0x34
 800f562:	960e      	str	r6, [sp, #56]	; 0x38
 800f564:	970f      	str	r7, [sp, #60]	; 0x3c
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800f566:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f568:	f000 fd74 	bl	8010054 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_11;
 800f56c:	22c8      	movs	r2, #200	; 0xc8
 800f56e:	2302      	movs	r3, #2
 800f570:	0112      	lsls	r2, r2, #4
 800f572:	920c      	str	r2, [sp, #48]	; 0x30
 800f574:	930d      	str	r3, [sp, #52]	; 0x34
 800f576:	960e      	str	r6, [sp, #56]	; 0x38
 800f578:	970f      	str	r7, [sp, #60]	; 0x3c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f57a:	480b      	ldr	r0, [pc, #44]	; (800f5a8 <HAL_UART_MspInit+0x204>)
	GPIO_InitStruct.Alternate = GPIO_AF3_USART5;
 800f57c:	9410      	str	r4, [sp, #64]	; 0x40
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f57e:	a90c      	add	r1, sp, #48	; 0x30
 800f580:	e775      	b.n	800f46e <HAL_UART_MspInit+0xca>
 800f582:	46c0      	nop			; (mov r8, r8)
 800f584:	40013800 	.word	0x40013800
 800f588:	40021000 	.word	0x40021000
 800f58c:	50000400 	.word	0x50000400
 800f590:	40004400 	.word	0x40004400
 800f594:	50000c00 	.word	0x50000c00
 800f598:	40004800 	.word	0x40004800
 800f59c:	50000800 	.word	0x50000800
 800f5a0:	40005000 	.word	0x40005000
 800f5a4:	50001400 	.word	0x50001400
 800f5a8:	50001000 	.word	0x50001000

0800f5ac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800f5ac:	e7fe      	b.n	800f5ac <NMI_Handler>

0800f5ae <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800f5ae:	e7fe      	b.n	800f5ae <HardFault_Handler>

0800f5b0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800f5b0:	4770      	bx	lr

0800f5b2 <PendSV_Handler>:
 800f5b2:	4770      	bx	lr

0800f5b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800f5b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800f5b6:	f000 fa5b 	bl	800fa70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800f5ba:	bd10      	pop	{r4, pc}

0800f5bc <SystemConfig::get_Firmware_Size()>:
bool SystemConfig::reset_request_flag = false;

uint32_t SystemConfig::get_Firmware_Size()
{
	return (uint32_t)&__firmware_size;
}
 800f5bc:	4800      	ldr	r0, [pc, #0]	; (800f5c0 <SystemConfig::get_Firmware_Size()+0x4>)
 800f5be:	4770      	bx	lr
 800f5c0:	0003e000 	.word	0x0003e000

0800f5c4 <SystemConfig::get_Downloaded_Firmware_Start_Address()>:
}

uint32_t SystemConfig::get_Downloaded_Firmware_Start_Address()
{
	return (uint32_t)&__downloaded_firmware_start_address;
}
 800f5c4:	4800      	ldr	r0, [pc, #0]	; (800f5c8 <SystemConfig::get_Downloaded_Firmware_Start_Address()+0x4>)
 800f5c6:	4770      	bx	lr
 800f5c8:	08041800 	.word	0x08041800

0800f5cc <SystemConfig::get_Main_Firmware_Start_Address()>:

uint32_t SystemConfig::get_Main_Firmware_Start_Address()
{
	return (uint32_t)&__main_firmware_start_address;
}
 800f5cc:	4800      	ldr	r0, [pc, #0]	; (800f5d0 <SystemConfig::get_Main_Firmware_Start_Address()+0x4>)
 800f5ce:	4770      	bx	lr
 800f5d0:	08003800 	.word	0x08003800

0800f5d4 <SystemConfig::get_Valid_Status()>:

bool SystemConfig::get_Valid_Status()
{
	return (config->valid_code == SystemConfig::valid_code_value);
 800f5d4:	4b03      	ldr	r3, [pc, #12]	; (800f5e4 <SystemConfig::get_Valid_Status()+0x10>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	7818      	ldrb	r0, [r3, #0]
 800f5da:	3855      	subs	r0, #85	; 0x55
 800f5dc:	4243      	negs	r3, r0
 800f5de:	4158      	adcs	r0, r3
 800f5e0:	b2c0      	uxtb	r0, r0
}
 800f5e2:	4770      	bx	lr
 800f5e4:	200007ac 	.word	0x200007ac

0800f5e8 <SystemConfig::get_Reset_Request_Flag()>:
	return config->update_request_flag;
}

bool SystemConfig::get_Reset_Request_Flag()
{
	return reset_request_flag;
 800f5e8:	4b01      	ldr	r3, [pc, #4]	; (800f5f0 <SystemConfig::get_Reset_Request_Flag()+0x8>)
 800f5ea:	7818      	ldrb	r0, [r3, #0]
}
 800f5ec:	4770      	bx	lr
 800f5ee:	46c0      	nop			; (mov r8, r8)
 800f5f0:	200011fa 	.word	0x200011fa

0800f5f4 <SystemConfig::set_Reset_Request_Flag(bool)>:

void SystemConfig::set_Reset_Request_Flag(bool enable)
{
	reset_request_flag = enable;
 800f5f4:	4b01      	ldr	r3, [pc, #4]	; (800f5fc <SystemConfig::set_Reset_Request_Flag(bool)+0x8>)
 800f5f6:	7018      	strb	r0, [r3, #0]
}
 800f5f8:	4770      	bx	lr
 800f5fa:	46c0      	nop			; (mov r8, r8)
 800f5fc:	200011fa 	.word	0x200011fa

0800f600 <SystemConfig::set_Erase_Flash(unsigned long)>:
	return 0;
}

uint8_t SystemConfig::set_Erase_Flash(uint32_t address)
{
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f600:	4b34      	ldr	r3, [pc, #208]	; (800f6d4 <SystemConfig::set_Erase_Flash(unsigned long)+0xd4>)
{
 800f602:	0001      	movs	r1, r0
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f604:	6818      	ldr	r0, [r3, #0]
 800f606:	22c0      	movs	r2, #192	; 0xc0
{
 800f608:	b570      	push	{r4, r5, r6, lr}
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f60a:	0004      	movs	r4, r0
 800f60c:	0492      	lsls	r2, r2, #18
 800f60e:	4b32      	ldr	r3, [pc, #200]	; (800f6d8 <SystemConfig::set_Erase_Flash(unsigned long)+0xd8>)
{
 800f610:	b086      	sub	sp, #24
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f612:	4014      	ands	r4, r2
 800f614:	4210      	tst	r0, r2
 800f616:	d010      	beq.n	800f63a <SystemConfig::set_Erase_Flash(unsigned long)+0x3a>
 800f618:	2280      	movs	r2, #128	; 0x80
 800f61a:	0452      	lsls	r2, r2, #17
 800f61c:	4294      	cmp	r4, r2
 800f61e:	d103      	bne.n	800f628 <SystemConfig::set_Erase_Flash(unsigned long)+0x28>
 800f620:	4a2e      	ldr	r2, [pc, #184]	; (800f6dc <SystemConfig::set_Erase_Flash(unsigned long)+0xdc>)
 800f622:	6812      	ldr	r2, [r2, #0]
 800f624:	0292      	lsls	r2, r2, #10
 800f626:	d508      	bpl.n	800f63a <SystemConfig::set_Erase_Flash(unsigned long)+0x3a>
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	4a2d      	ldr	r2, [pc, #180]	; (800f6e0 <SystemConfig::set_Erase_Flash(unsigned long)+0xe0>)
 800f62c:	025b      	lsls	r3, r3, #9
 800f62e:	4013      	ands	r3, r2
	if(address % FLASH_PAGE_SIZE) return 0;
 800f630:	054a      	lsls	r2, r1, #21
 800f632:	d006      	beq.n	800f642 <SystemConfig::set_Erase_Flash(unsigned long)+0x42>
 800f634:	2000      	movs	r0, #0
			return 1;
		}
	}

	return 0;
}
 800f636:	b006      	add	sp, #24
 800f638:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	4a29      	ldr	r2, [pc, #164]	; (800f6e4 <SystemConfig::set_Erase_Flash(unsigned long)+0xe4>)
 800f63e:	029b      	lsls	r3, r3, #10
 800f640:	e7f5      	b.n	800f62e <SystemConfig::set_Erase_Flash(unsigned long)+0x2e>
	return (uint32_t)&__flash_start_address;
 800f642:	4a29      	ldr	r2, [pc, #164]	; (800f6e8 <SystemConfig::set_Erase_Flash(unsigned long)+0xe8>)
	erase_init.Banks = (address < address_offset) ? FLASH_BANK_1 : FLASH_BANK_2; //Flash Bank Start at 
 800f644:	4c29      	ldr	r4, [pc, #164]	; (800f6ec <SystemConfig::set_Erase_Flash(unsigned long)+0xec>)
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f646:	189b      	adds	r3, r3, r2
	erase_init.Banks = (address < address_offset) ? FLASH_BANK_1 : FLASH_BANK_2; //Flash Bank Start at 
 800f648:	4299      	cmp	r1, r3
 800f64a:	4180      	sbcs	r0, r0
 800f64c:	4020      	ands	r0, r4
 800f64e:	2480      	movs	r4, #128	; 0x80
 800f650:	0224      	lsls	r4, r4, #8
 800f652:	1900      	adds	r0, r0, r4
	erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 800f654:	2402      	movs	r4, #2
 800f656:	9402      	str	r4, [sp, #8]
	erase_init.NbPages = 1;
 800f658:	3c01      	subs	r4, #1
	erase_init.Banks = (address < address_offset) ? FLASH_BANK_1 : FLASH_BANK_2; //Flash Bank Start at 
 800f65a:	9003      	str	r0, [sp, #12]
	erase_init.NbPages = 1;
 800f65c:	9405      	str	r4, [sp, #20]
	erase_init.Page = (address - ((erase_init.Banks == FLASH_BANK_1) ? get_Flash_Start_Address() : address_offset)) / FLASH_PAGE_SIZE;
 800f65e:	2804      	cmp	r0, #4
 800f660:	d000      	beq.n	800f664 <SystemConfig::set_Erase_Flash(unsigned long)+0x64>
	uint32_t address_offset = get_Flash_Start_Address() + FLASH_BANK_SIZE;
 800f662:	001a      	movs	r2, r3
	uint32_t page_error = 0;
 800f664:	2300      	movs	r3, #0
	erase_init.Page = (address - ((erase_init.Banks == FLASH_BANK_1) ? get_Flash_Start_Address() : address_offset)) / FLASH_PAGE_SIZE;
 800f666:	1a8a      	subs	r2, r1, r2
 800f668:	0ad2      	lsrs	r2, r2, #11
	printf("Erase: 0x%08lX\n", address);
 800f66a:	4821      	ldr	r0, [pc, #132]	; (800f6f0 <SystemConfig::set_Erase_Flash(unsigned long)+0xf0>)
	printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f66c:	4c21      	ldr	r4, [pc, #132]	; (800f6f4 <SystemConfig::set_Erase_Flash(unsigned long)+0xf4>)
	uint32_t page_error = 0;
 800f66e:	9301      	str	r3, [sp, #4]
	erase_init.Page = (address - ((erase_init.Banks == FLASH_BANK_1) ? get_Flash_Start_Address() : address_offset)) / FLASH_PAGE_SIZE;
 800f670:	9204      	str	r2, [sp, #16]
	printf("Erase: 0x%08lX\n", address);
 800f672:	f7f8 fc19 	bl	8007ea8 <iprintf>
	printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f676:	4d20      	ldr	r5, [pc, #128]	; (800f6f8 <SystemConfig::set_Erase_Flash(unsigned long)+0xf8>)
 800f678:	6921      	ldr	r1, [r4, #16]
 800f67a:	0028      	movs	r0, r5
 800f67c:	6962      	ldr	r2, [r4, #20]
 800f67e:	f7f8 fc13 	bl	8007ea8 <iprintf>
	if(HAL_FLASH_Unlock() != HAL_OK)
 800f682:	f000 fbdf 	bl	800fe44 <HAL_FLASH_Unlock>
 800f686:	0026      	movs	r6, r4
 800f688:	2800      	cmp	r0, #0
 800f68a:	d004      	beq.n	800f696 <SystemConfig::set_Erase_Flash(unsigned long)+0x96>
		printf("Flash Unlock Failed\n");
 800f68c:	481b      	ldr	r0, [pc, #108]	; (800f6fc <SystemConfig::set_Erase_Flash(unsigned long)+0xfc>)
		printf("Flash Option Bit Unlock Failed\n");
 800f68e:	f7f8 fc93 	bl	8007fb8 <puts>
			return 1;
 800f692:	2001      	movs	r0, #1
 800f694:	e7cf      	b.n	800f636 <SystemConfig::set_Erase_Flash(unsigned long)+0x36>
	if((FLASH->CR & FLASH_CR_OPTLOCK) && (HAL_FLASH_OB_Unlock() != HAL_OK))
 800f696:	6963      	ldr	r3, [r4, #20]
 800f698:	005b      	lsls	r3, r3, #1
 800f69a:	d414      	bmi.n	800f6c6 <SystemConfig::set_Erase_Flash(unsigned long)+0xc6>
	if((ret = HAL_FLASHEx_Erase(&erase_init, &page_error)) != HAL_OK)
 800f69c:	a901      	add	r1, sp, #4
 800f69e:	a802      	add	r0, sp, #8
 800f6a0:	f000 fc8e 	bl	800ffc0 <HAL_FLASHEx_Erase>
 800f6a4:	1e04      	subs	r4, r0, #0
 800f6a6:	d0c5      	beq.n	800f634 <SystemConfig::set_Erase_Flash(unsigned long)+0x34>
		printf("Flash Erase Failed, %d, %ld, 0x%08lX\n", (uint8_t)ret, page_error, pFlash.ErrorCode);
 800f6a8:	4b15      	ldr	r3, [pc, #84]	; (800f700 <SystemConfig::set_Erase_Flash(unsigned long)+0x100>)
 800f6aa:	0001      	movs	r1, r0
 800f6ac:	685b      	ldr	r3, [r3, #4]
 800f6ae:	9a01      	ldr	r2, [sp, #4]
 800f6b0:	4814      	ldr	r0, [pc, #80]	; (800f704 <SystemConfig::set_Erase_Flash(unsigned long)+0x104>)
 800f6b2:	f7f8 fbf9 	bl	8007ea8 <iprintf>
		if(ret != HAL_TIMEOUT)
 800f6b6:	2c03      	cmp	r4, #3
 800f6b8:	d0bc      	beq.n	800f634 <SystemConfig::set_Erase_Flash(unsigned long)+0x34>
			printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f6ba:	6931      	ldr	r1, [r6, #16]
 800f6bc:	0028      	movs	r0, r5
 800f6be:	6972      	ldr	r2, [r6, #20]
 800f6c0:	f7f8 fbf2 	bl	8007ea8 <iprintf>
 800f6c4:	e7e5      	b.n	800f692 <SystemConfig::set_Erase_Flash(unsigned long)+0x92>
	if((FLASH->CR & FLASH_CR_OPTLOCK) && (HAL_FLASH_OB_Unlock() != HAL_OK))
 800f6c6:	f000 fbcf 	bl	800fe68 <HAL_FLASH_OB_Unlock>
 800f6ca:	2800      	cmp	r0, #0
 800f6cc:	d0e6      	beq.n	800f69c <SystemConfig::set_Erase_Flash(unsigned long)+0x9c>
		printf("Flash Option Bit Unlock Failed\n");
 800f6ce:	480e      	ldr	r0, [pc, #56]	; (800f708 <SystemConfig::set_Erase_Flash(unsigned long)+0x108>)
 800f6d0:	e7dd      	b.n	800f68e <SystemConfig::set_Erase_Flash(unsigned long)+0x8e>
 800f6d2:	46c0      	nop			; (mov r8, r8)
 800f6d4:	1fff7500 	.word	0x1fff7500
 800f6d8:	1fff75e0 	.word	0x1fff75e0
 800f6dc:	40022020 	.word	0x40022020
 800f6e0:	0007fe00 	.word	0x0007fe00
 800f6e4:	000ffc00 	.word	0x000ffc00
 800f6e8:	08000000 	.word	0x08000000
 800f6ec:	ffff8004 	.word	0xffff8004
 800f6f0:	080131c4 	.word	0x080131c4
 800f6f4:	40022000 	.word	0x40022000
 800f6f8:	080131d4 	.word	0x080131d4
 800f6fc:	080131fc 	.word	0x080131fc
 800f700:	20001200 	.word	0x20001200
 800f704:	0801322f 	.word	0x0801322f
 800f708:	08013210 	.word	0x08013210

0800f70c <SystemConfig::set_Update_Request_Flag(bool)>:
{
 800f70c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	if(set_Erase_Flash((uint32_t)config)) return 1;
 800f70e:	4e0e      	ldr	r6, [pc, #56]	; (800f748 <SystemConfig::set_Update_Request_Flag(bool)+0x3c>)
{
 800f710:	0005      	movs	r5, r0
	if(set_Erase_Flash((uint32_t)config)) return 1;
 800f712:	6830      	ldr	r0, [r6, #0]
 800f714:	f7ff ff74 	bl	800f600 <SystemConfig::set_Erase_Flash(unsigned long)>
 800f718:	2401      	movs	r4, #1
 800f71a:	2800      	cmp	r0, #0
 800f71c:	d10e      	bne.n	800f73c <SystemConfig::set_Update_Request_Flag(bool)+0x30>
		target_ptr[i] = tmp_ptr[i];
 800f71e:	466a      	mov	r2, sp
 800f720:	2355      	movs	r3, #85	; 0x55
 800f722:	7055      	strb	r5, [r2, #1]
 800f724:	7013      	strb	r3, [r2, #0]
	if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)config, flash_data) != HAL_OK)
 800f726:	0020      	movs	r0, r4
 800f728:	9a00      	ldr	r2, [sp, #0]
 800f72a:	9b01      	ldr	r3, [sp, #4]
	Config_Data new_config(*config);
 800f72c:	6831      	ldr	r1, [r6, #0]
	if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, (uint32_t)config, flash_data) != HAL_OK)
 800f72e:	f000 fbe7 	bl	800ff00 <HAL_FLASH_Program>
 800f732:	1e04      	subs	r4, r0, #0
 800f734:	d004      	beq.n	800f740 <SystemConfig::set_Update_Request_Flag(bool)+0x34>
		HAL_FLASH_Lock();
 800f736:	f000 fc17 	bl	800ff68 <HAL_FLASH_Lock>
		return 1;
 800f73a:	2401      	movs	r4, #1
}
 800f73c:	0020      	movs	r0, r4
 800f73e:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	HAL_FLASH_Lock();
 800f740:	f000 fc12 	bl	800ff68 <HAL_FLASH_Lock>
	return 0;
 800f744:	e7fa      	b.n	800f73c <SystemConfig::set_Update_Request_Flag(bool)+0x30>
 800f746:	46c0      	nop			; (mov r8, r8)
 800f748:	200007ac 	.word	0x200007ac

0800f74c <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)>:

uint8_t SystemConfig::set_Flash_Data(uint32_t address, uint64_t data_address)
{
 800f74c:	b570      	push	{r4, r5, r6, lr}
 800f74e:	0005      	movs	r5, r0
 800f750:	0016      	movs	r6, r2
 800f752:	001c      	movs	r4, r3
	if(set_Erase_Flash(address))
 800f754:	f7ff ff54 	bl	800f600 <SystemConfig::set_Erase_Flash(unsigned long)>
 800f758:	2800      	cmp	r0, #0
 800f75a:	d005      	beq.n	800f768 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x1c>
	{
		printf("set_Erase_Flash() Error\n");
 800f75c:	480d      	ldr	r0, [pc, #52]	; (800f794 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x48>)
 800f75e:	f7f8 fc2b 	bl	8007fb8 <puts>

	if(HAL_StatusTypeDef ret; (ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FAST, address, data_address)) != HAL_OK)
	{
		printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
		printf("Flash Program Failed: %d, 0x%08lX\n", ret, address);
		return 1;
 800f762:	2401      	movs	r4, #1
	}

	return 0;
 800f764:	0020      	movs	r0, r4
 800f766:	bd70      	pop	{r4, r5, r6, pc}
	if(HAL_StatusTypeDef ret; (ret = HAL_FLASH_Program(FLASH_TYPEPROGRAM_FAST, address, data_address)) != HAL_OK)
 800f768:	2080      	movs	r0, #128	; 0x80
 800f76a:	0023      	movs	r3, r4
 800f76c:	0032      	movs	r2, r6
 800f76e:	0029      	movs	r1, r5
 800f770:	02c0      	lsls	r0, r0, #11
 800f772:	f000 fbc5 	bl	800ff00 <HAL_FLASH_Program>
 800f776:	1e04      	subs	r4, r0, #0
 800f778:	d0f4      	beq.n	800f764 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x18>
		printf("FLASH->SR: 0x%08lX, FLASH->CR: 0x%08lX\n", FLASH->SR, FLASH->CR);
 800f77a:	4b07      	ldr	r3, [pc, #28]	; (800f798 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x4c>)
 800f77c:	4807      	ldr	r0, [pc, #28]	; (800f79c <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x50>)
 800f77e:	6919      	ldr	r1, [r3, #16]
 800f780:	695a      	ldr	r2, [r3, #20]
 800f782:	f7f8 fb91 	bl	8007ea8 <iprintf>
		printf("Flash Program Failed: %d, 0x%08lX\n", ret, address);
 800f786:	002a      	movs	r2, r5
 800f788:	0021      	movs	r1, r4
 800f78a:	4805      	ldr	r0, [pc, #20]	; (800f7a0 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x54>)
 800f78c:	f7f8 fb8c 	bl	8007ea8 <iprintf>
 800f790:	e7e7      	b.n	800f762 <SystemConfig::set_Flash_Data(unsigned long, unsigned long long)+0x16>
 800f792:	46c0      	nop			; (mov r8, r8)
 800f794:	08013255 	.word	0x08013255
 800f798:	40022000 	.word	0x40022000
 800f79c:	080131d4 	.word	0x080131d4
 800f7a0:	0801326d 	.word	0x0801326d

0800f7a4 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)>:
{
	init(i2c, target_address, vref_volt);
}

void TLA2528::init(I2C_HandleTypeDef *i2c, uint8_t target_address, float vref_volt)
{
 800f7a4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	this->i2c = i2c;
	this->target_address = target_address;
	this->vref_volt = vref_volt;

	uint8_t buffer[] = {0x08, 0x12, 0xFF}; //ADC auto sequence mode target channel: ALL
 800f7a6:	ae03      	add	r6, sp, #12
	this->i2c = i2c;
 800f7a8:	6001      	str	r1, [r0, #0]
	this->target_address = target_address;
 800f7aa:	7102      	strb	r2, [r0, #4]
	this->vref_volt = vref_volt;
 800f7ac:	6083      	str	r3, [r0, #8]
{
 800f7ae:	000d      	movs	r5, r1
 800f7b0:	0014      	movs	r4, r2
	uint8_t buffer[] = {0x08, 0x12, 0xFF}; //ADC auto sequence mode target channel: ALL
 800f7b2:	491c      	ldr	r1, [pc, #112]	; (800f824 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x80>)
 800f7b4:	2203      	movs	r2, #3
 800f7b6:	0030      	movs	r0, r6
 800f7b8:	f7f7 fc32 	bl	8007020 <memcpy>
	if(HAL_I2C_Master_Transmit(i2c, target_address, buffer, sizeof(buffer), 100) != HAL_OK)
 800f7bc:	2364      	movs	r3, #100	; 0x64
 800f7be:	b2a4      	uxth	r4, r4
 800f7c0:	9300      	str	r3, [sp, #0]
 800f7c2:	0032      	movs	r2, r6
 800f7c4:	0021      	movs	r1, r4
 800f7c6:	0028      	movs	r0, r5
 800f7c8:	3b61      	subs	r3, #97	; 0x61
 800f7ca:	f000 fee1 	bl	8010590 <HAL_I2C_Master_Transmit>
 800f7ce:	2800      	cmp	r0, #0
 800f7d0:	d003      	beq.n	800f7da <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x36>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f7d2:	4915      	ldr	r1, [pc, #84]	; (800f828 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x84>)
 800f7d4:	4815      	ldr	r0, [pc, #84]	; (800f82c <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x88>)
 800f7d6:	f7f8 fb67 	bl	8007ea8 <iprintf>
	}

	buffer[1] = 0x02;
 800f7da:	2302      	movs	r3, #2
 800f7dc:	7073      	strb	r3, [r6, #1]
	buffer[2] = 0x10; //Channel ID APPEND
 800f7de:	330e      	adds	r3, #14
 800f7e0:	70b3      	strb	r3, [r6, #2]
	if(HAL_I2C_Master_Transmit(i2c, target_address, buffer, sizeof(buffer), 100) != HAL_OK)
 800f7e2:	3354      	adds	r3, #84	; 0x54
 800f7e4:	9300      	str	r3, [sp, #0]
 800f7e6:	0032      	movs	r2, r6
 800f7e8:	0021      	movs	r1, r4
 800f7ea:	0028      	movs	r0, r5
 800f7ec:	3b61      	subs	r3, #97	; 0x61
 800f7ee:	f000 fecf 	bl	8010590 <HAL_I2C_Master_Transmit>
 800f7f2:	2800      	cmp	r0, #0
 800f7f4:	d003      	beq.n	800f7fe <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x5a>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f7f6:	490c      	ldr	r1, [pc, #48]	; (800f828 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x84>)
 800f7f8:	480c      	ldr	r0, [pc, #48]	; (800f82c <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x88>)
 800f7fa:	f7f8 fb55 	bl	8007ea8 <iprintf>
	}
	
	buffer[1] = 0x10;
 800f7fe:	2310      	movs	r3, #16
 800f800:	7073      	strb	r3, [r6, #1]
	buffer[2] = 0x11; //ADC auto sequence mode, start
 800f802:	3301      	adds	r3, #1
 800f804:	70b3      	strb	r3, [r6, #2]
	if(HAL_I2C_Master_Transmit(i2c, target_address, buffer, sizeof(buffer), 100) != HAL_OK)
 800f806:	3353      	adds	r3, #83	; 0x53
 800f808:	9300      	str	r3, [sp, #0]
 800f80a:	0032      	movs	r2, r6
 800f80c:	0021      	movs	r1, r4
 800f80e:	0028      	movs	r0, r5
 800f810:	3b61      	subs	r3, #97	; 0x61
 800f812:	f000 febd 	bl	8010590 <HAL_I2C_Master_Transmit>
 800f816:	2800      	cmp	r0, #0
 800f818:	d003      	beq.n	800f822 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x7e>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f81a:	4903      	ldr	r1, [pc, #12]	; (800f828 <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x84>)
 800f81c:	4803      	ldr	r0, [pc, #12]	; (800f82c <TLA2528::init(__I2C_HandleTypeDef*, unsigned char, float)+0x88>)
 800f81e:	f7f8 fb43 	bl	8007ea8 <iprintf>
	}
}
 800f822:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 800f824:	080132a4 	.word	0x080132a4
 800f828:	08013290 	.word	0x08013290
 800f82c:	08013295 	.word	0x08013295

0800f830 <TLA2528::get_Voltage(unsigned char)>:

float TLA2528::get_Voltage(uint8_t index)
{
	if(index >= channel_count) return 0;
 800f830:	2907      	cmp	r1, #7
 800f832:	d804      	bhi.n	800f83e <TLA2528::get_Voltage(unsigned char)+0xe>

	return input_voltage[index];
 800f834:	3102      	adds	r1, #2
 800f836:	0089      	lsls	r1, r1, #2
 800f838:	1841      	adds	r1, r0, r1
 800f83a:	6848      	ldr	r0, [r1, #4]
}
 800f83c:	4770      	bx	lr
	if(index >= channel_count) return 0;
 800f83e:	2000      	movs	r0, #0
 800f840:	e7fc      	b.n	800f83c <TLA2528::get_Voltage(unsigned char)+0xc>
	...

0800f844 <TLA2528::update_Value()>:

uint8_t TLA2528::update_Value()
{
	uint8_t receive_buffer[2 * channel_count] = {};
 800f844:	2100      	movs	r1, #0
{
 800f846:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f848:	b08b      	sub	sp, #44	; 0x2c
 800f84a:	0004      	movs	r4, r0
	uint8_t receive_buffer[2 * channel_count] = {};
 800f84c:	220c      	movs	r2, #12
 800f84e:	a807      	add	r0, sp, #28
 800f850:	9106      	str	r1, [sp, #24]
 800f852:	f7f7 fc39 	bl	80070c8 <memset>
	if(HAL_I2C_Master_Receive(i2c, target_address, receive_buffer, sizeof(receive_buffer), 100) != HAL_OK)
 800f856:	2364      	movs	r3, #100	; 0x64
 800f858:	7921      	ldrb	r1, [r4, #4]
 800f85a:	9300      	str	r3, [sp, #0]
 800f85c:	6820      	ldr	r0, [r4, #0]
 800f85e:	3b54      	subs	r3, #84	; 0x54
 800f860:	aa06      	add	r2, sp, #24
 800f862:	f000 ff3d 	bl	80106e0 <HAL_I2C_Master_Receive>
 800f866:	1e07      	subs	r7, r0, #0
 800f868:	d007      	beq.n	800f87a <TLA2528::update_Value()+0x36>
	{
		printf("ADC %s: ERROR\n", __FUNCTION__);
 800f86a:	4920      	ldr	r1, [pc, #128]	; (800f8ec <TLA2528::update_Value()+0xa8>)
 800f86c:	4820      	ldr	r0, [pc, #128]	; (800f8f0 <TLA2528::update_Value()+0xac>)
 800f86e:	f7f8 fb1b 	bl	8007ea8 <iprintf>
		return 1;
 800f872:	2701      	movs	r7, #1
		uint16_t target_value = raw_value[target_channel] / sample_count;

		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
	}
	return 0;
 800f874:	0038      	movs	r0, r7
 800f876:	b00b      	add	sp, #44	; 0x2c
 800f878:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(++sample_count == average_count)
 800f87a:	0022      	movs	r2, r4
 800f87c:	324c      	adds	r2, #76	; 0x4c
 800f87e:	7813      	ldrb	r3, [r2, #0]
 800f880:	3301      	adds	r3, #1
 800f882:	b2db      	uxtb	r3, r3
 800f884:	2bc8      	cmp	r3, #200	; 0xc8
 800f886:	d028      	beq.n	800f8da <TLA2528::update_Value()+0x96>
 800f888:	7013      	strb	r3, [r2, #0]
		uint16_t target_value = raw_value[target_channel] / sample_count;
 800f88a:	7813      	ldrb	r3, [r2, #0]
 800f88c:	ad06      	add	r5, sp, #24
 800f88e:	9304      	str	r3, [sp, #16]
		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
 800f890:	68a3      	ldr	r3, [r4, #8]
 800f892:	9305      	str	r3, [sp, #20]
 800f894:	2300      	movs	r3, #0
 800f896:	9303      	str	r3, [sp, #12]
		uint16_t value = (uint16_t)(receive_buffer[offset] << 8) | receive_buffer[offset + 1];
 800f898:	260f      	movs	r6, #15
 800f89a:	782b      	ldrb	r3, [r5, #0]
 800f89c:	7868      	ldrb	r0, [r5, #1]
 800f89e:	021b      	lsls	r3, r3, #8
 800f8a0:	4318      	orrs	r0, r3
		raw_value[target_channel] += (value >> 4);
 800f8a2:	4006      	ands	r6, r0
 800f8a4:	00b6      	lsls	r6, r6, #2
 800f8a6:	19a6      	adds	r6, r4, r6
 800f8a8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800f8aa:	1100      	asrs	r0, r0, #4
 800f8ac:	18c0      	adds	r0, r0, r3
		uint16_t target_value = raw_value[target_channel] / sample_count;
 800f8ae:	9904      	ldr	r1, [sp, #16]
		raw_value[target_channel] += (value >> 4);
 800f8b0:	62f0      	str	r0, [r6, #44]	; 0x2c
		uint16_t target_value = raw_value[target_channel] / sample_count;
 800f8b2:	f7f4 fa8d 	bl	8003dd0 <__udivsi3>
		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
 800f8b6:	b280      	uxth	r0, r0
 800f8b8:	f7f5 fc5e 	bl	8005178 <__aeabi_ui2f>
 800f8bc:	490d      	ldr	r1, [pc, #52]	; (800f8f4 <TLA2528::update_Value()+0xb0>)
 800f8be:	f7f4 ff33 	bl	8004728 <__aeabi_fdiv>
 800f8c2:	9905      	ldr	r1, [sp, #20]
 800f8c4:	f7f5 f8fa 	bl	8004abc <__aeabi_fmul>
	for(uint8_t i = 0; i < sizeof(receive_buffer) / 2; i++)
 800f8c8:	9b03      	ldr	r3, [sp, #12]
		input_voltage[target_channel] = (float)target_value / 4095 * vref_volt;
 800f8ca:	60f0      	str	r0, [r6, #12]
	for(uint8_t i = 0; i < sizeof(receive_buffer) / 2; i++)
 800f8cc:	3301      	adds	r3, #1
 800f8ce:	b2db      	uxtb	r3, r3
 800f8d0:	9303      	str	r3, [sp, #12]
 800f8d2:	3502      	adds	r5, #2
 800f8d4:	2b08      	cmp	r3, #8
 800f8d6:	d1df      	bne.n	800f898 <TLA2528::update_Value()+0x54>
 800f8d8:	e7cc      	b.n	800f874 <TLA2528::update_Value()+0x30>
		sample_count = 1;
 800f8da:	2301      	movs	r3, #1
 800f8dc:	7013      	strb	r3, [r2, #0]
		for(auto &target : raw_value)
 800f8de:	0023      	movs	r3, r4
			target = 0;
 800f8e0:	0001      	movs	r1, r0
		for(auto &target : raw_value)
 800f8e2:	332c      	adds	r3, #44	; 0x2c
 800f8e4:	4293      	cmp	r3, r2
 800f8e6:	d0d0      	beq.n	800f88a <TLA2528::update_Value()+0x46>
			target = 0;
 800f8e8:	c302      	stmia	r3!, {r1}
		for(auto &target : raw_value)
 800f8ea:	e7fb      	b.n	800f8e4 <TLA2528::update_Value()+0xa0>
 800f8ec:	080132a8 	.word	0x080132a8
 800f8f0:	08013295 	.word	0x08013295
 800f8f4:	457ff000 	.word	0x457ff000

0800f8f8 <map(long, long, long, long, long)>:
 */

#include <util.h>

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
 800f8f8:	b510      	push	{r4, lr}
 800f8fa:	001c      	movs	r4, r3
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800f8fc:	1a43      	subs	r3, r0, r1
 800f8fe:	9802      	ldr	r0, [sp, #8]
 800f900:	1a51      	subs	r1, r2, r1
 800f902:	1b00      	subs	r0, r0, r4
 800f904:	4358      	muls	r0, r3
 800f906:	f7f4 faed 	bl	8003ee4 <__divsi3>
 800f90a:	1900      	adds	r0, r0, r4
 800f90c:	bd10      	pop	{r4, pc}
	...

0800f910 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800f910:	480d      	ldr	r0, [pc, #52]	; (800f948 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800f912:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800f914:	f000 f86e 	bl	800f9f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800f918:	480c      	ldr	r0, [pc, #48]	; (800f94c <LoopForever+0x6>)
  ldr r1, =_edata
 800f91a:	490d      	ldr	r1, [pc, #52]	; (800f950 <LoopForever+0xa>)
  ldr r2, =_sidata
 800f91c:	4a0d      	ldr	r2, [pc, #52]	; (800f954 <LoopForever+0xe>)
  movs r3, #0
 800f91e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800f920:	e002      	b.n	800f928 <LoopCopyDataInit>

0800f922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800f922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800f924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800f926:	3304      	adds	r3, #4

0800f928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800f928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800f92a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800f92c:	d3f9      	bcc.n	800f922 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800f92e:	4a0a      	ldr	r2, [pc, #40]	; (800f958 <LoopForever+0x12>)
  ldr r4, =_ebss
 800f930:	4c0a      	ldr	r4, [pc, #40]	; (800f95c <LoopForever+0x16>)
  movs r3, #0
 800f932:	2300      	movs	r3, #0
  b LoopFillZerobss
 800f934:	e001      	b.n	800f93a <LoopFillZerobss>

0800f936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800f936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800f938:	3204      	adds	r2, #4

0800f93a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800f93a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800f93c:	d3fb      	bcc.n	800f936 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800f93e:	f7f7 fb39 	bl	8006fb4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800f942:	f7fe fb55 	bl	800dff0 <main>

0800f946 <LoopForever>:

LoopForever:
  b LoopForever
 800f946:	e7fe      	b.n	800f946 <LoopForever>
  ldr   r0, =_estack
 800f948:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800f94c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800f950:	200007bc 	.word	0x200007bc
  ldr r2, =_sidata
 800f954:	08013524 	.word	0x08013524
  ldr r2, =_sbss
 800f958:	200007c0 	.word	0x200007c0
  ldr r4, =_ebss
 800f95c:	200016e0 	.word	0x200016e0

0800f960 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800f960:	e7fe      	b.n	800f960 <ADC1_COMP_IRQHandler>

0800f962 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800f962:	2001      	movs	r0, #1
 800f964:	4770      	bx	lr

0800f966 <_kill>:

int _kill(int pid, int sig)
{
 800f966:	b510      	push	{r4, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800f968:	f7f7 fb1e 	bl	8006fa8 <__errno>
 800f96c:	2316      	movs	r3, #22
 800f96e:	6003      	str	r3, [r0, #0]
  return -1;
 800f970:	2001      	movs	r0, #1
}
 800f972:	4240      	negs	r0, r0
 800f974:	bd10      	pop	{r4, pc}

0800f976 <_exit>:

void _exit (int status)
{
 800f976:	b510      	push	{r4, lr}
  errno = EINVAL;
 800f978:	f7f7 fb16 	bl	8006fa8 <__errno>
 800f97c:	2316      	movs	r3, #22
 800f97e:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800f980:	e7fe      	b.n	800f980 <_exit+0xa>

0800f982 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800f982:	b570      	push	{r4, r5, r6, lr}
 800f984:	000e      	movs	r6, r1
 800f986:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f988:	2500      	movs	r5, #0
 800f98a:	42a5      	cmp	r5, r4
 800f98c:	db01      	blt.n	800f992 <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800f98e:	0020      	movs	r0, r4
 800f990:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 800f992:	e000      	b.n	800f996 <_read+0x14>
 800f994:	bf00      	nop
 800f996:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800f998:	3501      	adds	r5, #1
 800f99a:	e7f6      	b.n	800f98a <_read+0x8>

0800f99c <_close>:
}

int _close(int file)
{
  (void)file;
  return -1;
 800f99c:	2001      	movs	r0, #1
}
 800f99e:	4240      	negs	r0, r0
 800f9a0:	4770      	bx	lr

0800f9a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800f9a2:	2380      	movs	r3, #128	; 0x80
 800f9a4:	019b      	lsls	r3, r3, #6
  return 0;
}
 800f9a6:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 800f9a8:	604b      	str	r3, [r1, #4]
}
 800f9aa:	4770      	bx	lr

0800f9ac <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 800f9ac:	2001      	movs	r0, #1
 800f9ae:	4770      	bx	lr

0800f9b0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800f9b0:	2000      	movs	r0, #0
 800f9b2:	4770      	bx	lr

0800f9b4 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800f9b4:	4a0b      	ldr	r2, [pc, #44]	; (800f9e4 <_sbrk+0x30>)
 800f9b6:	490c      	ldr	r1, [pc, #48]	; (800f9e8 <_sbrk+0x34>)
{
 800f9b8:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800f9ba:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800f9bc:	4a0b      	ldr	r2, [pc, #44]	; (800f9ec <_sbrk+0x38>)
{
 800f9be:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800f9c0:	6810      	ldr	r0, [r2, #0]
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	d101      	bne.n	800f9ca <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 800f9c6:	480a      	ldr	r0, [pc, #40]	; (800f9f0 <_sbrk+0x3c>)
 800f9c8:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800f9ca:	6810      	ldr	r0, [r2, #0]
 800f9cc:	18c3      	adds	r3, r0, r3
 800f9ce:	428b      	cmp	r3, r1
 800f9d0:	d906      	bls.n	800f9e0 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 800f9d2:	f7f7 fae9 	bl	8006fa8 <__errno>
 800f9d6:	230c      	movs	r3, #12
 800f9d8:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800f9da:	2001      	movs	r0, #1
 800f9dc:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800f9de:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800f9e0:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 800f9e2:	e7fc      	b.n	800f9de <_sbrk+0x2a>
 800f9e4:	00000400 	.word	0x00000400
 800f9e8:	20024000 	.word	0x20024000
 800f9ec:	200011fc 	.word	0x200011fc
 800f9f0:	200016e0 	.word	0x200016e0

0800f9f4 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800f9f4:	4770      	bx	lr
	...

0800f9f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800f9f8:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800f9fa:	4b10      	ldr	r3, [pc, #64]	; (800fa3c <HAL_InitTick+0x44>)
{
 800f9fc:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 800f9fe:	7819      	ldrb	r1, [r3, #0]
 800fa00:	2900      	cmp	r1, #0
 800fa02:	d101      	bne.n	800fa08 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800fa04:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800fa06:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800fa08:	20fa      	movs	r0, #250	; 0xfa
 800fa0a:	0080      	lsls	r0, r0, #2
 800fa0c:	f7f4 f9e0 	bl	8003dd0 <__udivsi3>
 800fa10:	4b0b      	ldr	r3, [pc, #44]	; (800fa40 <HAL_InitTick+0x48>)
 800fa12:	0001      	movs	r1, r0
 800fa14:	6818      	ldr	r0, [r3, #0]
 800fa16:	f7f4 f9db 	bl	8003dd0 <__udivsi3>
 800fa1a:	f000 f89b 	bl	800fb54 <HAL_SYSTICK_Config>
 800fa1e:	1e04      	subs	r4, r0, #0
 800fa20:	d1f0      	bne.n	800fa04 <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800fa22:	2d03      	cmp	r5, #3
 800fa24:	d8ee      	bhi.n	800fa04 <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800fa26:	0002      	movs	r2, r0
 800fa28:	2001      	movs	r0, #1
 800fa2a:	0029      	movs	r1, r5
 800fa2c:	4240      	negs	r0, r0
 800fa2e:	f000 f85b 	bl	800fae8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800fa32:	4b04      	ldr	r3, [pc, #16]	; (800fa44 <HAL_InitTick+0x4c>)
 800fa34:	0020      	movs	r0, r4
 800fa36:	601d      	str	r5, [r3, #0]
  return status;
 800fa38:	e7e5      	b.n	800fa06 <HAL_InitTick+0xe>
 800fa3a:	46c0      	nop			; (mov r8, r8)
 800fa3c:	200007b4 	.word	0x200007b4
 800fa40:	200007b0 	.word	0x200007b0
 800fa44:	200007b8 	.word	0x200007b8

0800fa48 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800fa48:	2380      	movs	r3, #128	; 0x80
 800fa4a:	4a08      	ldr	r2, [pc, #32]	; (800fa6c <HAL_Init+0x24>)
 800fa4c:	005b      	lsls	r3, r3, #1
 800fa4e:	6811      	ldr	r1, [r2, #0]
{
 800fa50:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800fa52:	430b      	orrs	r3, r1
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800fa54:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800fa56:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800fa58:	f7ff ffce 	bl	800f9f8 <HAL_InitTick>
 800fa5c:	1e04      	subs	r4, r0, #0
 800fa5e:	d103      	bne.n	800fa68 <HAL_Init+0x20>
  HAL_MspInit();
 800fa60:	f7ff fbde 	bl	800f220 <HAL_MspInit>
}
 800fa64:	0020      	movs	r0, r4
 800fa66:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800fa68:	2401      	movs	r4, #1
 800fa6a:	e7fb      	b.n	800fa64 <HAL_Init+0x1c>
 800fa6c:	40022000 	.word	0x40022000

0800fa70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800fa70:	4a03      	ldr	r2, [pc, #12]	; (800fa80 <HAL_IncTick+0x10>)
 800fa72:	4b04      	ldr	r3, [pc, #16]	; (800fa84 <HAL_IncTick+0x14>)
 800fa74:	6811      	ldr	r1, [r2, #0]
 800fa76:	781b      	ldrb	r3, [r3, #0]
 800fa78:	185b      	adds	r3, r3, r1
 800fa7a:	6013      	str	r3, [r2, #0]
}
 800fa7c:	4770      	bx	lr
 800fa7e:	46c0      	nop			; (mov r8, r8)
 800fa80:	20001630 	.word	0x20001630
 800fa84:	200007b4 	.word	0x200007b4

0800fa88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800fa88:	4b01      	ldr	r3, [pc, #4]	; (800fa90 <HAL_GetTick+0x8>)
 800fa8a:	6818      	ldr	r0, [r3, #0]
}
 800fa8c:	4770      	bx	lr
 800fa8e:	46c0      	nop			; (mov r8, r8)
 800fa90:	20001630 	.word	0x20001630

0800fa94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800fa94:	b570      	push	{r4, r5, r6, lr}
 800fa96:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800fa98:	f7ff fff6 	bl	800fa88 <HAL_GetTick>
 800fa9c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800fa9e:	1c63      	adds	r3, r4, #1
 800faa0:	d002      	beq.n	800faa8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800faa2:	4b04      	ldr	r3, [pc, #16]	; (800fab4 <HAL_Delay+0x20>)
 800faa4:	781b      	ldrb	r3, [r3, #0]
 800faa6:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800faa8:	f7ff ffee 	bl	800fa88 <HAL_GetTick>
 800faac:	1b40      	subs	r0, r0, r5
 800faae:	42a0      	cmp	r0, r4
 800fab0:	d3fa      	bcc.n	800faa8 <HAL_Delay+0x14>
  {
  }
}
 800fab2:	bd70      	pop	{r4, r5, r6, pc}
 800fab4:	200007b4 	.word	0x200007b4

0800fab8 <HAL_GetUIDw0>:
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
 800fab8:	4b01      	ldr	r3, [pc, #4]	; (800fac0 <HAL_GetUIDw0+0x8>)
 800faba:	6818      	ldr	r0, [r3, #0]
}
 800fabc:	4770      	bx	lr
 800fabe:	46c0      	nop			; (mov r8, r8)
 800fac0:	1fff7590 	.word	0x1fff7590

0800fac4 <HAL_GetUIDw1>:
  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 800fac4:	4b01      	ldr	r3, [pc, #4]	; (800facc <HAL_GetUIDw1+0x8>)
 800fac6:	6818      	ldr	r0, [r3, #0]
}
 800fac8:	4770      	bx	lr
 800faca:	46c0      	nop			; (mov r8, r8)
 800facc:	1fff7594 	.word	0x1fff7594

0800fad0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800fad0:	4a03      	ldr	r2, [pc, #12]	; (800fae0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x10>)
 800fad2:	4904      	ldr	r1, [pc, #16]	; (800fae4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x14>)
 800fad4:	6813      	ldr	r3, [r2, #0]
 800fad6:	400b      	ands	r3, r1
 800fad8:	4303      	orrs	r3, r0
 800fada:	6013      	str	r3, [r2, #0]
}
 800fadc:	4770      	bx	lr
 800fade:	46c0      	nop			; (mov r8, r8)
 800fae0:	40010000 	.word	0x40010000
 800fae4:	fffff9ff 	.word	0xfffff9ff

0800fae8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fae8:	b530      	push	{r4, r5, lr}
 800faea:	25ff      	movs	r5, #255	; 0xff
 800faec:	2403      	movs	r4, #3
 800faee:	002a      	movs	r2, r5
 800faf0:	4004      	ands	r4, r0
 800faf2:	00e4      	lsls	r4, r4, #3
 800faf4:	40a2      	lsls	r2, r4
 800faf6:	0189      	lsls	r1, r1, #6
 800faf8:	4029      	ands	r1, r5
 800fafa:	43d2      	mvns	r2, r2
 800fafc:	40a1      	lsls	r1, r4
 800fafe:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 800fb00:	2800      	cmp	r0, #0
 800fb02:	db0a      	blt.n	800fb1a <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb04:	24c0      	movs	r4, #192	; 0xc0
 800fb06:	4b0b      	ldr	r3, [pc, #44]	; (800fb34 <HAL_NVIC_SetPriority+0x4c>)
 800fb08:	0880      	lsrs	r0, r0, #2
 800fb0a:	0080      	lsls	r0, r0, #2
 800fb0c:	18c0      	adds	r0, r0, r3
 800fb0e:	00a4      	lsls	r4, r4, #2
 800fb10:	5903      	ldr	r3, [r0, r4]
 800fb12:	401a      	ands	r2, r3
 800fb14:	4311      	orrs	r1, r2
 800fb16:	5101      	str	r1, [r0, r4]
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 800fb18:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb1a:	200f      	movs	r0, #15
 800fb1c:	4003      	ands	r3, r0
 800fb1e:	3b08      	subs	r3, #8
 800fb20:	4805      	ldr	r0, [pc, #20]	; (800fb38 <HAL_NVIC_SetPriority+0x50>)
 800fb22:	089b      	lsrs	r3, r3, #2
 800fb24:	009b      	lsls	r3, r3, #2
 800fb26:	181b      	adds	r3, r3, r0
 800fb28:	69d8      	ldr	r0, [r3, #28]
 800fb2a:	4002      	ands	r2, r0
 800fb2c:	4311      	orrs	r1, r2
 800fb2e:	61d9      	str	r1, [r3, #28]
 800fb30:	e7f2      	b.n	800fb18 <HAL_NVIC_SetPriority+0x30>
 800fb32:	46c0      	nop			; (mov r8, r8)
 800fb34:	e000e100 	.word	0xe000e100
 800fb38:	e000ed00 	.word	0xe000ed00

0800fb3c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800fb3c:	2800      	cmp	r0, #0
 800fb3e:	db05      	blt.n	800fb4c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fb40:	231f      	movs	r3, #31
 800fb42:	4018      	ands	r0, r3
 800fb44:	3b1e      	subs	r3, #30
 800fb46:	4083      	lsls	r3, r0
 800fb48:	4a01      	ldr	r2, [pc, #4]	; (800fb50 <HAL_NVIC_EnableIRQ+0x14>)
 800fb4a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800fb4c:	4770      	bx	lr
 800fb4e:	46c0      	nop			; (mov r8, r8)
 800fb50:	e000e100 	.word	0xe000e100

0800fb54 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fb54:	2280      	movs	r2, #128	; 0x80
 800fb56:	1e43      	subs	r3, r0, #1
 800fb58:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800fb5a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800fb5c:	4293      	cmp	r3, r2
 800fb5e:	d20d      	bcs.n	800fb7c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb60:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800fb62:	4a07      	ldr	r2, [pc, #28]	; (800fb80 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb64:	4807      	ldr	r0, [pc, #28]	; (800fb84 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800fb66:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800fb68:	6a03      	ldr	r3, [r0, #32]
 800fb6a:	0609      	lsls	r1, r1, #24
 800fb6c:	021b      	lsls	r3, r3, #8
 800fb6e:	0a1b      	lsrs	r3, r3, #8
 800fb70:	430b      	orrs	r3, r1
 800fb72:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fb74:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fb76:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800fb78:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800fb7a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 800fb7c:	4770      	bx	lr
 800fb7e:	46c0      	nop			; (mov r8, r8)
 800fb80:	e000e010 	.word	0xe000e010
 800fb84:	e000ed00 	.word	0xe000ed00

0800fb88 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800fb88:	b510      	push	{r4, lr}
 800fb8a:	0004      	movs	r4, r0
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
  {
    return HAL_ERROR;
 800fb8c:	2001      	movs	r0, #1
  if (hdac == NULL)
 800fb8e:	2c00      	cmp	r4, #0
 800fb90:	d00d      	beq.n	800fbae <HAL_DAC_Init+0x26>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800fb92:	7923      	ldrb	r3, [r4, #4]
 800fb94:	b2da      	uxtb	r2, r3
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d103      	bne.n	800fba2 <HAL_DAC_Init+0x1a>
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800fb9a:	0020      	movs	r0, r4
    hdac->Lock = HAL_UNLOCKED;
 800fb9c:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 800fb9e:	f7ff fb59 	bl	800f254 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800fba2:	2302      	movs	r3, #2

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800fba4:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800fba6:	7123      	strb	r3, [r4, #4]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800fba8:	3b01      	subs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800fbaa:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 800fbac:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 800fbae:	bd10      	pop	{r4, pc}

0800fbb0 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800fbb0:	0003      	movs	r3, r0
 800fbb2:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
  {
    return HAL_ERROR;
 800fbb4:	2001      	movs	r0, #1
  if (hdac == NULL)
 800fbb6:	2b00      	cmp	r3, #0
 800fbb8:	d01c      	beq.n	800fbf4 <HAL_DAC_Start+0x44>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800fbba:	2402      	movs	r4, #2
 800fbbc:	795a      	ldrb	r2, [r3, #5]
 800fbbe:	0020      	movs	r0, r4
 800fbc0:	2a01      	cmp	r2, #1
 800fbc2:	d017      	beq.n	800fbf4 <HAL_DAC_Start+0x44>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800fbc4:	2501      	movs	r5, #1
 800fbc6:	002e      	movs	r6, r5
 800fbc8:	300e      	adds	r0, #14
 800fbca:	4008      	ands	r0, r1
 800fbcc:	4086      	lsls	r6, r0
 800fbce:	681a      	ldr	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 800fbd0:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800fbd2:	6817      	ldr	r7, [r2, #0]
 800fbd4:	433e      	orrs	r6, r7
 800fbd6:	6016      	str	r6, [r2, #0]

  if (Channel == DAC_CHANNEL_1)
 800fbd8:	2900      	cmp	r1, #0
 800fbda:	d10c      	bne.n	800fbf6 <HAL_DAC_Start+0x46>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800fbdc:	203e      	movs	r0, #62	; 0x3e
 800fbde:	6811      	ldr	r1, [r2, #0]
 800fbe0:	4001      	ands	r1, r0
 800fbe2:	42a1      	cmp	r1, r4
 800fbe4:	d102      	bne.n	800fbec <HAL_DAC_Start+0x3c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800fbe6:	6851      	ldr	r1, [r2, #4]
 800fbe8:	430d      	orrs	r5, r1
 800fbea:	6055      	str	r5, [r2, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800fbec:	2201      	movs	r2, #1

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800fbee:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 800fbf0:	711a      	strb	r2, [r3, #4]
  __HAL_UNLOCK(hdac);
 800fbf2:	7158      	strb	r0, [r3, #5]

  /* Return function status */
  return HAL_OK;
}
 800fbf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 800fbf6:	25f8      	movs	r5, #248	; 0xf8
 800fbf8:	6811      	ldr	r1, [r2, #0]
 800fbfa:	03ad      	lsls	r5, r5, #14
 800fbfc:	4029      	ands	r1, r5
 800fbfe:	0025      	movs	r5, r4
 800fc00:	4085      	lsls	r5, r0
 800fc02:	42a9      	cmp	r1, r5
 800fc04:	d1f2      	bne.n	800fbec <HAL_DAC_Start+0x3c>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800fc06:	6851      	ldr	r1, [r2, #4]
 800fc08:	430c      	orrs	r4, r1
 800fc0a:	6054      	str	r4, [r2, #4]
 800fc0c:	e7ee      	b.n	800fbec <HAL_DAC_Start+0x3c>

0800fc0e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800fc0e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc10:	0014      	movs	r4, r2
  __IO uint32_t tmp = 0UL;
 800fc12:	2200      	movs	r2, #0
{
 800fc14:	0005      	movs	r5, r0
  __IO uint32_t tmp = 0UL;
 800fc16:	9201      	str	r2, [sp, #4]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
  {
    return HAL_ERROR;
 800fc18:	2001      	movs	r0, #1
  if (hdac == NULL)
 800fc1a:	4295      	cmp	r5, r2
 800fc1c:	d00a      	beq.n	800fc34 <HAL_DAC_SetValue+0x26>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800fc1e:	682a      	ldr	r2, [r5, #0]
 800fc20:	9201      	str	r2, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800fc22:	9a01      	ldr	r2, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 800fc24:	2900      	cmp	r1, #0
 800fc26:	d106      	bne.n	800fc36 <HAL_DAC_SetValue+0x28>
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800fc28:	3208      	adds	r2, #8

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;

  /* Return function status */
  return HAL_OK;
 800fc2a:	2000      	movs	r0, #0
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800fc2c:	1912      	adds	r2, r2, r4
 800fc2e:	9201      	str	r2, [sp, #4]
  *(__IO uint32_t *) tmp = Data;
 800fc30:	9a01      	ldr	r2, [sp, #4]
 800fc32:	6013      	str	r3, [r2, #0]
}
 800fc34:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800fc36:	3214      	adds	r2, #20
 800fc38:	e7f7      	b.n	800fc2a <HAL_DAC_SetValue+0x1c>
	...

0800fc3c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800fc3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc3e:	0004      	movs	r4, r0
 800fc40:	000d      	movs	r5, r1
 800fc42:	0016      	movs	r6, r2
  uint32_t tickstart;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
  {
    return HAL_ERROR;
 800fc44:	2001      	movs	r0, #1
  if ((hdac == NULL) || (sConfig == NULL))
 800fc46:	2c00      	cmp	r4, #0
 800fc48:	d073      	beq.n	800fd32 <HAL_DAC_ConfigChannel+0xf6>
 800fc4a:	2900      	cmp	r1, #0
 800fc4c:	d071      	beq.n	800fd32 <HAL_DAC_ConfigChannel+0xf6>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800fc4e:	2302      	movs	r3, #2
 800fc50:	680a      	ldr	r2, [r1, #0]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800fc52:	7961      	ldrb	r1, [r4, #5]
 800fc54:	0018      	movs	r0, r3
 800fc56:	2901      	cmp	r1, #1
 800fc58:	d06b      	beq.n	800fd32 <HAL_DAC_ConfigChannel+0xf6>
 800fc5a:	2101      	movs	r1, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800fc5c:	7123      	strb	r3, [r4, #4]
  __HAL_LOCK(hdac);
 800fc5e:	7161      	strb	r1, [r4, #5]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800fc60:	2a04      	cmp	r2, #4
 800fc62:	d121      	bne.n	800fca8 <HAL_DAC_ConfigChannel+0x6c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800fc64:	f7ff ff10 	bl	800fa88 <HAL_GetTick>
 800fc68:	9001      	str	r0, [sp, #4]

    if (Channel == DAC_CHANNEL_1)
 800fc6a:	2e00      	cmp	r6, #0
 800fc6c:	d000      	beq.n	800fc70 <HAL_DAC_ConfigChannel+0x34>
 800fc6e:	e06b      	b.n	800fd48 <HAL_DAC_ConfigChannel+0x10c>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800fc70:	2780      	movs	r7, #128	; 0x80
 800fc72:	023f      	lsls	r7, r7, #8
 800fc74:	6823      	ldr	r3, [r4, #0]
 800fc76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fc78:	423a      	tst	r2, r7
 800fc7a:	d14a      	bne.n	800fd12 <HAL_DAC_ConfigChannel+0xd6>

            return HAL_TIMEOUT;
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800fc7c:	69aa      	ldr	r2, [r5, #24]
 800fc7e:	641a      	str	r2, [r3, #64]	; 0x40
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800fc80:	2310      	movs	r3, #16
 800fc82:	4835      	ldr	r0, [pc, #212]	; (800fd58 <HAL_DAC_ConfigChannel+0x11c>)
 800fc84:	4033      	ands	r3, r6
 800fc86:	4098      	lsls	r0, r3
 800fc88:	6821      	ldr	r1, [r4, #0]
 800fc8a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 800fc8c:	4382      	bics	r2, r0
 800fc8e:	69e8      	ldr	r0, [r5, #28]
 800fc90:	4098      	lsls	r0, r3
 800fc92:	4302      	orrs	r2, r0
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800fc94:	20ff      	movs	r0, #255	; 0xff
 800fc96:	4098      	lsls	r0, r3
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800fc98:	648a      	str	r2, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800fc9a:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800fc9c:	4382      	bics	r2, r0
 800fc9e:	6a28      	ldr	r0, [r5, #32]
 800fca0:	4098      	lsls	r0, r3
 800fca2:	0003      	movs	r3, r0
 800fca4:	4313      	orrs	r3, r2
 800fca6:	64cb      	str	r3, [r1, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800fca8:	2210      	movs	r2, #16
 800fcaa:	4016      	ands	r6, r2
 800fcac:	692a      	ldr	r2, [r5, #16]
 800fcae:	6823      	ldr	r3, [r4, #0]
 800fcb0:	2a01      	cmp	r2, #1
 800fcb2:	d108      	bne.n	800fcc6 <HAL_DAC_ConfigChannel+0x8a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800fcb4:	211f      	movs	r1, #31
 800fcb6:	40b1      	lsls	r1, r6
    tmpreg1 = hdac->Instance->CCR;
 800fcb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800fcba:	438a      	bics	r2, r1
 800fcbc:	0011      	movs	r1, r2
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800fcbe:	696a      	ldr	r2, [r5, #20]
 800fcc0:	40b2      	lsls	r2, r6
 800fcc2:	430a      	orrs	r2, r1
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800fcc4:	639a      	str	r2, [r3, #56]	; 0x38
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800fcc6:	2107      	movs	r1, #7
 800fcc8:	40b1      	lsls	r1, r6
  tmpreg1 = hdac->Instance->MCR;
 800fcca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800fccc:	68a8      	ldr	r0, [r5, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800fcce:	438a      	bics	r2, r1
 800fcd0:	0011      	movs	r1, r2
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800fcd2:	682a      	ldr	r2, [r5, #0]
 800fcd4:	4302      	orrs	r2, r0
 800fcd6:	68e8      	ldr	r0, [r5, #12]
 800fcd8:	4302      	orrs	r2, r0
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800fcda:	40b2      	lsls	r2, r6
 800fcdc:	430a      	orrs	r2, r1
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fcde:	2180      	movs	r1, #128	; 0x80
 800fce0:	01c9      	lsls	r1, r1, #7
 800fce2:	40b1      	lsls	r1, r6
  hdac->Instance->MCR = tmpreg1;
 800fce4:	63da      	str	r2, [r3, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fce6:	681a      	ldr	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800fce8:	2000      	movs	r0, #0
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fcea:	438a      	bics	r2, r1
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800fcec:	491b      	ldr	r1, [pc, #108]	; (800fd5c <HAL_DAC_ConfigChannel+0x120>)
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800fcee:	601a      	str	r2, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800fcf0:	40b1      	lsls	r1, r6
  tmpreg1 = hdac->Instance->CR;
 800fcf2:	681a      	ldr	r2, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800fcf4:	438a      	bics	r2, r1
 800fcf6:	0011      	movs	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800fcf8:	686a      	ldr	r2, [r5, #4]
 800fcfa:	40b2      	lsls	r2, r6
 800fcfc:	430a      	orrs	r2, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800fcfe:	21c0      	movs	r1, #192	; 0xc0
 800fd00:	40b1      	lsls	r1, r6
  hdac->Instance->CR = tmpreg1;
 800fd02:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800fd04:	681a      	ldr	r2, [r3, #0]
 800fd06:	438a      	bics	r2, r1
 800fd08:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800fd0a:	2301      	movs	r3, #1
  __HAL_UNLOCK(hdac);
 800fd0c:	7160      	strb	r0, [r4, #5]
  hdac->State = HAL_DAC_STATE_READY;
 800fd0e:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return status;
 800fd10:	e00f      	b.n	800fd32 <HAL_DAC_ConfigChannel+0xf6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800fd12:	f7ff feb9 	bl	800fa88 <HAL_GetTick>
 800fd16:	9b01      	ldr	r3, [sp, #4]
 800fd18:	1ac0      	subs	r0, r0, r3
 800fd1a:	2801      	cmp	r0, #1
 800fd1c:	d9aa      	bls.n	800fc74 <HAL_DAC_ConfigChannel+0x38>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800fd1e:	6823      	ldr	r3, [r4, #0]
 800fd20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd22:	423b      	tst	r3, r7
 800fd24:	d0a6      	beq.n	800fc74 <HAL_DAC_ConfigChannel+0x38>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800fd26:	2308      	movs	r3, #8
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800fd28:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800fd2a:	6922      	ldr	r2, [r4, #16]
 800fd2c:	4313      	orrs	r3, r2
 800fd2e:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800fd30:	7120      	strb	r0, [r4, #4]
}
 800fd32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800fd34:	f7ff fea8 	bl	800fa88 <HAL_GetTick>
 800fd38:	9b01      	ldr	r3, [sp, #4]
 800fd3a:	1ac0      	subs	r0, r0, r3
 800fd3c:	2801      	cmp	r0, #1
 800fd3e:	d903      	bls.n	800fd48 <HAL_DAC_ConfigChannel+0x10c>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800fd40:	6823      	ldr	r3, [r4, #0]
 800fd42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	dbee      	blt.n	800fd26 <HAL_DAC_ConfigChannel+0xea>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800fd48:	6823      	ldr	r3, [r4, #0]
 800fd4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fd4c:	2a00      	cmp	r2, #0
 800fd4e:	dbf1      	blt.n	800fd34 <HAL_DAC_ConfigChannel+0xf8>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800fd50:	69aa      	ldr	r2, [r5, #24]
 800fd52:	645a      	str	r2, [r3, #68]	; 0x44
 800fd54:	e794      	b.n	800fc80 <HAL_DAC_ConfigChannel+0x44>
 800fd56:	46c0      	nop			; (mov r8, r8)
 800fd58:	000003ff 	.word	0x000003ff
 800fd5c:	00000ffe 	.word	0x00000ffe

0800fd60 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800fd60:	0003      	movs	r3, r0
 800fd62:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 800fd64:	2001      	movs	r0, #1
  if (NULL == hdma)
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d009      	beq.n	800fd7e <HAL_DMA_Abort+0x1e>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800fd6a:	1d98      	adds	r0, r3, #6
 800fd6c:	7fc2      	ldrb	r2, [r0, #31]
 800fd6e:	1d5c      	adds	r4, r3, #5
 800fd70:	2a02      	cmp	r2, #2
 800fd72:	d005      	beq.n	800fd80 <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fd74:	2204      	movs	r2, #4
 800fd76:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800fd78:	2300      	movs	r3, #0

    return HAL_ERROR;
 800fd7a:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 800fd7c:	77e3      	strb	r3, [r4, #31]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }

  return HAL_OK;
}
 800fd7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd80:	250e      	movs	r5, #14
 800fd82:	6819      	ldr	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fd84:	6c9e      	ldr	r6, [r3, #72]	; 0x48
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd86:	680a      	ldr	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fd88:	6c5f      	ldr	r7, [r3, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fd8a:	43aa      	bics	r2, r5
 800fd8c:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fd8e:	6832      	ldr	r2, [r6, #0]
 800fd90:	4d0e      	ldr	r5, [pc, #56]	; (800fdcc <HAL_DMA_Abort+0x6c>)
 800fd92:	402a      	ands	r2, r5
 800fd94:	6032      	str	r2, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 800fd96:	2201      	movs	r2, #1
 800fd98:	680e      	ldr	r6, [r1, #0]
 800fd9a:	4396      	bics	r6, r2
 800fd9c:	600e      	str	r6, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fd9e:	211c      	movs	r1, #28
 800fda0:	4039      	ands	r1, r7
 800fda2:	408a      	lsls	r2, r1
 800fda4:	6c1e      	ldr	r6, [r3, #64]	; 0x40
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fda6:	6d19      	ldr	r1, [r3, #80]	; 0x50
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fda8:	6072      	str	r2, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fdaa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800fdac:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800fdae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800fdb0:	2a00      	cmp	r2, #0
 800fdb2:	d005      	beq.n	800fdc0 <HAL_DMA_Abort+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800fdb4:	6811      	ldr	r1, [r2, #0]
 800fdb6:	4029      	ands	r1, r5
 800fdb8:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fdba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800fdbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800fdbe:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800fdc0:	2301      	movs	r3, #1
 800fdc2:	77c3      	strb	r3, [r0, #31]
    __HAL_UNLOCK(hdma);
 800fdc4:	2000      	movs	r0, #0
 800fdc6:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 800fdc8:	e7d9      	b.n	800fd7e <HAL_DMA_Abort+0x1e>
 800fdca:	46c0      	nop			; (mov r8, r8)
 800fdcc:	fffffeff 	.word	0xfffffeff

0800fdd0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800fdd0:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800fdd2:	1d84      	adds	r4, r0, #6
 800fdd4:	7fe3      	ldrb	r3, [r4, #31]
 800fdd6:	2b02      	cmp	r3, #2
 800fdd8:	d004      	beq.n	800fde4 <HAL_DMA_Abort_IT+0x14>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800fdda:	2304      	movs	r3, #4
 800fddc:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800fdde:	3b03      	subs	r3, #3
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800fde0:	0018      	movs	r0, r3
 800fde2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fde4:	210e      	movs	r1, #14
 800fde6:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fde8:	4d14      	ldr	r5, [pc, #80]	; (800fe3c <HAL_DMA_Abort_IT+0x6c>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fdea:	6813      	ldr	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fdec:	6c46      	ldr	r6, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800fdee:	438b      	bics	r3, r1
 800fdf0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	6811      	ldr	r1, [r2, #0]
 800fdf6:	4399      	bics	r1, r3
 800fdf8:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800fdfa:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800fdfc:	6811      	ldr	r1, [r2, #0]
 800fdfe:	4029      	ands	r1, r5
 800fe00:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800fe02:	211c      	movs	r1, #28
 800fe04:	4031      	ands	r1, r6
 800fe06:	408b      	lsls	r3, r1
 800fe08:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800fe0a:	6053      	str	r3, [r2, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800fe0c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800fe0e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800fe10:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800fe12:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d005      	beq.n	800fe24 <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800fe18:	681a      	ldr	r2, [r3, #0]
 800fe1a:	402a      	ands	r2, r5
 800fe1c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800fe1e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800fe20:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800fe22:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800fe24:	2301      	movs	r3, #1
 800fe26:	77e3      	strb	r3, [r4, #31]
    __HAL_UNLOCK(hdma);
 800fe28:	2400      	movs	r4, #0
 800fe2a:	1d43      	adds	r3, r0, #5
 800fe2c:	77dc      	strb	r4, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 800fe2e:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 800fe30:	0013      	movs	r3, r2
    if (hdma->XferAbortCallback != NULL)
 800fe32:	42a2      	cmp	r2, r4
 800fe34:	d0d4      	beq.n	800fde0 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 800fe36:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 800fe38:	0023      	movs	r3, r4
 800fe3a:	e7d1      	b.n	800fde0 <HAL_DMA_Abort_IT+0x10>
 800fe3c:	fffffeff 	.word	0xfffffeff

0800fe40 <HAL_DMA_GetError>:
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
  /* Return the DMA error code */
  return hdma->ErrorCode;
 800fe40:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 800fe42:	4770      	bx	lr

0800fe44 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_OK;
 800fe44:	2000      	movs	r0, #0

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800fe46:	4b05      	ldr	r3, [pc, #20]	; (800fe5c <HAL_FLASH_Unlock+0x18>)
 800fe48:	695a      	ldr	r2, [r3, #20]
 800fe4a:	4282      	cmp	r2, r0
 800fe4c:	da05      	bge.n	800fe5a <HAL_FLASH_Unlock+0x16>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800fe4e:	4a04      	ldr	r2, [pc, #16]	; (800fe60 <HAL_FLASH_Unlock+0x1c>)
 800fe50:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800fe52:	4a04      	ldr	r2, [pc, #16]	; (800fe64 <HAL_FLASH_Unlock+0x20>)
 800fe54:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 800fe56:	6958      	ldr	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 800fe58:	0fc0      	lsrs	r0, r0, #31
      status = HAL_ERROR;
    }
  }

  return status;
}
 800fe5a:	4770      	bx	lr
 800fe5c:	40022000 	.word	0x40022000
 800fe60:	45670123 	.word	0x45670123
 800fe64:	cdef89ab 	.word	0xcdef89ab

0800fe68 <HAL_FLASH_OB_Unlock>:
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
  HAL_StatusTypeDef status = HAL_ERROR;

  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00U)
 800fe68:	4b06      	ldr	r3, [pc, #24]	; (800fe84 <HAL_FLASH_OB_Unlock+0x1c>)
  HAL_StatusTypeDef status = HAL_ERROR;
 800fe6a:	2001      	movs	r0, #1
  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0x00U)
 800fe6c:	695a      	ldr	r2, [r3, #20]
 800fe6e:	0052      	lsls	r2, r2, #1
 800fe70:	d506      	bpl.n	800fe80 <HAL_FLASH_OB_Unlock+0x18>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 800fe72:	4a05      	ldr	r2, [pc, #20]	; (800fe88 <HAL_FLASH_OB_Unlock+0x20>)
 800fe74:	60da      	str	r2, [r3, #12]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 800fe76:	4a05      	ldr	r2, [pc, #20]	; (800fe8c <HAL_FLASH_OB_Unlock+0x24>)
 800fe78:	60da      	str	r2, [r3, #12]

    /* verify option bytes are unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0x00U)
 800fe7a:	695b      	ldr	r3, [r3, #20]
 800fe7c:	0f9b      	lsrs	r3, r3, #30
  HAL_StatusTypeDef status = HAL_ERROR;
 800fe7e:	4018      	ands	r0, r3
      status = HAL_OK;
    }
  }

  return status;
}
 800fe80:	4770      	bx	lr
 800fe82:	46c0      	nop			; (mov r8, r8)
 800fe84:	40022000 	.word	0x40022000
 800fe88:	08192a3b 	.word	0x08192a3b
 800fe8c:	4c5d6e7f 	.word	0x4c5d6e7f

0800fe90 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800fe90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe92:	0004      	movs	r4, r0
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 800fe94:	f7ff fdf8 	bl	800fa88 <HAL_GetTick>
  error = (FLASH_SR_BSY1 | FLASH_SR_BSY2);
#else
  error = FLASH_SR_BSY1;
#endif /* FLASH_DBANK_SUPPORT */

  while ((FLASH->SR & error) != 0x00U)
 800fe98:	26c0      	movs	r6, #192	; 0xc0
  uint32_t tickstart = HAL_GetTick();
 800fe9a:	0005      	movs	r5, r0
  while ((FLASH->SR & error) != 0x00U)
 800fe9c:	02b6      	lsls	r6, r6, #10
 800fe9e:	4b14      	ldr	r3, [pc, #80]	; (800fef0 <FLASH_WaitForLastOperation+0x60>)
 800fea0:	001f      	movs	r7, r3
 800fea2:	691a      	ldr	r2, [r3, #16]
 800fea4:	4232      	tst	r2, r6
 800fea6:	d116      	bne.n	800fed6 <FLASH_WaitForLastOperation+0x46>
      }
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800fea8:	6919      	ldr	r1, [r3, #16]
 800feaa:	4a12      	ldr	r2, [pc, #72]	; (800fef4 <FLASH_WaitForLastOperation+0x64>)
 800feac:	0008      	movs	r0, r1

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 800feae:	4e12      	ldr	r6, [pc, #72]	; (800fef8 <FLASH_WaitForLastOperation+0x68>)
  error = (FLASH->SR & FLASH_SR_ERRORS);
 800feb0:	4010      	ands	r0, r2
  FLASH->SR = FLASH_SR_CLEAR;
 800feb2:	611e      	str	r6, [r3, #16]

  if (error != 0x00U)
 800feb4:	4211      	tst	r1, r2
 800feb6:	d117      	bne.n	800fee8 <FLASH_WaitForLastOperation+0x58>
    pFlash.ErrorCode = error;
    return HAL_ERROR;
  }

  /* Wait for control register to be written */
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 800feb8:	2680      	movs	r6, #128	; 0x80
 800feba:	02f6      	lsls	r6, r6, #11
 800febc:	693b      	ldr	r3, [r7, #16]
 800febe:	0018      	movs	r0, r3
 800fec0:	4030      	ands	r0, r6
 800fec2:	4233      	tst	r3, r6
 800fec4:	d00f      	beq.n	800fee6 <FLASH_WaitForLastOperation+0x56>
  {
    if(Timeout != HAL_MAX_DELAY)
 800fec6:	1c63      	adds	r3, r4, #1
 800fec8:	d0f8      	beq.n	800febc <FLASH_WaitForLastOperation+0x2c>
    {
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800feca:	f7ff fddd 	bl	800fa88 <HAL_GetTick>
 800fece:	1b40      	subs	r0, r0, r5
 800fed0:	42a0      	cmp	r0, r4
 800fed2:	d3f3      	bcc.n	800febc <FLASH_WaitForLastOperation+0x2c>
 800fed4:	e006      	b.n	800fee4 <FLASH_WaitForLastOperation+0x54>
    if(Timeout != HAL_MAX_DELAY)
 800fed6:	1c62      	adds	r2, r4, #1
 800fed8:	d0e3      	beq.n	800fea2 <FLASH_WaitForLastOperation+0x12>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 800feda:	f7ff fdd5 	bl	800fa88 <HAL_GetTick>
 800fede:	1b40      	subs	r0, r0, r5
 800fee0:	42a0      	cmp	r0, r4
 800fee2:	d3dc      	bcc.n	800fe9e <FLASH_WaitForLastOperation+0xe>
        return HAL_TIMEOUT;
 800fee4:	2003      	movs	r0, #3
      }
    }
  }

  return HAL_OK;
}
 800fee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.ErrorCode = error;
 800fee8:	4b04      	ldr	r3, [pc, #16]	; (800fefc <FLASH_WaitForLastOperation+0x6c>)
 800feea:	6058      	str	r0, [r3, #4]
    return HAL_ERROR;
 800feec:	2001      	movs	r0, #1
 800feee:	e7fa      	b.n	800fee6 <FLASH_WaitForLastOperation+0x56>
 800fef0:	40022000 	.word	0x40022000
 800fef4:	0000c3fa 	.word	0x0000c3fa
 800fef8:	0008c3fb 	.word	0x0008c3fb
 800fefc:	20001200 	.word	0x20001200

0800ff00 <HAL_FLASH_Program>:
{
 800ff00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800ff02:	4e17      	ldr	r6, [pc, #92]	; (800ff60 <HAL_FLASH_Program+0x60>)
{
 800ff04:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(&pFlash);
 800ff06:	7833      	ldrb	r3, [r6, #0]
{
 800ff08:	0004      	movs	r4, r0
 800ff0a:	000d      	movs	r5, r1
  __HAL_LOCK(&pFlash);
 800ff0c:	2002      	movs	r0, #2
{
 800ff0e:	9200      	str	r2, [sp, #0]
  __HAL_LOCK(&pFlash);
 800ff10:	2b01      	cmp	r3, #1
 800ff12:	d01e      	beq.n	800ff52 <HAL_FLASH_Program+0x52>
 800ff14:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff16:	20fa      	movs	r0, #250	; 0xfa
  __HAL_LOCK(&pFlash);
 800ff18:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ff1a:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff1c:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ff1e:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff20:	f7ff ffb6 	bl	800fe90 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 800ff24:	2800      	cmp	r0, #0
 800ff26:	d112      	bne.n	800ff4e <HAL_FLASH_Program+0x4e>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800ff28:	4f0e      	ldr	r7, [pc, #56]	; (800ff64 <HAL_FLASH_Program+0x64>)
 800ff2a:	2c01      	cmp	r4, #1
 800ff2c:	d112      	bne.n	800ff54 <HAL_FLASH_Program+0x54>
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	4323      	orrs	r3, r4
 800ff32:	617b      	str	r3, [r7, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 800ff34:	9b00      	ldr	r3, [sp, #0]
 800ff36:	602b      	str	r3, [r5, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800ff38:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 800ff3c:	9b01      	ldr	r3, [sp, #4]
 800ff3e:	606b      	str	r3, [r5, #4]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff40:	20fa      	movs	r0, #250	; 0xfa
 800ff42:	0080      	lsls	r0, r0, #2
 800ff44:	f7ff ffa4 	bl	800fe90 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 800ff48:	697b      	ldr	r3, [r7, #20]
 800ff4a:	43a3      	bics	r3, r4
 800ff4c:	617b      	str	r3, [r7, #20]
  __HAL_UNLOCK(&pFlash);
 800ff4e:	2300      	movs	r3, #0
 800ff50:	7033      	strb	r3, [r6, #0]
}
 800ff52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800ff54:	0028      	movs	r0, r5
 800ff56:	9900      	ldr	r1, [sp, #0]
 800ff58:	f002 fc3c 	bl	80127d4 <_etext>
 800ff5c:	e7f0      	b.n	800ff40 <HAL_FLASH_Program+0x40>
 800ff5e:	46c0      	nop			; (mov r8, r8)
 800ff60:	20001200 	.word	0x20001200
 800ff64:	40022000 	.word	0x40022000

0800ff68 <HAL_FLASH_Lock>:
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff68:	20fa      	movs	r0, #250	; 0xfa
{
 800ff6a:	b510      	push	{r4, lr}
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ff6c:	0080      	lsls	r0, r0, #2
 800ff6e:	f7ff ff8f 	bl	800fe90 <FLASH_WaitForLastOperation>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800ff72:	2280      	movs	r2, #128	; 0x80
 800ff74:	4b04      	ldr	r3, [pc, #16]	; (800ff88 <HAL_FLASH_Lock+0x20>)
 800ff76:	0612      	lsls	r2, r2, #24
 800ff78:	6959      	ldr	r1, [r3, #20]
 800ff7a:	430a      	orrs	r2, r1
 800ff7c:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 800ff7e:	6958      	ldr	r0, [r3, #20]
 800ff80:	43c0      	mvns	r0, r0
  return status;
 800ff82:	0fc0      	lsrs	r0, r0, #31
}
 800ff84:	bd10      	pop	{r4, pc}
 800ff86:	46c0      	nop			; (mov r8, r8)
 800ff88:	40022000 	.word	0x40022000

0800ff8c <FLASH_PageErase>:
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800ff8c:	4a08      	ldr	r2, [pc, #32]	; (800ffb0 <FLASH_PageErase+0x24>)
 800ff8e:	6953      	ldr	r3, [r2, #20]

#if defined(FLASH_DBANK_SUPPORT)
  /* Check if page has to be erased in bank 1 or 2 */
  if (Banks != FLASH_BANK_1)
 800ff90:	2804      	cmp	r0, #4
 800ff92:	d00a      	beq.n	800ffaa <FLASH_PageErase+0x1e>
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 800ff94:	4807      	ldr	r0, [pc, #28]	; (800ffb4 <FLASH_PageErase+0x28>)
 800ff96:	4003      	ands	r3, r0
  {
    tmp |= FLASH_CR_BKER;
 800ff98:	2080      	movs	r0, #128	; 0x80
 800ff9a:	0180      	lsls	r0, r0, #6
 800ff9c:	4303      	orrs	r3, r0
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 800ff9e:	00c9      	lsls	r1, r1, #3
 800ffa0:	430b      	orrs	r3, r1
 800ffa2:	4905      	ldr	r1, [pc, #20]	; (800ffb8 <FLASH_PageErase+0x2c>)
 800ffa4:	430b      	orrs	r3, r1
 800ffa6:	6153      	str	r3, [r2, #20]
}
 800ffa8:	4770      	bx	lr
    tmp &= ~FLASH_CR_BKER;
 800ffaa:	4804      	ldr	r0, [pc, #16]	; (800ffbc <FLASH_PageErase+0x30>)
 800ffac:	4003      	ands	r3, r0
 800ffae:	e7f6      	b.n	800ff9e <FLASH_PageErase+0x12>
 800ffb0:	40022000 	.word	0x40022000
 800ffb4:	ffffe007 	.word	0xffffe007
 800ffb8:	00010002 	.word	0x00010002
 800ffbc:	ffffc007 	.word	0xffffc007

0800ffc0 <HAL_FLASHEx_Erase>:
{
 800ffc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800ffc2:	4f22      	ldr	r7, [pc, #136]	; (801004c <HAL_FLASHEx_Erase+0x8c>)
{
 800ffc4:	0005      	movs	r5, r0
  __HAL_LOCK(&pFlash);
 800ffc6:	783b      	ldrb	r3, [r7, #0]
 800ffc8:	2402      	movs	r4, #2
{
 800ffca:	9101      	str	r1, [sp, #4]
  __HAL_LOCK(&pFlash);
 800ffcc:	2b01      	cmp	r3, #1
 800ffce:	d01b      	beq.n	8010008 <HAL_FLASHEx_Erase+0x48>
 800ffd0:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ffd2:	20fa      	movs	r0, #250	; 0xfa
  __HAL_LOCK(&pFlash);
 800ffd4:	703b      	strb	r3, [r7, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ffd6:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ffd8:	0080      	lsls	r0, r0, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ffda:	607b      	str	r3, [r7, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800ffdc:	f7ff ff58 	bl	800fe90 <FLASH_WaitForLastOperation>
 800ffe0:	1e04      	subs	r4, r0, #0
  if (status == HAL_OK)
 800ffe2:	d10f      	bne.n	8010004 <HAL_FLASHEx_Erase+0x44>
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 800ffe4:	682b      	ldr	r3, [r5, #0]
 800ffe6:	2b04      	cmp	r3, #4
 800ffe8:	d110      	bne.n	801000c <HAL_FLASHEx_Erase+0x4c>
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800ffea:	4919      	ldr	r1, [pc, #100]	; (8010050 <HAL_FLASHEx_Erase+0x90>)
 800ffec:	686a      	ldr	r2, [r5, #4]
 800ffee:	694b      	ldr	r3, [r1, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fff0:	20fa      	movs	r0, #250	; 0xfa
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 800fff2:	431a      	orrs	r2, r3
 800fff4:	2380      	movs	r3, #128	; 0x80
 800fff6:	025b      	lsls	r3, r3, #9
 800fff8:	4313      	orrs	r3, r2
 800fffa:	614b      	str	r3, [r1, #20]
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800fffc:	0080      	lsls	r0, r0, #2
 800fffe:	f7ff ff47 	bl	800fe90 <FLASH_WaitForLastOperation>
 8010002:	0004      	movs	r4, r0
  __HAL_UNLOCK(&pFlash);
 8010004:	2300      	movs	r3, #0
 8010006:	703b      	strb	r3, [r7, #0]
}
 8010008:	0020      	movs	r0, r4
 801000a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      *PageError = 0xFFFFFFFFU;
 801000c:	2301      	movs	r3, #1
 801000e:	9a01      	ldr	r2, [sp, #4]
 8010010:	425b      	negs	r3, r3
 8010012:	6013      	str	r3, [r2, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8010014:	68ae      	ldr	r6, [r5, #8]
 8010016:	68ab      	ldr	r3, [r5, #8]
 8010018:	68ea      	ldr	r2, [r5, #12]
 801001a:	189b      	adds	r3, r3, r2
 801001c:	42b3      	cmp	r3, r6
 801001e:	d90c      	bls.n	801003a <HAL_FLASHEx_Erase+0x7a>
        FLASH_PageErase(pEraseInit->Banks, index);
 8010020:	6868      	ldr	r0, [r5, #4]
 8010022:	0031      	movs	r1, r6
 8010024:	f7ff ffb2 	bl	800ff8c <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010028:	20fa      	movs	r0, #250	; 0xfa
 801002a:	0080      	lsls	r0, r0, #2
 801002c:	f7ff ff30 	bl	800fe90 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8010030:	2800      	cmp	r0, #0
 8010032:	d008      	beq.n	8010046 <HAL_FLASHEx_Erase+0x86>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010034:	0004      	movs	r4, r0
          *PageError = index;
 8010036:	9b01      	ldr	r3, [sp, #4]
 8010038:	601e      	str	r6, [r3, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 801003a:	2102      	movs	r1, #2
 801003c:	4a04      	ldr	r2, [pc, #16]	; (8010050 <HAL_FLASHEx_Erase+0x90>)
 801003e:	6953      	ldr	r3, [r2, #20]
 8010040:	438b      	bics	r3, r1
 8010042:	6153      	str	r3, [r2, #20]
 8010044:	e7de      	b.n	8010004 <HAL_FLASHEx_Erase+0x44>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8010046:	3601      	adds	r6, #1
 8010048:	e7e5      	b.n	8010016 <HAL_FLASHEx_Erase+0x56>
 801004a:	46c0      	nop			; (mov r8, r8)
 801004c:	20001200 	.word	0x20001200
 8010050:	40022000 	.word	0x40022000

08010054 <HAL_GPIO_Init>:
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8010054:	4a54      	ldr	r2, [pc, #336]	; (80101a8 <HAL_GPIO_Init+0x154>)
{
 8010056:	b5f0      	push	{r4, r5, r6, r7, lr}
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8010058:	1882      	adds	r2, r0, r2
 801005a:	1e54      	subs	r4, r2, #1
 801005c:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00u;
 801005e:	2300      	movs	r3, #0
{
 8010060:	b087      	sub	sp, #28
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8010062:	3204      	adds	r2, #4
 8010064:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010066:	680a      	ldr	r2, [r1, #0]
 8010068:	0014      	movs	r4, r2
 801006a:	40dc      	lsrs	r4, r3
 801006c:	d101      	bne.n	8010072 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 801006e:	b007      	add	sp, #28
 8010070:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8010072:	2401      	movs	r4, #1
 8010074:	0025      	movs	r5, r4
 8010076:	46a4      	mov	ip, r4
 8010078:	409d      	lsls	r5, r3
 801007a:	0014      	movs	r4, r2
 801007c:	402c      	ands	r4, r5
 801007e:	9402      	str	r4, [sp, #8]
    if (iocurrent != 0x00u)
 8010080:	422a      	tst	r2, r5
 8010082:	d100      	bne.n	8010086 <HAL_GPIO_Init+0x32>
 8010084:	e08e      	b.n	80101a4 <HAL_GPIO_Init+0x150>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8010086:	2403      	movs	r4, #3
 8010088:	684a      	ldr	r2, [r1, #4]
 801008a:	005e      	lsls	r6, r3, #1
 801008c:	9201      	str	r2, [sp, #4]
 801008e:	4022      	ands	r2, r4
 8010090:	40b4      	lsls	r4, r6
 8010092:	43e4      	mvns	r4, r4
 8010094:	9403      	str	r4, [sp, #12]
 8010096:	1e54      	subs	r4, r2, #1
 8010098:	4564      	cmp	r4, ip
 801009a:	d82a      	bhi.n	80100f2 <HAL_GPIO_Init+0x9e>
        temp = GPIOx->OSPEEDR;
 801009c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 801009e:	9c03      	ldr	r4, [sp, #12]
 80100a0:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80100a2:	68cc      	ldr	r4, [r1, #12]
 80100a4:	40b4      	lsls	r4, r6
 80100a6:	433c      	orrs	r4, r7
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80100a8:	4667      	mov	r7, ip
        GPIOx->OSPEEDR = temp;
 80100aa:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80100ac:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80100ae:	43ac      	bics	r4, r5
 80100b0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80100b2:	9c01      	ldr	r4, [sp, #4]
 80100b4:	0924      	lsrs	r4, r4, #4
 80100b6:	403c      	ands	r4, r7
 80100b8:	409c      	lsls	r4, r3
 80100ba:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80100bc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80100be:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80100c0:	9c03      	ldr	r4, [sp, #12]
 80100c2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80100c4:	688c      	ldr	r4, [r1, #8]
 80100c6:	40b4      	lsls	r4, r6
 80100c8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80100ca:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80100cc:	2a02      	cmp	r2, #2
 80100ce:	d112      	bne.n	80100f6 <HAL_GPIO_Init+0xa2>
        temp = GPIOx->AFR[position >> 3u];
 80100d0:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80100d2:	2507      	movs	r5, #7
 80100d4:	00a4      	lsls	r4, r4, #2
 80100d6:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 80100d8:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80100da:	9404      	str	r4, [sp, #16]
 80100dc:	240f      	movs	r4, #15
 80100de:	401d      	ands	r5, r3
 80100e0:	00ad      	lsls	r5, r5, #2
 80100e2:	40ac      	lsls	r4, r5
 80100e4:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80100e6:	690c      	ldr	r4, [r1, #16]
 80100e8:	40ac      	lsls	r4, r5
 80100ea:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 80100ec:	9c04      	ldr	r4, [sp, #16]
 80100ee:	6227      	str	r7, [r4, #32]
 80100f0:	e001      	b.n	80100f6 <HAL_GPIO_Init+0xa2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80100f2:	2a03      	cmp	r2, #3
 80100f4:	d1e3      	bne.n	80100be <HAL_GPIO_Init+0x6a>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80100f6:	40b2      	lsls	r2, r6
      temp = GPIOx->MODER;
 80100f8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80100fa:	9d03      	ldr	r5, [sp, #12]
 80100fc:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80100fe:	432a      	orrs	r2, r5
      GPIOx->MODER = temp;
 8010100:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8010102:	22c0      	movs	r2, #192	; 0xc0
 8010104:	9c01      	ldr	r4, [sp, #4]
 8010106:	0292      	lsls	r2, r2, #10
 8010108:	4214      	tst	r4, r2
 801010a:	d04b      	beq.n	80101a4 <HAL_GPIO_Init+0x150>
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 801010c:	2603      	movs	r6, #3
 801010e:	001d      	movs	r5, r3
 8010110:	4035      	ands	r5, r6
 8010112:	40b5      	lsls	r5, r6
 8010114:	270f      	movs	r7, #15
 8010116:	40af      	lsls	r7, r5
 8010118:	4a24      	ldr	r2, [pc, #144]	; (80101ac <HAL_GPIO_Init+0x158>)
        temp = EXTI->EXTICR[position >> 2u];
 801011a:	089c      	lsrs	r4, r3, #2
 801011c:	00a4      	lsls	r4, r4, #2
 801011e:	18a4      	adds	r4, r4, r2
 8010120:	6e22      	ldr	r2, [r4, #96]	; 0x60
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8010122:	43ba      	bics	r2, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8010124:	27a0      	movs	r7, #160	; 0xa0
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8010126:	4694      	mov	ip, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8010128:	05ff      	lsls	r7, r7, #23
 801012a:	2200      	movs	r2, #0
 801012c:	42b8      	cmp	r0, r7
 801012e:	d00c      	beq.n	801014a <HAL_GPIO_Init+0xf6>
 8010130:	4f1f      	ldr	r7, [pc, #124]	; (80101b0 <HAL_GPIO_Init+0x15c>)
 8010132:	3201      	adds	r2, #1
 8010134:	42b8      	cmp	r0, r7
 8010136:	d008      	beq.n	801014a <HAL_GPIO_Init+0xf6>
 8010138:	4f1e      	ldr	r7, [pc, #120]	; (80101b4 <HAL_GPIO_Init+0x160>)
 801013a:	3201      	adds	r2, #1
 801013c:	42b8      	cmp	r0, r7
 801013e:	d004      	beq.n	801014a <HAL_GPIO_Init+0xf6>
 8010140:	4f1d      	ldr	r7, [pc, #116]	; (80101b8 <HAL_GPIO_Init+0x164>)
 8010142:	0032      	movs	r2, r6
 8010144:	42b8      	cmp	r0, r7
 8010146:	d000      	beq.n	801014a <HAL_GPIO_Init+0xf6>
 8010148:	9a05      	ldr	r2, [sp, #20]
 801014a:	40aa      	lsls	r2, r5
 801014c:	4665      	mov	r5, ip
 801014e:	432a      	orrs	r2, r5
        EXTI->EXTICR[position >> 2u] = temp;
 8010150:	6622      	str	r2, [r4, #96]	; 0x60
        temp = EXTI->RTSR1;
 8010152:	4c16      	ldr	r4, [pc, #88]	; (80101ac <HAL_GPIO_Init+0x158>)
        temp &= ~(iocurrent);
 8010154:	9a02      	ldr	r2, [sp, #8]
        temp = EXTI->RTSR1;
 8010156:	6826      	ldr	r6, [r4, #0]
          temp |= iocurrent;
 8010158:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 801015a:	9f01      	ldr	r7, [sp, #4]
        temp &= ~(iocurrent);
 801015c:	43d2      	mvns	r2, r2
          temp |= iocurrent;
 801015e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8010160:	02ff      	lsls	r7, r7, #11
 8010162:	d401      	bmi.n	8010168 <HAL_GPIO_Init+0x114>
        temp &= ~(iocurrent);
 8010164:	0035      	movs	r5, r6
 8010166:	4015      	ands	r5, r2
        EXTI->RTSR1 = temp;
 8010168:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 801016a:	6866      	ldr	r6, [r4, #4]
          temp |= iocurrent;
 801016c:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 801016e:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8010170:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8010172:	02bf      	lsls	r7, r7, #10
 8010174:	d401      	bmi.n	801017a <HAL_GPIO_Init+0x126>
        temp &= ~(iocurrent);
 8010176:	0035      	movs	r5, r6
 8010178:	4015      	ands	r5, r2
        EXTI->FTSR1 = temp;
 801017a:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 801017c:	4c0f      	ldr	r4, [pc, #60]	; (80101bc <HAL_GPIO_Init+0x168>)
          temp |= iocurrent;
 801017e:	9d02      	ldr	r5, [sp, #8]
        temp = EXTI->EMR1;
 8010180:	6fe6      	ldr	r6, [r4, #124]	; 0x7c
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8010182:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8010184:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8010186:	03bf      	lsls	r7, r7, #14
 8010188:	d401      	bmi.n	801018e <HAL_GPIO_Init+0x13a>
        temp &= ~(iocurrent);
 801018a:	0035      	movs	r5, r6
 801018c:	4015      	ands	r5, r2
        EXTI->EMR1 = temp;
 801018e:	67e5      	str	r5, [r4, #124]	; 0x7c
        temp = EXTI->IMR1;
 8010190:	4c0b      	ldr	r4, [pc, #44]	; (80101c0 <HAL_GPIO_Init+0x16c>)
          temp |= iocurrent;
 8010192:	9e02      	ldr	r6, [sp, #8]
        temp = EXTI->IMR1;
 8010194:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8010196:	9f01      	ldr	r7, [sp, #4]
          temp |= iocurrent;
 8010198:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 801019a:	03ff      	lsls	r7, r7, #15
 801019c:	d401      	bmi.n	80101a2 <HAL_GPIO_Init+0x14e>
        temp &= ~(iocurrent);
 801019e:	4015      	ands	r5, r2
 80101a0:	002e      	movs	r6, r5
        EXTI->IMR1 = temp;
 80101a2:	67e6      	str	r6, [r4, #124]	; 0x7c
    position++;
 80101a4:	3301      	adds	r3, #1
 80101a6:	e75e      	b.n	8010066 <HAL_GPIO_Init+0x12>
 80101a8:	affff000 	.word	0xaffff000
 80101ac:	40021800 	.word	0x40021800
 80101b0:	50000400 	.word	0x50000400
 80101b4:	50000800 	.word	0x50000800
 80101b8:	50000c00 	.word	0x50000c00
 80101bc:	40021808 	.word	0x40021808
 80101c0:	40021804 	.word	0x40021804

080101c4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80101c4:	6803      	ldr	r3, [r0, #0]
 80101c6:	699a      	ldr	r2, [r3, #24]
 80101c8:	0792      	lsls	r2, r2, #30
 80101ca:	d501      	bpl.n	80101d0 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80101cc:	2200      	movs	r2, #0
 80101ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80101d0:	2201      	movs	r2, #1
 80101d2:	6999      	ldr	r1, [r3, #24]
 80101d4:	4211      	tst	r1, r2
 80101d6:	d102      	bne.n	80101de <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80101d8:	6999      	ldr	r1, [r3, #24]
 80101da:	430a      	orrs	r2, r1
 80101dc:	619a      	str	r2, [r3, #24]
  }
}
 80101de:	4770      	bx	lr

080101e0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80101e0:	b530      	push	{r4, r5, lr}
 80101e2:	9c03      	ldr	r4, [sp, #12]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80101e4:	6800      	ldr	r0, [r0, #0]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80101e6:	4323      	orrs	r3, r4
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80101e8:	0412      	lsls	r2, r2, #16
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80101ea:	0589      	lsls	r1, r1, #22
 80101ec:	431a      	orrs	r2, r3
 80101ee:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80101f0:	4b05      	ldr	r3, [pc, #20]	; (8010208 <I2C_TransferConfig+0x28>)
 80101f2:	6845      	ldr	r5, [r0, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80101f4:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 80101f6:	0d64      	lsrs	r4, r4, #21
 80101f8:	431c      	orrs	r4, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80101fa:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 80101fc:	43a5      	bics	r5, r4
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80101fe:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8010200:	432a      	orrs	r2, r5
 8010202:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8010204:	bd30      	pop	{r4, r5, pc}
 8010206:	46c0      	nop			; (mov r8, r8)
 8010208:	03ff63ff 	.word	0x03ff63ff

0801020c <I2C_IsErrorOccurred>:
{
 801020c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801020e:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8010210:	6802      	ldr	r2, [r0, #0]
{
 8010212:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8010214:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8010216:	2310      	movs	r3, #16
 8010218:	000f      	movs	r7, r1
{
 801021a:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 801021c:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 801021e:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8010220:	4219      	tst	r1, r3
 8010222:	d00e      	beq.n	8010242 <I2C_IsErrorOccurred+0x36>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8010224:	2720      	movs	r7, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8010226:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8010228:	9000      	str	r0, [sp, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801022a:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 801022c:	6823      	ldr	r3, [r4, #0]
 801022e:	699a      	ldr	r2, [r3, #24]
 8010230:	423a      	tst	r2, r7
 8010232:	d164      	bne.n	80102fe <I2C_IsErrorOccurred+0xf2>
 8010234:	9a01      	ldr	r2, [sp, #4]
 8010236:	2a00      	cmp	r2, #0
 8010238:	d032      	beq.n	80102a0 <I2C_IsErrorOccurred+0x94>
    error_code |= HAL_I2C_ERROR_AF;
 801023a:	2704      	movs	r7, #4
    status = HAL_ERROR;
 801023c:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 801023e:	9b00      	ldr	r3, [sp, #0]
 8010240:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8010242:	2180      	movs	r1, #128	; 0x80
  itflag = hi2c->Instance->ISR;
 8010244:	6823      	ldr	r3, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8010246:	0049      	lsls	r1, r1, #1
  itflag = hi2c->Instance->ISR;
 8010248:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 801024a:	420a      	tst	r2, r1
 801024c:	d002      	beq.n	8010254 <I2C_IsErrorOccurred+0x48>
    error_code |= HAL_I2C_ERROR_BERR;
 801024e:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8010250:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8010252:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8010254:	2180      	movs	r1, #128	; 0x80
 8010256:	00c9      	lsls	r1, r1, #3
 8010258:	420a      	tst	r2, r1
 801025a:	d003      	beq.n	8010264 <I2C_IsErrorOccurred+0x58>
    error_code |= HAL_I2C_ERROR_OVR;
 801025c:	2008      	movs	r0, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 801025e:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_OVR;
 8010260:	4307      	orrs	r7, r0
    status = HAL_ERROR;
 8010262:	3807      	subs	r0, #7
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8010264:	2180      	movs	r1, #128	; 0x80
 8010266:	0089      	lsls	r1, r1, #2
 8010268:	420a      	tst	r2, r1
 801026a:	d04d      	beq.n	8010308 <I2C_IsErrorOccurred+0xfc>
    error_code |= HAL_I2C_ERROR_ARLO;
 801026c:	2202      	movs	r2, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 801026e:	61d9      	str	r1, [r3, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8010270:	4317      	orrs	r7, r2
    I2C_Flush_TXDR(hi2c);
 8010272:	0020      	movs	r0, r4
 8010274:	f7ff ffa6 	bl	80101c4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8010278:	6822      	ldr	r2, [r4, #0]
 801027a:	4925      	ldr	r1, [pc, #148]	; (8010310 <I2C_IsErrorOccurred+0x104>)
 801027c:	6853      	ldr	r3, [r2, #4]
 801027e:	400b      	ands	r3, r1
 8010280:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8010282:	0023      	movs	r3, r4
 8010284:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8010286:	6c60      	ldr	r0, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8010288:	3341      	adds	r3, #65	; 0x41
    hi2c->ErrorCode |= error_code;
 801028a:	4307      	orrs	r7, r0
 801028c:	6467      	str	r7, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 801028e:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8010290:	0022      	movs	r2, r4
 8010292:	2300      	movs	r3, #0
 8010294:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 8010296:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8010298:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 801029a:	2001      	movs	r0, #1
 801029c:	7023      	strb	r3, [r4, #0]
 801029e:	e035      	b.n	801030c <I2C_IsErrorOccurred+0x100>
      if (Timeout != HAL_MAX_DELAY)
 80102a0:	1c72      	adds	r2, r6, #1
 80102a2:	d0c4      	beq.n	801022e <I2C_IsErrorOccurred+0x22>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80102a4:	f7ff fbf0 	bl	800fa88 <HAL_GetTick>
 80102a8:	1b40      	subs	r0, r0, r5
 80102aa:	42b0      	cmp	r0, r6
 80102ac:	d801      	bhi.n	80102b2 <I2C_IsErrorOccurred+0xa6>
 80102ae:	2e00      	cmp	r6, #0
 80102b0:	d1bc      	bne.n	801022c <I2C_IsErrorOccurred+0x20>
          tmp2 = hi2c->Mode;
 80102b2:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80102b4:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80102b6:	3242      	adds	r2, #66	; 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80102b8:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80102ba:	7811      	ldrb	r1, [r2, #0]
 80102bc:	b2ca      	uxtb	r2, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80102be:	2180      	movs	r1, #128	; 0x80
          tmp2 = hi2c->Mode;
 80102c0:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80102c2:	699a      	ldr	r2, [r3, #24]
 80102c4:	0209      	lsls	r1, r1, #8
 80102c6:	420a      	tst	r2, r1
 80102c8:	d00c      	beq.n	80102e4 <I2C_IsErrorOccurred+0xd8>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80102ca:	2280      	movs	r2, #128	; 0x80
 80102cc:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80102ce:	4210      	tst	r0, r2
 80102d0:	d108      	bne.n	80102e4 <I2C_IsErrorOccurred+0xd8>
              (tmp1 != I2C_CR2_STOP) && \
 80102d2:	4661      	mov	r1, ip
 80102d4:	2920      	cmp	r1, #32
 80102d6:	d005      	beq.n	80102e4 <I2C_IsErrorOccurred+0xd8>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80102d8:	6859      	ldr	r1, [r3, #4]
 80102da:	430a      	orrs	r2, r1
 80102dc:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 80102de:	f7ff fbd3 	bl	800fa88 <HAL_GetTick>
 80102e2:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80102e4:	6823      	ldr	r3, [r4, #0]
 80102e6:	699b      	ldr	r3, [r3, #24]
 80102e8:	423b      	tst	r3, r7
 80102ea:	d19f      	bne.n	801022c <I2C_IsErrorOccurred+0x20>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80102ec:	f7ff fbcc 	bl	800fa88 <HAL_GetTick>
 80102f0:	1b40      	subs	r0, r0, r5
 80102f2:	2819      	cmp	r0, #25
 80102f4:	d9f6      	bls.n	80102e4 <I2C_IsErrorOccurred+0xd8>
              status = HAL_ERROR;
 80102f6:	2301      	movs	r3, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80102f8:	9700      	str	r7, [sp, #0]
              status = HAL_ERROR;
 80102fa:	9301      	str	r3, [sp, #4]
 80102fc:	e796      	b.n	801022c <I2C_IsErrorOccurred+0x20>
    if (status == HAL_OK)
 80102fe:	9a01      	ldr	r2, [sp, #4]
 8010300:	2a00      	cmp	r2, #0
 8010302:	d19a      	bne.n	801023a <I2C_IsErrorOccurred+0x2e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010304:	61df      	str	r7, [r3, #28]
 8010306:	e798      	b.n	801023a <I2C_IsErrorOccurred+0x2e>
  if (status != HAL_OK)
 8010308:	2800      	cmp	r0, #0
 801030a:	d1b2      	bne.n	8010272 <I2C_IsErrorOccurred+0x66>
}
 801030c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801030e:	46c0      	nop			; (mov r8, r8)
 8010310:	fe00e800 	.word	0xfe00e800

08010314 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8010314:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010316:	0005      	movs	r5, r0
 8010318:	000e      	movs	r6, r1
  HAL_StatusTypeDef status = HAL_OK;
 801031a:	2400      	movs	r4, #0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 801031c:	2720      	movs	r7, #32
{
 801031e:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8010320:	2204      	movs	r2, #4
 8010322:	682b      	ldr	r3, [r5, #0]
 8010324:	699b      	ldr	r3, [r3, #24]
 8010326:	4213      	tst	r3, r2
 8010328:	d101      	bne.n	801032e <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 801032a:	2c00      	cmp	r4, #0
 801032c:	d001      	beq.n	8010332 <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 801032e:	0020      	movs	r0, r4
 8010330:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010332:	9a01      	ldr	r2, [sp, #4]
 8010334:	0031      	movs	r1, r6
 8010336:	0028      	movs	r0, r5
 8010338:	f7ff ff68 	bl	801020c <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 801033c:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801033e:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8010340:	699a      	ldr	r2, [r3, #24]
 8010342:	423a      	tst	r2, r7
 8010344:	d11b      	bne.n	801037e <I2C_WaitOnRXNEFlagUntilTimeout+0x6a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010346:	1e60      	subs	r0, r4, #1
 8010348:	4184      	sbcs	r4, r0
      status = HAL_ERROR;
 801034a:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 801034c:	f7ff fb9c 	bl	800fa88 <HAL_GetTick>
 8010350:	9b01      	ldr	r3, [sp, #4]
 8010352:	1ac0      	subs	r0, r0, r3
 8010354:	42b0      	cmp	r0, r6
 8010356:	d801      	bhi.n	801035c <I2C_WaitOnRXNEFlagUntilTimeout+0x48>
 8010358:	2e00      	cmp	r6, #0
 801035a:	d1e1      	bne.n	8010320 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
 801035c:	2c00      	cmp	r4, #0
 801035e:	d1df      	bne.n	8010320 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8010360:	2204      	movs	r2, #4
 8010362:	682b      	ldr	r3, [r5, #0]
 8010364:	699b      	ldr	r3, [r3, #24]
 8010366:	4213      	tst	r3, r2
 8010368:	d1da      	bne.n	8010320 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801036a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801036c:	433b      	orrs	r3, r7
 801036e:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8010370:	002b      	movs	r3, r5
 8010372:	3341      	adds	r3, #65	; 0x41
 8010374:	701f      	strb	r7, [r3, #0]
        __HAL_UNLOCK(hi2c);
 8010376:	3b01      	subs	r3, #1
 8010378:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 801037a:	3401      	adds	r4, #1
 801037c:	e7d0      	b.n	8010320 <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 801037e:	2800      	cmp	r0, #0
 8010380:	d116      	bne.n	80103b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8010382:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8010384:	2210      	movs	r2, #16
 8010386:	6999      	ldr	r1, [r3, #24]
 8010388:	4211      	tst	r1, r2
 801038a:	d00f      	beq.n	80103ac <I2C_WaitOnRXNEFlagUntilTimeout+0x98>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801038c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 801038e:	3a0c      	subs	r2, #12
 8010390:	646a      	str	r2, [r5, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010392:	61df      	str	r7, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8010394:	685a      	ldr	r2, [r3, #4]
 8010396:	4907      	ldr	r1, [pc, #28]	; (80103b4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>)
        status = HAL_ERROR;
 8010398:	3401      	adds	r4, #1
        I2C_RESET_CR2(hi2c);
 801039a:	400a      	ands	r2, r1
 801039c:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 801039e:	002b      	movs	r3, r5
 80103a0:	3341      	adds	r3, #65	; 0x41
 80103a2:	701f      	strb	r7, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80103a4:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 80103a6:	3b01      	subs	r3, #1
 80103a8:	7018      	strb	r0, [r3, #0]
        status = HAL_ERROR;
 80103aa:	e7cf      	b.n	801034c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80103ac:	6468      	str	r0, [r5, #68]	; 0x44
 80103ae:	e7cd      	b.n	801034c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
 80103b0:	2401      	movs	r4, #1
 80103b2:	e7cb      	b.n	801034c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
 80103b4:	fe00e800 	.word	0xfe00e800

080103b8 <I2C_WaitOnFlagUntilTimeout>:
{
 80103b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103ba:	0004      	movs	r4, r0
 80103bc:	000d      	movs	r5, r1
 80103be:	0017      	movs	r7, r2
 80103c0:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80103c2:	6823      	ldr	r3, [r4, #0]
 80103c4:	699b      	ldr	r3, [r3, #24]
 80103c6:	402b      	ands	r3, r5
 80103c8:	1b5b      	subs	r3, r3, r5
 80103ca:	425a      	negs	r2, r3
 80103cc:	4153      	adcs	r3, r2
 80103ce:	42bb      	cmp	r3, r7
 80103d0:	d001      	beq.n	80103d6 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80103d2:	2000      	movs	r0, #0
}
 80103d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80103d6:	0031      	movs	r1, r6
 80103d8:	0020      	movs	r0, r4
 80103da:	9a06      	ldr	r2, [sp, #24]
 80103dc:	f7ff ff16 	bl	801020c <I2C_IsErrorOccurred>
 80103e0:	2800      	cmp	r0, #0
 80103e2:	d11e      	bne.n	8010422 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80103e4:	1c73      	adds	r3, r6, #1
 80103e6:	d0ec      	beq.n	80103c2 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80103e8:	f7ff fb4e 	bl	800fa88 <HAL_GetTick>
 80103ec:	9b06      	ldr	r3, [sp, #24]
 80103ee:	1ac0      	subs	r0, r0, r3
 80103f0:	42b0      	cmp	r0, r6
 80103f2:	d801      	bhi.n	80103f8 <I2C_WaitOnFlagUntilTimeout+0x40>
 80103f4:	2e00      	cmp	r6, #0
 80103f6:	d1e4      	bne.n	80103c2 <I2C_WaitOnFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80103f8:	6823      	ldr	r3, [r4, #0]
 80103fa:	699b      	ldr	r3, [r3, #24]
 80103fc:	402b      	ands	r3, r5
 80103fe:	1b5b      	subs	r3, r3, r5
 8010400:	425a      	negs	r2, r3
 8010402:	4153      	adcs	r3, r2
 8010404:	42bb      	cmp	r3, r7
 8010406:	d1dc      	bne.n	80103c2 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010408:	2220      	movs	r2, #32
 801040a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 801040c:	4313      	orrs	r3, r2
 801040e:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8010410:	0023      	movs	r3, r4
 8010412:	3341      	adds	r3, #65	; 0x41
 8010414:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8010416:	0022      	movs	r2, r4
 8010418:	2300      	movs	r3, #0
 801041a:	3242      	adds	r2, #66	; 0x42
          __HAL_UNLOCK(hi2c);
 801041c:	3440      	adds	r4, #64	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 801041e:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8010420:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8010422:	2001      	movs	r0, #1
 8010424:	e7d6      	b.n	80103d4 <I2C_WaitOnFlagUntilTimeout+0x1c>

08010426 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8010426:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010428:	0004      	movs	r4, r0
 801042a:	000e      	movs	r6, r1
 801042c:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801042e:	2520      	movs	r5, #32
 8010430:	6823      	ldr	r3, [r4, #0]
 8010432:	699b      	ldr	r3, [r3, #24]
 8010434:	422b      	tst	r3, r5
 8010436:	d001      	beq.n	801043c <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8010438:	2000      	movs	r0, #0
}
 801043a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801043c:	003a      	movs	r2, r7
 801043e:	0031      	movs	r1, r6
 8010440:	0020      	movs	r0, r4
 8010442:	f7ff fee3 	bl	801020c <I2C_IsErrorOccurred>
 8010446:	2800      	cmp	r0, #0
 8010448:	d115      	bne.n	8010476 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801044a:	f7ff fb1d 	bl	800fa88 <HAL_GetTick>
 801044e:	1bc0      	subs	r0, r0, r7
 8010450:	42b0      	cmp	r0, r6
 8010452:	d801      	bhi.n	8010458 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8010454:	2e00      	cmp	r6, #0
 8010456:	d1eb      	bne.n	8010430 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8010458:	6823      	ldr	r3, [r4, #0]
 801045a:	699b      	ldr	r3, [r3, #24]
 801045c:	001a      	movs	r2, r3
 801045e:	402a      	ands	r2, r5
 8010460:	422b      	tst	r3, r5
 8010462:	d1e5      	bne.n	8010430 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8010464:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8010466:	432b      	orrs	r3, r5
 8010468:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801046a:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 801046c:	3440      	adds	r4, #64	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 801046e:	3341      	adds	r3, #65	; 0x41
 8010470:	701d      	strb	r5, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8010472:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8010474:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8010476:	2001      	movs	r0, #1
 8010478:	e7df      	b.n	801043a <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

0801047a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 801047a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801047c:	0004      	movs	r4, r0
 801047e:	000d      	movs	r5, r1
 8010480:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8010482:	2702      	movs	r7, #2
 8010484:	6823      	ldr	r3, [r4, #0]
 8010486:	699b      	ldr	r3, [r3, #24]
 8010488:	423b      	tst	r3, r7
 801048a:	d001      	beq.n	8010490 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 801048c:	2000      	movs	r0, #0
}
 801048e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8010490:	0032      	movs	r2, r6
 8010492:	0029      	movs	r1, r5
 8010494:	0020      	movs	r0, r4
 8010496:	f7ff feb9 	bl	801020c <I2C_IsErrorOccurred>
 801049a:	2800      	cmp	r0, #0
 801049c:	d118      	bne.n	80104d0 <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 801049e:	1c6b      	adds	r3, r5, #1
 80104a0:	d0f0      	beq.n	8010484 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80104a2:	f7ff faf1 	bl	800fa88 <HAL_GetTick>
 80104a6:	1b80      	subs	r0, r0, r6
 80104a8:	42a8      	cmp	r0, r5
 80104aa:	d801      	bhi.n	80104b0 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 80104ac:	2d00      	cmp	r5, #0
 80104ae:	d1e9      	bne.n	8010484 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80104b0:	6823      	ldr	r3, [r4, #0]
 80104b2:	699b      	ldr	r3, [r3, #24]
 80104b4:	001a      	movs	r2, r3
 80104b6:	403a      	ands	r2, r7
 80104b8:	423b      	tst	r3, r7
 80104ba:	d1e3      	bne.n	8010484 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80104bc:	2120      	movs	r1, #32
 80104be:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80104c0:	430b      	orrs	r3, r1
 80104c2:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80104c4:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 80104c6:	3440      	adds	r4, #64	; 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 80104c8:	3341      	adds	r3, #65	; 0x41
 80104ca:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80104cc:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 80104ce:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 80104d0:	2001      	movs	r0, #1
 80104d2:	e7dc      	b.n	801048e <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080104d4 <HAL_I2C_Init>:
{
 80104d4:	b570      	push	{r4, r5, r6, lr}
 80104d6:	0004      	movs	r4, r0
    return HAL_ERROR;
 80104d8:	2001      	movs	r0, #1
  if (hi2c == NULL)
 80104da:	2c00      	cmp	r4, #0
 80104dc:	d04e      	beq.n	801057c <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80104de:	0025      	movs	r5, r4
 80104e0:	3541      	adds	r5, #65	; 0x41
 80104e2:	782b      	ldrb	r3, [r5, #0]
 80104e4:	b2da      	uxtb	r2, r3
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d105      	bne.n	80104f6 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 80104ea:	0023      	movs	r3, r4
 80104ec:	3340      	adds	r3, #64	; 0x40
    HAL_I2C_MspInit(hi2c);
 80104ee:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 80104f0:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 80104f2:	f7fe fedf 	bl	800f2b4 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80104f6:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80104f8:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80104fa:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80104fc:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80104fe:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8010500:	681a      	ldr	r2, [r3, #0]
 8010502:	68a6      	ldr	r6, [r4, #8]
 8010504:	438a      	bics	r2, r1
 8010506:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8010508:	6861      	ldr	r1, [r4, #4]
 801050a:	4a1d      	ldr	r2, [pc, #116]	; (8010580 <HAL_I2C_Init+0xac>)
 801050c:	400a      	ands	r2, r1
 801050e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8010510:	6899      	ldr	r1, [r3, #8]
 8010512:	4a1c      	ldr	r2, [pc, #112]	; (8010584 <HAL_I2C_Init+0xb0>)
 8010514:	4011      	ands	r1, r2
 8010516:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8010518:	2801      	cmp	r0, #1
 801051a:	d107      	bne.n	801052c <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 801051c:	2180      	movs	r1, #128	; 0x80
 801051e:	0209      	lsls	r1, r1, #8
 8010520:	4331      	orrs	r1, r6
 8010522:	6099      	str	r1, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010524:	6859      	ldr	r1, [r3, #4]
 8010526:	4818      	ldr	r0, [pc, #96]	; (8010588 <HAL_I2C_Init+0xb4>)
 8010528:	4001      	ands	r1, r0
 801052a:	e009      	b.n	8010540 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 801052c:	2184      	movs	r1, #132	; 0x84
 801052e:	0209      	lsls	r1, r1, #8
 8010530:	4331      	orrs	r1, r6
 8010532:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8010534:	2802      	cmp	r0, #2
 8010536:	d1f5      	bne.n	8010524 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010538:	2180      	movs	r1, #128	; 0x80
 801053a:	6858      	ldr	r0, [r3, #4]
 801053c:	0109      	lsls	r1, r1, #4
 801053e:	4301      	orrs	r1, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8010540:	6059      	str	r1, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8010542:	6858      	ldr	r0, [r3, #4]
 8010544:	4911      	ldr	r1, [pc, #68]	; (801058c <HAL_I2C_Init+0xb8>)
 8010546:	4301      	orrs	r1, r0
 8010548:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 801054a:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801054c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 801054e:	400a      	ands	r2, r1
 8010550:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8010552:	6961      	ldr	r1, [r4, #20]
 8010554:	6922      	ldr	r2, [r4, #16]
 8010556:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8010558:	69a1      	ldr	r1, [r4, #24]
 801055a:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801055c:	430a      	orrs	r2, r1
 801055e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8010560:	6a21      	ldr	r1, [r4, #32]
 8010562:	69e2      	ldr	r2, [r4, #28]
 8010564:	430a      	orrs	r2, r1
 8010566:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8010568:	2201      	movs	r2, #1
 801056a:	6819      	ldr	r1, [r3, #0]
 801056c:	430a      	orrs	r2, r1
 801056e:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8010570:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010572:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8010574:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8010576:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8010578:	3442      	adds	r4, #66	; 0x42
 801057a:	7020      	strb	r0, [r4, #0]
}
 801057c:	bd70      	pop	{r4, r5, r6, pc}
 801057e:	46c0      	nop			; (mov r8, r8)
 8010580:	f0ffffff 	.word	0xf0ffffff
 8010584:	ffff7fff 	.word	0xffff7fff
 8010588:	fffff7ff 	.word	0xfffff7ff
 801058c:	02008000 	.word	0x02008000

08010590 <HAL_I2C_Master_Transmit>:
{
 8010590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010592:	b087      	sub	sp, #28
 8010594:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8010596:	0003      	movs	r3, r0
 8010598:	3341      	adds	r3, #65	; 0x41
{
 801059a:	9203      	str	r2, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 801059c:	9304      	str	r3, [sp, #16]
 801059e:	781b      	ldrb	r3, [r3, #0]
{
 80105a0:	0004      	movs	r4, r0
 80105a2:	000d      	movs	r5, r1
    return HAL_BUSY;
 80105a4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80105a6:	2b20      	cmp	r3, #32
 80105a8:	d114      	bne.n	80105d4 <HAL_I2C_Master_Transmit+0x44>
    __HAL_LOCK(hi2c);
 80105aa:	0023      	movs	r3, r4
 80105ac:	3340      	adds	r3, #64	; 0x40
 80105ae:	781a      	ldrb	r2, [r3, #0]
 80105b0:	2a01      	cmp	r2, #1
 80105b2:	d00f      	beq.n	80105d4 <HAL_I2C_Master_Transmit+0x44>
 80105b4:	2601      	movs	r6, #1
 80105b6:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 80105b8:	f7ff fa66 	bl	800fa88 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80105bc:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 80105be:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80105c0:	9000      	str	r0, [sp, #0]
 80105c2:	2319      	movs	r3, #25
 80105c4:	0032      	movs	r2, r6
 80105c6:	0020      	movs	r0, r4
 80105c8:	0209      	lsls	r1, r1, #8
 80105ca:	f7ff fef5 	bl	80103b8 <I2C_WaitOnFlagUntilTimeout>
 80105ce:	2800      	cmp	r0, #0
 80105d0:	d002      	beq.n	80105d8 <HAL_I2C_Master_Transmit+0x48>
      return HAL_ERROR;
 80105d2:	2001      	movs	r0, #1
}
 80105d4:	b007      	add	sp, #28
 80105d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80105d8:	2321      	movs	r3, #33	; 0x21
 80105da:	9a04      	ldr	r2, [sp, #16]
 80105dc:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80105de:	0023      	movs	r3, r4
 80105e0:	2210      	movs	r2, #16
 80105e2:	3342      	adds	r3, #66	; 0x42
 80105e4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 80105e6:	9b03      	ldr	r3, [sp, #12]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80105e8:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 80105ea:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 80105ec:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 80105ee:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 80105f0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80105f2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80105f4:	2bff      	cmp	r3, #255	; 0xff
 80105f6:	d836      	bhi.n	8010666 <HAL_I2C_Master_Transmit+0xd6>
      xfermode = I2C_AUTOEND_MODE;
 80105f8:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = hi2c->XferCount;
 80105fa:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      xfermode = I2C_AUTOEND_MODE;
 80105fc:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 80105fe:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8010600:	4935      	ldr	r1, [pc, #212]	; (80106d8 <HAL_I2C_Master_Transmit+0x148>)
 8010602:	8522      	strh	r2, [r4, #40]	; 0x28
    if (hi2c->XferSize > 0U)
 8010604:	2a00      	cmp	r2, #0
 8010606:	d00f      	beq.n	8010628 <HAL_I2C_Master_Transmit+0x98>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010608:	9e03      	ldr	r6, [sp, #12]
 801060a:	6820      	ldr	r0, [r4, #0]
 801060c:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 801060e:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010610:	6286      	str	r6, [r0, #40]	; 0x28
      hi2c->pBuffPtr++;
 8010612:	9803      	ldr	r0, [sp, #12]
      hi2c->XferSize--;
 8010614:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8010616:	3001      	adds	r0, #1
 8010618:	6260      	str	r0, [r4, #36]	; 0x24
      hi2c->XferCount--;
 801061a:	8d60      	ldrh	r0, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 801061c:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 801061e:	3801      	subs	r0, #1
 8010620:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8010622:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8010624:	8560      	strh	r0, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8010626:	b2d2      	uxtb	r2, r2
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8010628:	9100      	str	r1, [sp, #0]
 801062a:	0020      	movs	r0, r4
 801062c:	0029      	movs	r1, r5
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801062e:	2680      	movs	r6, #128	; 0x80
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8010630:	f7ff fdd6 	bl	80101e0 <I2C_TransferConfig>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010634:	04b6      	lsls	r6, r6, #18
    while (hi2c->XferCount > 0U)
 8010636:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010638:	003a      	movs	r2, r7
 801063a:	0020      	movs	r0, r4
 801063c:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 801063e:	2b00      	cmp	r3, #0
 8010640:	d115      	bne.n	801066e <HAL_I2C_Master_Transmit+0xde>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010642:	f7ff fef0 	bl	8010426 <I2C_WaitOnSTOPFlagUntilTimeout>
 8010646:	2800      	cmp	r0, #0
 8010648:	d1c3      	bne.n	80105d2 <HAL_I2C_Master_Transmit+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801064a:	2120      	movs	r1, #32
 801064c:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 801064e:	4d23      	ldr	r5, [pc, #140]	; (80106dc <HAL_I2C_Master_Transmit+0x14c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010650:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8010652:	685a      	ldr	r2, [r3, #4]
 8010654:	402a      	ands	r2, r5
 8010656:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8010658:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 801065a:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 801065c:	3341      	adds	r3, #65	; 0x41
 801065e:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010660:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 8010662:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8010664:	e7b6      	b.n	80105d4 <HAL_I2C_Master_Transmit+0x44>
      xfermode = I2C_RELOAD_MODE;
 8010666:	2380      	movs	r3, #128	; 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8010668:	22ff      	movs	r2, #255	; 0xff
      xfermode = I2C_RELOAD_MODE;
 801066a:	045b      	lsls	r3, r3, #17
 801066c:	e7c8      	b.n	8010600 <HAL_I2C_Master_Transmit+0x70>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801066e:	f7ff ff04 	bl	801047a <I2C_WaitOnTXISFlagUntilTimeout>
 8010672:	2800      	cmp	r0, #0
 8010674:	d1ad      	bne.n	80105d2 <HAL_I2C_Master_Transmit+0x42>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8010676:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010678:	6822      	ldr	r2, [r4, #0]
 801067a:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 801067c:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 801067e:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8010680:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8010682:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8010684:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8010686:	3b01      	subs	r3, #1
 8010688:	b29b      	uxth	r3, r3
 801068a:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 801068c:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 801068e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8010690:	b292      	uxth	r2, r2
 8010692:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8010694:	2b00      	cmp	r3, #0
 8010696:	d0ce      	beq.n	8010636 <HAL_I2C_Master_Transmit+0xa6>
 8010698:	2a00      	cmp	r2, #0
 801069a:	d1cc      	bne.n	8010636 <HAL_I2C_Master_Transmit+0xa6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 801069c:	2180      	movs	r1, #128	; 0x80
 801069e:	0020      	movs	r0, r4
 80106a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80106a2:	9700      	str	r7, [sp, #0]
 80106a4:	f7ff fe88 	bl	80103b8 <I2C_WaitOnFlagUntilTimeout>
 80106a8:	2800      	cmp	r0, #0
 80106aa:	d000      	beq.n	80106ae <HAL_I2C_Master_Transmit+0x11e>
 80106ac:	e791      	b.n	80105d2 <HAL_I2C_Master_Transmit+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80106ae:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80106b0:	2bff      	cmp	r3, #255	; 0xff
 80106b2:	d90a      	bls.n	80106ca <HAL_I2C_Master_Transmit+0x13a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80106b4:	23ff      	movs	r3, #255	; 0xff
 80106b6:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80106b8:	2380      	movs	r3, #128	; 0x80
 80106ba:	22ff      	movs	r2, #255	; 0xff
 80106bc:	9000      	str	r0, [sp, #0]
 80106be:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80106c0:	0029      	movs	r1, r5
 80106c2:	0020      	movs	r0, r4
 80106c4:	f7ff fd8c 	bl	80101e0 <I2C_TransferConfig>
 80106c8:	e7b5      	b.n	8010636 <HAL_I2C_Master_Transmit+0xa6>
          hi2c->XferSize = hi2c->XferCount;
 80106ca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80106cc:	0033      	movs	r3, r6
          hi2c->XferSize = hi2c->XferCount;
 80106ce:	b292      	uxth	r2, r2
 80106d0:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80106d2:	b2d2      	uxtb	r2, r2
 80106d4:	9000      	str	r0, [sp, #0]
 80106d6:	e7f3      	b.n	80106c0 <HAL_I2C_Master_Transmit+0x130>
 80106d8:	80002000 	.word	0x80002000
 80106dc:	fe00e800 	.word	0xfe00e800

080106e0 <HAL_I2C_Master_Receive>:
{
 80106e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106e2:	b087      	sub	sp, #28
 80106e4:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80106e6:	0003      	movs	r3, r0
 80106e8:	3341      	adds	r3, #65	; 0x41
{
 80106ea:	9204      	str	r2, [sp, #16]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80106ec:	9303      	str	r3, [sp, #12]
 80106ee:	781b      	ldrb	r3, [r3, #0]
{
 80106f0:	0004      	movs	r4, r0
 80106f2:	000f      	movs	r7, r1
    return HAL_BUSY;
 80106f4:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80106f6:	2b20      	cmp	r3, #32
 80106f8:	d114      	bne.n	8010724 <HAL_I2C_Master_Receive+0x44>
    __HAL_LOCK(hi2c);
 80106fa:	0023      	movs	r3, r4
 80106fc:	3340      	adds	r3, #64	; 0x40
 80106fe:	781a      	ldrb	r2, [r3, #0]
 8010700:	2a01      	cmp	r2, #1
 8010702:	d00f      	beq.n	8010724 <HAL_I2C_Master_Receive+0x44>
 8010704:	2601      	movs	r6, #1
 8010706:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8010708:	f7ff f9be 	bl	800fa88 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 801070c:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 801070e:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8010710:	9000      	str	r0, [sp, #0]
 8010712:	2319      	movs	r3, #25
 8010714:	0032      	movs	r2, r6
 8010716:	0020      	movs	r0, r4
 8010718:	0209      	lsls	r1, r1, #8
 801071a:	f7ff fe4d 	bl	80103b8 <I2C_WaitOnFlagUntilTimeout>
 801071e:	2800      	cmp	r0, #0
 8010720:	d002      	beq.n	8010728 <HAL_I2C_Master_Receive+0x48>
      return HAL_ERROR;
 8010722:	2001      	movs	r0, #1
}
 8010724:	b007      	add	sp, #28
 8010726:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010728:	2322      	movs	r3, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801072a:	0026      	movs	r6, r4
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 801072c:	9a03      	ldr	r2, [sp, #12]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801072e:	3642      	adds	r6, #66	; 0x42
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8010730:	7013      	strb	r3, [r2, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8010732:	3b12      	subs	r3, #18
 8010734:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8010736:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8010738:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 801073a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 801073c:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 801073e:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8010740:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8010742:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8010744:	4b2d      	ldr	r3, [pc, #180]	; (80107fc <HAL_I2C_Master_Receive+0x11c>)
 8010746:	2aff      	cmp	r2, #255	; 0xff
 8010748:	d920      	bls.n	801078c <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 801074a:	22ff      	movs	r2, #255	; 0xff
 801074c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801074e:	9300      	str	r3, [sp, #0]
 8010750:	2380      	movs	r3, #128	; 0x80
 8010752:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010754:	0039      	movs	r1, r7
 8010756:	0020      	movs	r0, r4
 8010758:	f7ff fd42 	bl	80101e0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 801075c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801075e:	002a      	movs	r2, r5
 8010760:	0020      	movs	r0, r4
 8010762:	990c      	ldr	r1, [sp, #48]	; 0x30
    while (hi2c->XferCount > 0U)
 8010764:	2b00      	cmp	r3, #0
 8010766:	d119      	bne.n	801079c <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8010768:	f7ff fe5d 	bl	8010426 <I2C_WaitOnSTOPFlagUntilTimeout>
 801076c:	2800      	cmp	r0, #0
 801076e:	d1d8      	bne.n	8010722 <HAL_I2C_Master_Receive+0x42>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010770:	2120      	movs	r1, #32
 8010772:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8010774:	4d22      	ldr	r5, [pc, #136]	; (8010800 <HAL_I2C_Master_Receive+0x120>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8010776:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8010778:	685a      	ldr	r2, [r3, #4]
 801077a:	402a      	ands	r2, r5
 801077c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 801077e:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8010780:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8010782:	3341      	adds	r3, #65	; 0x41
 8010784:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8010786:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8010788:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 801078a:	e7cb      	b.n	8010724 <HAL_I2C_Master_Receive+0x44>
      hi2c->XferSize = hi2c->XferCount;
 801078c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 801078e:	b292      	uxth	r2, r2
 8010790:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010792:	b2d2      	uxtb	r2, r2
 8010794:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8010796:	2380      	movs	r3, #128	; 0x80
 8010798:	049b      	lsls	r3, r3, #18
 801079a:	e7db      	b.n	8010754 <HAL_I2C_Master_Receive+0x74>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801079c:	f7ff fdba 	bl	8010314 <I2C_WaitOnRXNEFlagUntilTimeout>
 80107a0:	2800      	cmp	r0, #0
 80107a2:	d1be      	bne.n	8010722 <HAL_I2C_Master_Receive+0x42>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80107a4:	6823      	ldr	r3, [r4, #0]
 80107a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80107a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80107aa:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 80107ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80107ae:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 80107b0:	3301      	adds	r3, #1
 80107b2:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80107b4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80107b6:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80107b8:	3b01      	subs	r3, #1
 80107ba:	b29b      	uxth	r3, r3
 80107bc:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80107be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80107c0:	b292      	uxth	r2, r2
 80107c2:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d0c9      	beq.n	801075c <HAL_I2C_Master_Receive+0x7c>
 80107c8:	2a00      	cmp	r2, #0
 80107ca:	d1c7      	bne.n	801075c <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80107cc:	2180      	movs	r1, #128	; 0x80
 80107ce:	0020      	movs	r0, r4
 80107d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80107d2:	9500      	str	r5, [sp, #0]
 80107d4:	f7ff fdf0 	bl	80103b8 <I2C_WaitOnFlagUntilTimeout>
 80107d8:	2800      	cmp	r0, #0
 80107da:	d1a2      	bne.n	8010722 <HAL_I2C_Master_Receive+0x42>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80107dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80107de:	2bff      	cmp	r3, #255	; 0xff
 80107e0:	d906      	bls.n	80107f0 <HAL_I2C_Master_Receive+0x110>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80107e2:	23ff      	movs	r3, #255	; 0xff
 80107e4:	8523      	strh	r3, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80107e6:	2380      	movs	r3, #128	; 0x80
 80107e8:	22ff      	movs	r2, #255	; 0xff
 80107ea:	9000      	str	r0, [sp, #0]
 80107ec:	045b      	lsls	r3, r3, #17
 80107ee:	e7b1      	b.n	8010754 <HAL_I2C_Master_Receive+0x74>
          hi2c->XferSize = hi2c->XferCount;
 80107f0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80107f2:	b292      	uxth	r2, r2
 80107f4:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80107f6:	b2d2      	uxtb	r2, r2
 80107f8:	9000      	str	r0, [sp, #0]
 80107fa:	e7cc      	b.n	8010796 <HAL_I2C_Master_Receive+0xb6>
 80107fc:	80002400 	.word	0x80002400
 8010800:	fe00e800 	.word	0xfe00e800

08010804 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8010804:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010806:	0004      	movs	r4, r0
 8010808:	3441      	adds	r4, #65	; 0x41
 801080a:	7822      	ldrb	r2, [r4, #0]
{
 801080c:	0003      	movs	r3, r0
 801080e:	000f      	movs	r7, r1

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8010810:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8010812:	b2d6      	uxtb	r6, r2
 8010814:	2a20      	cmp	r2, #32
 8010816:	d118      	bne.n	801084a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8010818:	001d      	movs	r5, r3
 801081a:	3540      	adds	r5, #64	; 0x40
 801081c:	782a      	ldrb	r2, [r5, #0]
 801081e:	2a01      	cmp	r2, #1
 8010820:	d013      	beq.n	801084a <HAL_I2CEx_ConfigAnalogFilter+0x46>
    hi2c->State = HAL_I2C_STATE_BUSY;
 8010822:	2224      	movs	r2, #36	; 0x24
 8010824:	7022      	strb	r2, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	3a23      	subs	r2, #35	; 0x23
 801082a:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 801082c:	4807      	ldr	r0, [pc, #28]	; (801084c <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 801082e:	4391      	bics	r1, r2
 8010830:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010832:	6819      	ldr	r1, [r3, #0]
 8010834:	4001      	ands	r1, r0
    __HAL_UNLOCK(hi2c);
 8010836:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8010838:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 801083a:	6819      	ldr	r1, [r3, #0]
 801083c:	4339      	orrs	r1, r7
 801083e:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8010840:	6819      	ldr	r1, [r3, #0]
 8010842:	430a      	orrs	r2, r1
 8010844:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8010846:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8010848:	7028      	strb	r0, [r5, #0]
  }
}
 801084a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801084c:	ffffefff 	.word	0xffffefff

08010850 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8010850:	0002      	movs	r2, r0
{
 8010852:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8010854:	3241      	adds	r2, #65	; 0x41
 8010856:	7814      	ldrb	r4, [r2, #0]
{
 8010858:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 801085a:	b2e5      	uxtb	r5, r4

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 801085c:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 801085e:	2c20      	cmp	r4, #32
 8010860:	d117      	bne.n	8010892 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8010862:	001c      	movs	r4, r3
 8010864:	3440      	adds	r4, #64	; 0x40
 8010866:	7826      	ldrb	r6, [r4, #0]
 8010868:	2e01      	cmp	r6, #1
 801086a:	d012      	beq.n	8010892 <HAL_I2CEx_ConfigDigitalFilter+0x42>
    hi2c->State = HAL_I2C_STATE_BUSY;
 801086c:	3022      	adds	r0, #34	; 0x22
 801086e:	7010      	strb	r0, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8010870:	681b      	ldr	r3, [r3, #0]
 8010872:	3823      	subs	r0, #35	; 0x23
 8010874:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8010876:	4f07      	ldr	r7, [pc, #28]	; (8010894 <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8010878:	4386      	bics	r6, r0
 801087a:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 801087c:	681e      	ldr	r6, [r3, #0]
    tmpreg |= DigitalFilter << 8U;
 801087e:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8010880:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8010882:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8010884:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8010886:	6819      	ldr	r1, [r3, #0]
 8010888:	4308      	orrs	r0, r1
 801088a:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 801088c:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 801088e:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8010890:	7020      	strb	r0, [r4, #0]
  }
}
 8010892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010894:	fffff0ff 	.word	0xfffff0ff

08010898 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8010898:	b570      	push	{r4, r5, r6, lr}
 801089a:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
  {
    return HAL_ERROR;
 801089c:	2001      	movs	r0, #1
  if (hiwdg == NULL)
 801089e:	2c00      	cmp	r4, #0
 80108a0:	d017      	beq.n	80108d2 <HAL_IWDG_Init+0x3a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80108a2:	6823      	ldr	r3, [r4, #0]
 80108a4:	4a12      	ldr	r2, [pc, #72]	; (80108f0 <HAL_IWDG_Init+0x58>)

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80108a6:	2507      	movs	r5, #7
  __HAL_IWDG_START(hiwdg);
 80108a8:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80108aa:	4a12      	ldr	r2, [pc, #72]	; (80108f4 <HAL_IWDG_Init+0x5c>)
 80108ac:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80108ae:	6862      	ldr	r2, [r4, #4]
 80108b0:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80108b2:	68a2      	ldr	r2, [r4, #8]
 80108b4:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 80108b6:	f7ff f8e7 	bl	800fa88 <HAL_GetTick>
 80108ba:	0006      	movs	r6, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80108bc:	6823      	ldr	r3, [r4, #0]
 80108be:	68da      	ldr	r2, [r3, #12]
 80108c0:	0010      	movs	r0, r2
 80108c2:	4028      	ands	r0, r5
 80108c4:	422a      	tst	r2, r5
 80108c6:	d105      	bne.n	80108d4 <HAL_IWDG_Init+0x3c>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 80108c8:	6919      	ldr	r1, [r3, #16]
 80108ca:	68e2      	ldr	r2, [r4, #12]
 80108cc:	4291      	cmp	r1, r2
 80108ce:	d00c      	beq.n	80108ea <HAL_IWDG_Init+0x52>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 80108d0:	611a      	str	r2, [r3, #16]
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
}
 80108d2:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80108d4:	f7ff f8d8 	bl	800fa88 <HAL_GetTick>
 80108d8:	1b80      	subs	r0, r0, r6
 80108da:	2831      	cmp	r0, #49	; 0x31
 80108dc:	d9ee      	bls.n	80108bc <HAL_IWDG_Init+0x24>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80108de:	6823      	ldr	r3, [r4, #0]
 80108e0:	68db      	ldr	r3, [r3, #12]
 80108e2:	422b      	tst	r3, r5
 80108e4:	d0ea      	beq.n	80108bc <HAL_IWDG_Init+0x24>
        return HAL_TIMEOUT;
 80108e6:	2003      	movs	r0, #3
 80108e8:	e7f3      	b.n	80108d2 <HAL_IWDG_Init+0x3a>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80108ea:	4a03      	ldr	r2, [pc, #12]	; (80108f8 <HAL_IWDG_Init+0x60>)
 80108ec:	601a      	str	r2, [r3, #0]
 80108ee:	e7f0      	b.n	80108d2 <HAL_IWDG_Init+0x3a>
 80108f0:	0000cccc 	.word	0x0000cccc
 80108f4:	00005555 	.word	0x00005555
 80108f8:	0000aaaa 	.word	0x0000aaaa

080108fc <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 80108fc:	6803      	ldr	r3, [r0, #0]
 80108fe:	4a02      	ldr	r2, [pc, #8]	; (8010908 <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 8010900:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8010902:	601a      	str	r2, [r3, #0]
}
 8010904:	4770      	bx	lr
 8010906:	46c0      	nop			; (mov r8, r8)
 8010908:	0000aaaa 	.word	0x0000aaaa

0801090c <HAL_PWR_EnableBkUpAccess>:
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 801090c:	2380      	movs	r3, #128	; 0x80
 801090e:	4a03      	ldr	r2, [pc, #12]	; (801091c <HAL_PWR_EnableBkUpAccess+0x10>)
 8010910:	005b      	lsls	r3, r3, #1
 8010912:	6811      	ldr	r1, [r2, #0]
 8010914:	430b      	orrs	r3, r1
 8010916:	6013      	str	r3, [r2, #0]
}
 8010918:	4770      	bx	lr
 801091a:	46c0      	nop			; (mov r8, r8)
 801091c:	40007000 	.word	0x40007000

08010920 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8010920:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8010922:	4c11      	ldr	r4, [pc, #68]	; (8010968 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8010924:	4911      	ldr	r1, [pc, #68]	; (801096c <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8010926:	6823      	ldr	r3, [r4, #0]
{
 8010928:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 801092a:	400b      	ands	r3, r1
 801092c:	4303      	orrs	r3, r0
 801092e:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010930:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8010932:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8010934:	009b      	lsls	r3, r3, #2
 8010936:	429a      	cmp	r2, r3
 8010938:	d10e      	bne.n	8010958 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 801093a:	4b0d      	ldr	r3, [pc, #52]	; (8010970 <HAL_PWREx_ControlVoltageScaling+0x50>)
 801093c:	490d      	ldr	r1, [pc, #52]	; (8010974 <HAL_PWREx_ControlVoltageScaling+0x54>)
 801093e:	6818      	ldr	r0, [r3, #0]
 8010940:	2306      	movs	r3, #6
 8010942:	4358      	muls	r0, r3
 8010944:	f7f3 fa44 	bl	8003dd0 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8010948:	2280      	movs	r2, #128	; 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 801094a:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 801094c:	00d2      	lsls	r2, r2, #3
 801094e:	6961      	ldr	r1, [r4, #20]
 8010950:	0008      	movs	r0, r1
 8010952:	4010      	ands	r0, r2
 8010954:	4211      	tst	r1, r2
 8010956:	d100      	bne.n	801095a <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8010958:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 801095a:	2b00      	cmp	r3, #0
 801095c:	d001      	beq.n	8010962 <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 801095e:	3b01      	subs	r3, #1
 8010960:	e7f5      	b.n	801094e <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8010962:	2003      	movs	r0, #3
 8010964:	e7f8      	b.n	8010958 <HAL_PWREx_ControlVoltageScaling+0x38>
 8010966:	46c0      	nop			; (mov r8, r8)
 8010968:	40007000 	.word	0x40007000
 801096c:	fffff9ff 	.word	0xfffff9ff
 8010970:	200007b0 	.word	0x200007b0
 8010974:	000f4240 	.word	0x000f4240

08010978 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010978:	b5f0      	push	{r4, r5, r6, r7, lr}
 801097a:	0004      	movs	r4, r0
 801097c:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 801097e:	2800      	cmp	r0, #0
 8010980:	d027      	beq.n	80109d2 <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010982:	6803      	ldr	r3, [r0, #0]
 8010984:	07db      	lsls	r3, r3, #31
 8010986:	d414      	bmi.n	80109b2 <HAL_RCC_OscConfig+0x3a>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8010988:	6823      	ldr	r3, [r4, #0]
 801098a:	079b      	lsls	r3, r3, #30
 801098c:	d462      	bmi.n	8010a54 <HAL_RCC_OscConfig+0xdc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801098e:	6823      	ldr	r3, [r4, #0]
 8010990:	071b      	lsls	r3, r3, #28
 8010992:	d500      	bpl.n	8010996 <HAL_RCC_OscConfig+0x1e>
 8010994:	e0c7      	b.n	8010b26 <HAL_RCC_OscConfig+0x1ae>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8010996:	6823      	ldr	r3, [r4, #0]
 8010998:	075b      	lsls	r3, r3, #29
 801099a:	d500      	bpl.n	801099e <HAL_RCC_OscConfig+0x26>
 801099c:	e0f9      	b.n	8010b92 <HAL_RCC_OscConfig+0x21a>
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801099e:	6823      	ldr	r3, [r4, #0]
 80109a0:	069b      	lsls	r3, r3, #26
 80109a2:	d500      	bpl.n	80109a6 <HAL_RCC_OscConfig+0x2e>
 80109a4:	e168      	b.n	8010c78 <HAL_RCC_OscConfig+0x300>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80109a6:	6a23      	ldr	r3, [r4, #32]
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d000      	beq.n	80109ae <HAL_RCC_OscConfig+0x36>
 80109ac:	e1a7      	b.n	8010cfe <HAL_RCC_OscConfig+0x386>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80109ae:	2000      	movs	r0, #0
 80109b0:	e029      	b.n	8010a06 <HAL_RCC_OscConfig+0x8e>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80109b2:	2238      	movs	r2, #56	; 0x38
 80109b4:	4dbc      	ldr	r5, [pc, #752]	; (8010ca8 <HAL_RCC_OscConfig+0x330>)
 80109b6:	68ab      	ldr	r3, [r5, #8]
 80109b8:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80109ba:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80109bc:	2b10      	cmp	r3, #16
 80109be:	d10a      	bne.n	80109d6 <HAL_RCC_OscConfig+0x5e>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80109c0:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80109c2:	0793      	lsls	r3, r2, #30
 80109c4:	d109      	bne.n	80109da <HAL_RCC_OscConfig+0x62>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80109c6:	682b      	ldr	r3, [r5, #0]
 80109c8:	039b      	lsls	r3, r3, #14
 80109ca:	d5dd      	bpl.n	8010988 <HAL_RCC_OscConfig+0x10>
 80109cc:	6863      	ldr	r3, [r4, #4]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d1da      	bne.n	8010988 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 80109d2:	2001      	movs	r0, #1
 80109d4:	e017      	b.n	8010a06 <HAL_RCC_OscConfig+0x8e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80109d6:	2b08      	cmp	r3, #8
 80109d8:	d0f5      	beq.n	80109c6 <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80109da:	2280      	movs	r2, #128	; 0x80
 80109dc:	6863      	ldr	r3, [r4, #4]
 80109de:	0252      	lsls	r2, r2, #9
 80109e0:	4293      	cmp	r3, r2
 80109e2:	d112      	bne.n	8010a0a <HAL_RCC_OscConfig+0x92>
 80109e4:	682a      	ldr	r2, [r5, #0]
 80109e6:	4313      	orrs	r3, r2
 80109e8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80109ea:	f7ff f84d 	bl	800fa88 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80109ee:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80109f0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80109f2:	02bf      	lsls	r7, r7, #10
 80109f4:	682b      	ldr	r3, [r5, #0]
 80109f6:	423b      	tst	r3, r7
 80109f8:	d1c6      	bne.n	8010988 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80109fa:	f7ff f845 	bl	800fa88 <HAL_GetTick>
 80109fe:	1b80      	subs	r0, r0, r6
 8010a00:	2864      	cmp	r0, #100	; 0x64
 8010a02:	d9f7      	bls.n	80109f4 <HAL_RCC_OscConfig+0x7c>
            return HAL_TIMEOUT;
 8010a04:	2003      	movs	r0, #3
}
 8010a06:	b005      	add	sp, #20
 8010a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010a0a:	21a0      	movs	r1, #160	; 0xa0
 8010a0c:	02c9      	lsls	r1, r1, #11
 8010a0e:	428b      	cmp	r3, r1
 8010a10:	d108      	bne.n	8010a24 <HAL_RCC_OscConfig+0xac>
 8010a12:	2380      	movs	r3, #128	; 0x80
 8010a14:	6829      	ldr	r1, [r5, #0]
 8010a16:	02db      	lsls	r3, r3, #11
 8010a18:	430b      	orrs	r3, r1
 8010a1a:	602b      	str	r3, [r5, #0]
 8010a1c:	682b      	ldr	r3, [r5, #0]
 8010a1e:	431a      	orrs	r2, r3
 8010a20:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010a22:	e7e2      	b.n	80109ea <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010a24:	682a      	ldr	r2, [r5, #0]
 8010a26:	49a1      	ldr	r1, [pc, #644]	; (8010cac <HAL_RCC_OscConfig+0x334>)
 8010a28:	400a      	ands	r2, r1
 8010a2a:	602a      	str	r2, [r5, #0]
 8010a2c:	682a      	ldr	r2, [r5, #0]
 8010a2e:	49a0      	ldr	r1, [pc, #640]	; (8010cb0 <HAL_RCC_OscConfig+0x338>)
 8010a30:	400a      	ands	r2, r1
 8010a32:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d1d8      	bne.n	80109ea <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8010a38:	f7ff f826 	bl	800fa88 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010a3c:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8010a3e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8010a40:	02bf      	lsls	r7, r7, #10
 8010a42:	682b      	ldr	r3, [r5, #0]
 8010a44:	423b      	tst	r3, r7
 8010a46:	d09f      	beq.n	8010988 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8010a48:	f7ff f81e 	bl	800fa88 <HAL_GetTick>
 8010a4c:	1b80      	subs	r0, r0, r6
 8010a4e:	2864      	cmp	r0, #100	; 0x64
 8010a50:	d9f7      	bls.n	8010a42 <HAL_RCC_OscConfig+0xca>
 8010a52:	e7d7      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8010a54:	2338      	movs	r3, #56	; 0x38
 8010a56:	4d94      	ldr	r5, [pc, #592]	; (8010ca8 <HAL_RCC_OscConfig+0x330>)
 8010a58:	68aa      	ldr	r2, [r5, #8]
 8010a5a:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010a5c:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8010a5e:	2b10      	cmp	r3, #16
 8010a60:	d128      	bne.n	8010ab4 <HAL_RCC_OscConfig+0x13c>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8010a62:	2103      	movs	r1, #3
 8010a64:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8010a66:	2a02      	cmp	r2, #2
 8010a68:	d126      	bne.n	8010ab8 <HAL_RCC_OscConfig+0x140>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8010a6a:	682a      	ldr	r2, [r5, #0]
 8010a6c:	0552      	lsls	r2, r2, #21
 8010a6e:	d502      	bpl.n	8010a76 <HAL_RCC_OscConfig+0xfe>
 8010a70:	68e2      	ldr	r2, [r4, #12]
 8010a72:	2a00      	cmp	r2, #0
 8010a74:	d0ad      	beq.n	80109d2 <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010a76:	6869      	ldr	r1, [r5, #4]
 8010a78:	6962      	ldr	r2, [r4, #20]
 8010a7a:	488e      	ldr	r0, [pc, #568]	; (8010cb4 <HAL_RCC_OscConfig+0x33c>)
 8010a7c:	0212      	lsls	r2, r2, #8
 8010a7e:	4001      	ands	r1, r0
 8010a80:	430a      	orrs	r2, r1
 8010a82:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010a84:	2b00      	cmp	r3, #0
 8010a86:	d10d      	bne.n	8010aa4 <HAL_RCC_OscConfig+0x12c>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010a88:	682b      	ldr	r3, [r5, #0]
 8010a8a:	4a8b      	ldr	r2, [pc, #556]	; (8010cb8 <HAL_RCC_OscConfig+0x340>)
 8010a8c:	4013      	ands	r3, r2
 8010a8e:	6922      	ldr	r2, [r4, #16]
 8010a90:	4313      	orrs	r3, r2
 8010a92:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8010a94:	682b      	ldr	r3, [r5, #0]
 8010a96:	4a89      	ldr	r2, [pc, #548]	; (8010cbc <HAL_RCC_OscConfig+0x344>)
 8010a98:	049b      	lsls	r3, r3, #18
 8010a9a:	0f5b      	lsrs	r3, r3, #29
 8010a9c:	40da      	lsrs	r2, r3
 8010a9e:	0013      	movs	r3, r2
 8010aa0:	4a87      	ldr	r2, [pc, #540]	; (8010cc0 <HAL_RCC_OscConfig+0x348>)
 8010aa2:	6013      	str	r3, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8010aa4:	4b87      	ldr	r3, [pc, #540]	; (8010cc4 <HAL_RCC_OscConfig+0x34c>)
 8010aa6:	6818      	ldr	r0, [r3, #0]
 8010aa8:	f7fe ffa6 	bl	800f9f8 <HAL_InitTick>
 8010aac:	2800      	cmp	r0, #0
 8010aae:	d100      	bne.n	8010ab2 <HAL_RCC_OscConfig+0x13a>
 8010ab0:	e76d      	b.n	801098e <HAL_RCC_OscConfig+0x16>
 8010ab2:	e78e      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d0d8      	beq.n	8010a6a <HAL_RCC_OscConfig+0xf2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8010ab8:	68e3      	ldr	r3, [r4, #12]
 8010aba:	2b00      	cmp	r3, #0
 8010abc:	d020      	beq.n	8010b00 <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010abe:	682b      	ldr	r3, [r5, #0]
 8010ac0:	4a7d      	ldr	r2, [pc, #500]	; (8010cb8 <HAL_RCC_OscConfig+0x340>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010ac2:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010ac4:	4013      	ands	r3, r2
 8010ac6:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010ac8:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8010aca:	4313      	orrs	r3, r2
 8010acc:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8010ace:	2380      	movs	r3, #128	; 0x80
 8010ad0:	682a      	ldr	r2, [r5, #0]
 8010ad2:	005b      	lsls	r3, r3, #1
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010ad8:	f7fe ffd6 	bl	800fa88 <HAL_GetTick>
 8010adc:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8010ade:	682b      	ldr	r3, [r5, #0]
 8010ae0:	423b      	tst	r3, r7
 8010ae2:	d007      	beq.n	8010af4 <HAL_RCC_OscConfig+0x17c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010ae4:	686a      	ldr	r2, [r5, #4]
 8010ae6:	6963      	ldr	r3, [r4, #20]
 8010ae8:	4972      	ldr	r1, [pc, #456]	; (8010cb4 <HAL_RCC_OscConfig+0x33c>)
 8010aea:	021b      	lsls	r3, r3, #8
 8010aec:	400a      	ands	r2, r1
 8010aee:	4313      	orrs	r3, r2
 8010af0:	606b      	str	r3, [r5, #4]
 8010af2:	e74c      	b.n	801098e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010af4:	f7fe ffc8 	bl	800fa88 <HAL_GetTick>
 8010af8:	1b80      	subs	r0, r0, r6
 8010afa:	2802      	cmp	r0, #2
 8010afc:	d9ef      	bls.n	8010ade <HAL_RCC_OscConfig+0x166>
 8010afe:	e781      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_HSI_DISABLE();
 8010b00:	682b      	ldr	r3, [r5, #0]
 8010b02:	4a71      	ldr	r2, [pc, #452]	; (8010cc8 <HAL_RCC_OscConfig+0x350>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010b04:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8010b06:	4013      	ands	r3, r2
 8010b08:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010b0a:	f7fe ffbd 	bl	800fa88 <HAL_GetTick>
 8010b0e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8010b10:	00ff      	lsls	r7, r7, #3
 8010b12:	682b      	ldr	r3, [r5, #0]
 8010b14:	423b      	tst	r3, r7
 8010b16:	d100      	bne.n	8010b1a <HAL_RCC_OscConfig+0x1a2>
 8010b18:	e739      	b.n	801098e <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010b1a:	f7fe ffb5 	bl	800fa88 <HAL_GetTick>
 8010b1e:	1b80      	subs	r0, r0, r6
 8010b20:	2802      	cmp	r0, #2
 8010b22:	d9f6      	bls.n	8010b12 <HAL_RCC_OscConfig+0x19a>
 8010b24:	e76e      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010b26:	2138      	movs	r1, #56	; 0x38
 8010b28:	4b5f      	ldr	r3, [pc, #380]	; (8010ca8 <HAL_RCC_OscConfig+0x330>)
 8010b2a:	689a      	ldr	r2, [r3, #8]
 8010b2c:	001d      	movs	r5, r3
 8010b2e:	400a      	ands	r2, r1
 8010b30:	2a18      	cmp	r2, #24
 8010b32:	d108      	bne.n	8010b46 <HAL_RCC_OscConfig+0x1ce>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8010b34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8010b36:	079b      	lsls	r3, r3, #30
 8010b38:	d400      	bmi.n	8010b3c <HAL_RCC_OscConfig+0x1c4>
 8010b3a:	e72c      	b.n	8010996 <HAL_RCC_OscConfig+0x1e>
 8010b3c:	69a3      	ldr	r3, [r4, #24]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d000      	beq.n	8010b44 <HAL_RCC_OscConfig+0x1cc>
 8010b42:	e728      	b.n	8010996 <HAL_RCC_OscConfig+0x1e>
 8010b44:	e745      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8010b46:	69a2      	ldr	r2, [r4, #24]
 8010b48:	2301      	movs	r3, #1
 8010b4a:	2a00      	cmp	r2, #0
 8010b4c:	d010      	beq.n	8010b70 <HAL_RCC_OscConfig+0x1f8>
        __HAL_RCC_LSI_ENABLE();
 8010b4e:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010b50:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8010b52:	4313      	orrs	r3, r2
 8010b54:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8010b56:	f7fe ff97 	bl	800fa88 <HAL_GetTick>
 8010b5a:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8010b5c:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8010b5e:	423b      	tst	r3, r7
 8010b60:	d000      	beq.n	8010b64 <HAL_RCC_OscConfig+0x1ec>
 8010b62:	e718      	b.n	8010996 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010b64:	f7fe ff90 	bl	800fa88 <HAL_GetTick>
 8010b68:	1b80      	subs	r0, r0, r6
 8010b6a:	2802      	cmp	r0, #2
 8010b6c:	d9f6      	bls.n	8010b5c <HAL_RCC_OscConfig+0x1e4>
 8010b6e:	e749      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_LSI_DISABLE();
 8010b70:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8010b72:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8010b74:	439a      	bics	r2, r3
 8010b76:	662a      	str	r2, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8010b78:	f7fe ff86 	bl	800fa88 <HAL_GetTick>
 8010b7c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8010b7e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8010b80:	423b      	tst	r3, r7
 8010b82:	d100      	bne.n	8010b86 <HAL_RCC_OscConfig+0x20e>
 8010b84:	e707      	b.n	8010996 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010b86:	f7fe ff7f 	bl	800fa88 <HAL_GetTick>
 8010b8a:	1b80      	subs	r0, r0, r6
 8010b8c:	2802      	cmp	r0, #2
 8010b8e:	d9f6      	bls.n	8010b7e <HAL_RCC_OscConfig+0x206>
 8010b90:	e738      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8010b92:	2138      	movs	r1, #56	; 0x38
 8010b94:	4b44      	ldr	r3, [pc, #272]	; (8010ca8 <HAL_RCC_OscConfig+0x330>)
 8010b96:	689a      	ldr	r2, [r3, #8]
 8010b98:	001d      	movs	r5, r3
 8010b9a:	400a      	ands	r2, r1
 8010b9c:	2a20      	cmp	r2, #32
 8010b9e:	d108      	bne.n	8010bb2 <HAL_RCC_OscConfig+0x23a>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8010ba0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8010ba2:	079b      	lsls	r3, r3, #30
 8010ba4:	d400      	bmi.n	8010ba8 <HAL_RCC_OscConfig+0x230>
 8010ba6:	e6fa      	b.n	801099e <HAL_RCC_OscConfig+0x26>
 8010ba8:	68a3      	ldr	r3, [r4, #8]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d000      	beq.n	8010bb0 <HAL_RCC_OscConfig+0x238>
 8010bae:	e6f6      	b.n	801099e <HAL_RCC_OscConfig+0x26>
 8010bb0:	e70f      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010bb2:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8010bb4:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010bb8:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8010bba:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8010bbc:	4213      	tst	r3, r2
 8010bbe:	d108      	bne.n	8010bd2 <HAL_RCC_OscConfig+0x25a>
        __HAL_RCC_PWR_CLK_ENABLE();
 8010bc0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010bc2:	4313      	orrs	r3, r2
 8010bc4:	63eb      	str	r3, [r5, #60]	; 0x3c
 8010bc6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010bc8:	4013      	ands	r3, r2
 8010bca:	9303      	str	r3, [sp, #12]
 8010bcc:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8010bce:	2301      	movs	r3, #1
 8010bd0:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010bd2:	2780      	movs	r7, #128	; 0x80
 8010bd4:	4e3d      	ldr	r6, [pc, #244]	; (8010ccc <HAL_RCC_OscConfig+0x354>)
 8010bd6:	007f      	lsls	r7, r7, #1
 8010bd8:	6833      	ldr	r3, [r6, #0]
 8010bda:	423b      	tst	r3, r7
 8010bdc:	d015      	beq.n	8010c0a <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010bde:	68a3      	ldr	r3, [r4, #8]
 8010be0:	2b01      	cmp	r3, #1
 8010be2:	d122      	bne.n	8010c2a <HAL_RCC_OscConfig+0x2b2>
 8010be4:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010be6:	4313      	orrs	r3, r2
 8010be8:	65eb      	str	r3, [r5, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8010bea:	f7fe ff4d 	bl	800fa88 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010bee:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8010bf0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8010bf2:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8010bf4:	423b      	tst	r3, r7
 8010bf6:	d038      	beq.n	8010c6a <HAL_RCC_OscConfig+0x2f2>
      if (pwrclkchanged == SET)
 8010bf8:	9b00      	ldr	r3, [sp, #0]
 8010bfa:	2b01      	cmp	r3, #1
 8010bfc:	d000      	beq.n	8010c00 <HAL_RCC_OscConfig+0x288>
 8010bfe:	e6ce      	b.n	801099e <HAL_RCC_OscConfig+0x26>
        __HAL_RCC_PWR_CLK_DISABLE();
 8010c00:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8010c02:	4a33      	ldr	r2, [pc, #204]	; (8010cd0 <HAL_RCC_OscConfig+0x358>)
 8010c04:	4013      	ands	r3, r2
 8010c06:	63eb      	str	r3, [r5, #60]	; 0x3c
 8010c08:	e6c9      	b.n	801099e <HAL_RCC_OscConfig+0x26>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8010c0a:	6833      	ldr	r3, [r6, #0]
 8010c0c:	433b      	orrs	r3, r7
 8010c0e:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8010c10:	f7fe ff3a 	bl	800fa88 <HAL_GetTick>
 8010c14:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8010c16:	6833      	ldr	r3, [r6, #0]
 8010c18:	423b      	tst	r3, r7
 8010c1a:	d1e0      	bne.n	8010bde <HAL_RCC_OscConfig+0x266>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010c1c:	f7fe ff34 	bl	800fa88 <HAL_GetTick>
 8010c20:	9b01      	ldr	r3, [sp, #4]
 8010c22:	1ac0      	subs	r0, r0, r3
 8010c24:	2802      	cmp	r0, #2
 8010c26:	d9f6      	bls.n	8010c16 <HAL_RCC_OscConfig+0x29e>
 8010c28:	e6ec      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010c2a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010c2c:	2b05      	cmp	r3, #5
 8010c2e:	d105      	bne.n	8010c3c <HAL_RCC_OscConfig+0x2c4>
 8010c30:	3b01      	subs	r3, #1
 8010c32:	4313      	orrs	r3, r2
 8010c34:	65eb      	str	r3, [r5, #92]	; 0x5c
 8010c36:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010c38:	2301      	movs	r3, #1
 8010c3a:	e7d4      	b.n	8010be6 <HAL_RCC_OscConfig+0x26e>
 8010c3c:	2101      	movs	r1, #1
 8010c3e:	438a      	bics	r2, r1
 8010c40:	65ea      	str	r2, [r5, #92]	; 0x5c
 8010c42:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8010c44:	3103      	adds	r1, #3
 8010c46:	438a      	bics	r2, r1
 8010c48:	65ea      	str	r2, [r5, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d1cd      	bne.n	8010bea <HAL_RCC_OscConfig+0x272>
        tickstart = HAL_GetTick();
 8010c4e:	f7fe ff1b 	bl	800fa88 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8010c52:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8010c54:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8010c56:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8010c58:	423b      	tst	r3, r7
 8010c5a:	d0cd      	beq.n	8010bf8 <HAL_RCC_OscConfig+0x280>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010c5c:	f7fe ff14 	bl	800fa88 <HAL_GetTick>
 8010c60:	4b1c      	ldr	r3, [pc, #112]	; (8010cd4 <HAL_RCC_OscConfig+0x35c>)
 8010c62:	1b80      	subs	r0, r0, r6
 8010c64:	4298      	cmp	r0, r3
 8010c66:	d9f6      	bls.n	8010c56 <HAL_RCC_OscConfig+0x2de>
 8010c68:	e6cc      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010c6a:	f7fe ff0d 	bl	800fa88 <HAL_GetTick>
 8010c6e:	4b19      	ldr	r3, [pc, #100]	; (8010cd4 <HAL_RCC_OscConfig+0x35c>)
 8010c70:	1b80      	subs	r0, r0, r6
 8010c72:	4298      	cmp	r0, r3
 8010c74:	d9bd      	bls.n	8010bf2 <HAL_RCC_OscConfig+0x27a>
 8010c76:	e6c5      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8010c78:	69e3      	ldr	r3, [r4, #28]
 8010c7a:	4d0b      	ldr	r5, [pc, #44]	; (8010ca8 <HAL_RCC_OscConfig+0x330>)
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d02b      	beq.n	8010cd8 <HAL_RCC_OscConfig+0x360>
      __HAL_RCC_HSI48_ENABLE();
 8010c80:	2380      	movs	r3, #128	; 0x80
 8010c82:	682a      	ldr	r2, [r5, #0]
 8010c84:	03db      	lsls	r3, r3, #15
 8010c86:	4313      	orrs	r3, r2
 8010c88:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8010c8a:	f7fe fefd 	bl	800fa88 <HAL_GetTick>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8010c8e:	2780      	movs	r7, #128	; 0x80
      tickstart = HAL_GetTick();
 8010c90:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8010c92:	043f      	lsls	r7, r7, #16
 8010c94:	682b      	ldr	r3, [r5, #0]
 8010c96:	423b      	tst	r3, r7
 8010c98:	d000      	beq.n	8010c9c <HAL_RCC_OscConfig+0x324>
 8010c9a:	e684      	b.n	80109a6 <HAL_RCC_OscConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8010c9c:	f7fe fef4 	bl	800fa88 <HAL_GetTick>
 8010ca0:	1b80      	subs	r0, r0, r6
 8010ca2:	2802      	cmp	r0, #2
 8010ca4:	d9f6      	bls.n	8010c94 <HAL_RCC_OscConfig+0x31c>
 8010ca6:	e6ad      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
 8010ca8:	40021000 	.word	0x40021000
 8010cac:	fffeffff 	.word	0xfffeffff
 8010cb0:	fffbffff 	.word	0xfffbffff
 8010cb4:	ffff80ff 	.word	0xffff80ff
 8010cb8:	ffffc7ff 	.word	0xffffc7ff
 8010cbc:	00f42400 	.word	0x00f42400
 8010cc0:	200007b0 	.word	0x200007b0
 8010cc4:	200007b8 	.word	0x200007b8
 8010cc8:	fffffeff 	.word	0xfffffeff
 8010ccc:	40007000 	.word	0x40007000
 8010cd0:	efffffff 	.word	0xefffffff
 8010cd4:	00001388 	.word	0x00001388
      __HAL_RCC_HSI48_DISABLE();
 8010cd8:	682b      	ldr	r3, [r5, #0]
 8010cda:	4a4e      	ldr	r2, [pc, #312]	; (8010e14 <HAL_RCC_OscConfig+0x49c>)
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8010cdc:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSI48_DISABLE();
 8010cde:	4013      	ands	r3, r2
 8010ce0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8010ce2:	f7fe fed1 	bl	800fa88 <HAL_GetTick>
 8010ce6:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8010ce8:	043f      	lsls	r7, r7, #16
 8010cea:	682b      	ldr	r3, [r5, #0]
 8010cec:	423b      	tst	r3, r7
 8010cee:	d100      	bne.n	8010cf2 <HAL_RCC_OscConfig+0x37a>
 8010cf0:	e659      	b.n	80109a6 <HAL_RCC_OscConfig+0x2e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8010cf2:	f7fe fec9 	bl	800fa88 <HAL_GetTick>
 8010cf6:	1b80      	subs	r0, r0, r6
 8010cf8:	2802      	cmp	r0, #2
 8010cfa:	d9f6      	bls.n	8010cea <HAL_RCC_OscConfig+0x372>
 8010cfc:	e682      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010cfe:	2038      	movs	r0, #56	; 0x38
 8010d00:	4a45      	ldr	r2, [pc, #276]	; (8010e18 <HAL_RCC_OscConfig+0x4a0>)
 8010d02:	6891      	ldr	r1, [r2, #8]
 8010d04:	0015      	movs	r5, r2
 8010d06:	4001      	ands	r1, r0
 8010d08:	2910      	cmp	r1, #16
 8010d0a:	d055      	beq.n	8010db8 <HAL_RCC_OscConfig+0x440>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8010d0c:	4a43      	ldr	r2, [pc, #268]	; (8010e1c <HAL_RCC_OscConfig+0x4a4>)
 8010d0e:	2b02      	cmp	r3, #2
 8010d10:	d13a      	bne.n	8010d88 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_PLL_DISABLE();
 8010d12:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010d14:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8010d16:	4013      	ands	r3, r2
 8010d18:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010d1a:	f7fe feb5 	bl	800fa88 <HAL_GetTick>
 8010d1e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010d20:	04bf      	lsls	r7, r7, #18
 8010d22:	682b      	ldr	r3, [r5, #0]
 8010d24:	423b      	tst	r3, r7
 8010d26:	d129      	bne.n	8010d7c <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010d28:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8010d2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d2c:	68ea      	ldr	r2, [r5, #12]
 8010d2e:	430b      	orrs	r3, r1
 8010d30:	493b      	ldr	r1, [pc, #236]	; (8010e20 <HAL_RCC_OscConfig+0x4a8>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010d32:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010d34:	400a      	ands	r2, r1
 8010d36:	4313      	orrs	r3, r2
 8010d38:	6b22      	ldr	r2, [r4, #48]	; 0x30
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010d3a:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8010d3c:	4313      	orrs	r3, r2
 8010d3e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8010d40:	4313      	orrs	r3, r2
 8010d42:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8010d44:	4313      	orrs	r3, r2
 8010d46:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010d48:	0212      	lsls	r2, r2, #8
 8010d4a:	4313      	orrs	r3, r2
 8010d4c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8010d4e:	2380      	movs	r3, #128	; 0x80
 8010d50:	682a      	ldr	r2, [r5, #0]
 8010d52:	045b      	lsls	r3, r3, #17
 8010d54:	4313      	orrs	r3, r2
 8010d56:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8010d58:	2380      	movs	r3, #128	; 0x80
 8010d5a:	68ea      	ldr	r2, [r5, #12]
 8010d5c:	055b      	lsls	r3, r3, #21
 8010d5e:	4313      	orrs	r3, r2
 8010d60:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8010d62:	f7fe fe91 	bl	800fa88 <HAL_GetTick>
 8010d66:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8010d68:	682b      	ldr	r3, [r5, #0]
 8010d6a:	4233      	tst	r3, r6
 8010d6c:	d000      	beq.n	8010d70 <HAL_RCC_OscConfig+0x3f8>
 8010d6e:	e61e      	b.n	80109ae <HAL_RCC_OscConfig+0x36>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010d70:	f7fe fe8a 	bl	800fa88 <HAL_GetTick>
 8010d74:	1b00      	subs	r0, r0, r4
 8010d76:	2802      	cmp	r0, #2
 8010d78:	d9f6      	bls.n	8010d68 <HAL_RCC_OscConfig+0x3f0>
 8010d7a:	e643      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010d7c:	f7fe fe84 	bl	800fa88 <HAL_GetTick>
 8010d80:	1b80      	subs	r0, r0, r6
 8010d82:	2802      	cmp	r0, #2
 8010d84:	d9cd      	bls.n	8010d22 <HAL_RCC_OscConfig+0x3aa>
 8010d86:	e63d      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
        __HAL_RCC_PLL_DISABLE();
 8010d88:	682b      	ldr	r3, [r5, #0]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010d8a:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8010d8c:	4013      	ands	r3, r2
 8010d8e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8010d90:	f7fe fe7a 	bl	800fa88 <HAL_GetTick>
 8010d94:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8010d96:	04b6      	lsls	r6, r6, #18
 8010d98:	682b      	ldr	r3, [r5, #0]
 8010d9a:	0018      	movs	r0, r3
 8010d9c:	4030      	ands	r0, r6
 8010d9e:	4233      	tst	r3, r6
 8010da0:	d104      	bne.n	8010dac <HAL_RCC_OscConfig+0x434>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8010da2:	68eb      	ldr	r3, [r5, #12]
 8010da4:	4a1f      	ldr	r2, [pc, #124]	; (8010e24 <HAL_RCC_OscConfig+0x4ac>)
 8010da6:	4013      	ands	r3, r2
 8010da8:	60eb      	str	r3, [r5, #12]
 8010daa:	e62c      	b.n	8010a06 <HAL_RCC_OscConfig+0x8e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010dac:	f7fe fe6c 	bl	800fa88 <HAL_GetTick>
 8010db0:	1b00      	subs	r0, r0, r4
 8010db2:	2802      	cmp	r0, #2
 8010db4:	d9f0      	bls.n	8010d98 <HAL_RCC_OscConfig+0x420>
 8010db6:	e625      	b.n	8010a04 <HAL_RCC_OscConfig+0x8c>
        return HAL_ERROR;
 8010db8:	0018      	movs	r0, r3
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010dba:	2b01      	cmp	r3, #1
 8010dbc:	d100      	bne.n	8010dc0 <HAL_RCC_OscConfig+0x448>
 8010dbe:	e622      	b.n	8010a06 <HAL_RCC_OscConfig+0x8e>
        temp_pllckcfg = RCC->PLLCFGR;
 8010dc0:	68d3      	ldr	r3, [r2, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010dc2:	2203      	movs	r2, #3
 8010dc4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8010dc6:	401a      	ands	r2, r3
 8010dc8:	428a      	cmp	r2, r1
 8010dca:	d000      	beq.n	8010dce <HAL_RCC_OscConfig+0x456>
 8010dcc:	e601      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010dce:	2270      	movs	r2, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010dd0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010dd2:	401a      	ands	r2, r3
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010dd4:	428a      	cmp	r2, r1
 8010dd6:	d000      	beq.n	8010dda <HAL_RCC_OscConfig+0x462>
 8010dd8:	e5fb      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010dda:	21fe      	movs	r1, #254	; 0xfe
 8010ddc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8010dde:	01c9      	lsls	r1, r1, #7
 8010de0:	4019      	ands	r1, r3
 8010de2:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8010de4:	4291      	cmp	r1, r2
 8010de6:	d000      	beq.n	8010dea <HAL_RCC_OscConfig+0x472>
 8010de8:	e5f3      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010dea:	22f8      	movs	r2, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010dec:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010dee:	0392      	lsls	r2, r2, #14
 8010df0:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8010df2:	428a      	cmp	r2, r1
 8010df4:	d000      	beq.n	8010df8 <HAL_RCC_OscConfig+0x480>
 8010df6:	e5ec      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010df8:	22e0      	movs	r2, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010dfa:	6b61      	ldr	r1, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010dfc:	0512      	lsls	r2, r2, #20
 8010dfe:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8010e00:	428a      	cmp	r2, r1
 8010e02:	d000      	beq.n	8010e06 <HAL_RCC_OscConfig+0x48e>
 8010e04:	e5e5      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010e06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8010e08:	0f5b      	lsrs	r3, r3, #29
 8010e0a:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8010e0c:	4293      	cmp	r3, r2
 8010e0e:	d100      	bne.n	8010e12 <HAL_RCC_OscConfig+0x49a>
 8010e10:	e5cd      	b.n	80109ae <HAL_RCC_OscConfig+0x36>
 8010e12:	e5de      	b.n	80109d2 <HAL_RCC_OscConfig+0x5a>
 8010e14:	ffbfffff 	.word	0xffbfffff
 8010e18:	40021000 	.word	0x40021000
 8010e1c:	feffffff 	.word	0xfeffffff
 8010e20:	11c1808c 	.word	0x11c1808c
 8010e24:	eefefffc 	.word	0xeefefffc

08010e28 <HAL_RCC_MCOConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));

  /* Common GPIO init parameters */
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8010e28:	2302      	movs	r3, #2
{
 8010e2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e2c:	b087      	sub	sp, #28
  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;
 8010e2e:	9302      	str	r3, [sp, #8]
  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8010e30:	3301      	adds	r3, #1
 8010e32:	9304      	str	r3, [sp, #16]
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8010e34:	2300      	movs	r3, #0
{
 8010e36:	0007      	movs	r7, r0

  /* Get MCOx selection */
  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;

  /* Get MCOx GPIO Port */
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010e38:	0300      	lsls	r0, r0, #12
  gpio_initstruct.Pull      = GPIO_NOPULL;
 8010e3a:	9303      	str	r3, [sp, #12]
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010e3c:	0f00      	lsrs	r0, r0, #28

  /* MCOx Clock Enable */
  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8010e3e:	3301      	adds	r3, #1
 8010e40:	4083      	lsls	r3, r0
 8010e42:	4c0f      	ldr	r4, [pc, #60]	; (8010e80 <HAL_RCC_MCOConfig+0x58>)
{
 8010e44:	0016      	movs	r6, r2
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8010e46:	6b62      	ldr	r2, [r4, #52]	; 0x34
{
 8010e48:	000d      	movs	r5, r1
  SET_BIT(RCC->IOPENR, (1UL << mco_gpio_index ));
 8010e4a:	4313      	orrs	r3, r2
 8010e4c:	6363      	str	r3, [r4, #52]	; 0x34

  /* Configure the MCOx pin in alternate function mode */
  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);
 8010e4e:	b2bb      	uxth	r3, r7
 8010e50:	9301      	str	r3, [sp, #4]
  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);
 8010e52:	0d3b      	lsrs	r3, r7, #20
 8010e54:	b2db      	uxtb	r3, r3
 8010e56:	9305      	str	r3, [sp, #20]
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010e58:	23a0      	movs	r3, #160	; 0xa0
 8010e5a:	035b      	lsls	r3, r3, #13
 8010e5c:	18c0      	adds	r0, r0, r3
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8010e5e:	a901      	add	r1, sp, #4
  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);
 8010e60:	0280      	lsls	r0, r0, #10
  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);
 8010e62:	f7ff f8f7 	bl	8010054 <HAL_GPIO_Init>
  if (mcoindex == RCC_MCO1_INDEX)
  {
    assert_param(IS_RCC_MCODIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8010e66:	68a1      	ldr	r1, [r4, #8]
  if (mcoindex == RCC_MCO1_INDEX)
 8010e68:	00fb      	lsls	r3, r7, #3
 8010e6a:	d406      	bmi.n	8010e7a <HAL_RCC_MCOConfig+0x52>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 8010e6c:	0209      	lsls	r1, r1, #8
 8010e6e:	0a09      	lsrs	r1, r1, #8
  else if (mcoindex == RCC_MCO2_INDEX)
  {
    assert_param(IS_RCC_MCO2DIV(RCC_MCODiv));
    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
 8010e70:	4331      	orrs	r1, r6
 8010e72:	4329      	orrs	r1, r5
 8010e74:	60a1      	str	r1, [r4, #8]
#endif /* RCC_MCO2_SUPPORT */
  else
  {
    /* Nothing to do */
  }
}
 8010e76:	b007      	add	sp, #28
 8010e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2SEL | RCC_CFGR_MCO2PRE), (RCC_MCOSource | RCC_MCODiv));
 8010e7a:	4a02      	ldr	r2, [pc, #8]	; (8010e84 <HAL_RCC_MCOConfig+0x5c>)
 8010e7c:	4011      	ands	r1, r2
 8010e7e:	e7f7      	b.n	8010e70 <HAL_RCC_MCOConfig+0x48>
 8010e80:	40021000 	.word	0x40021000
 8010e84:	ff00ffff 	.word	0xff00ffff

08010e88 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010e88:	2338      	movs	r3, #56	; 0x38
 8010e8a:	4a1e      	ldr	r2, [pc, #120]	; (8010f04 <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8010e8c:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8010e8e:	6891      	ldr	r1, [r2, #8]
 8010e90:	0014      	movs	r4, r2
 8010e92:	4219      	tst	r1, r3
 8010e94:	d105      	bne.n	8010ea2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8010e96:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8010e98:	481b      	ldr	r0, [pc, #108]	; (8010f08 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8010e9a:	049b      	lsls	r3, r3, #18
 8010e9c:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8010e9e:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8010ea0:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8010ea2:	6891      	ldr	r1, [r2, #8]
 8010ea4:	4019      	ands	r1, r3
 8010ea6:	2908      	cmp	r1, #8
 8010ea8:	d027      	beq.n	8010efa <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010eaa:	6891      	ldr	r1, [r2, #8]
 8010eac:	4019      	ands	r1, r3
 8010eae:	2910      	cmp	r1, #16
 8010eb0:	d117      	bne.n	8010ee2 <HAL_RCC_GetSysClockFreq+0x5a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8010eb2:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010eb4:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8010eb6:	43db      	mvns	r3, r3
 8010eb8:	227f      	movs	r2, #127	; 0x7f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010eba:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010ebc:	0649      	lsls	r1, r1, #25
 8010ebe:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010ec0:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8010ec2:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010ec4:	4015      	ands	r5, r2
    switch (pllsource)
 8010ec6:	079b      	lsls	r3, r3, #30
 8010ec8:	d109      	bne.n	8010ede <HAL_RCC_GetSysClockFreq+0x56>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8010eca:	4810      	ldr	r0, [pc, #64]	; (8010f0c <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010ecc:	f7f2 ff80 	bl	8003dd0 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8010ed0:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010ed2:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8010ed4:	0f49      	lsrs	r1, r1, #29
 8010ed6:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8010ed8:	f7f2 ff7a 	bl	8003dd0 <__udivsi3>
  return sysclockfreq;
 8010edc:	e7e0      	b.n	8010ea0 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8010ede:	480a      	ldr	r0, [pc, #40]	; (8010f08 <HAL_RCC_GetSysClockFreq+0x80>)
 8010ee0:	e7f4      	b.n	8010ecc <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8010ee2:	6891      	ldr	r1, [r2, #8]
 8010ee4:	4019      	ands	r1, r3
 8010ee6:	2920      	cmp	r1, #32
 8010ee8:	d009      	beq.n	8010efe <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010eea:	6892      	ldr	r2, [r2, #8]
    sysclockfreq = 0U;
 8010eec:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8010eee:	4013      	ands	r3, r2
 8010ef0:	2b18      	cmp	r3, #24
 8010ef2:	d1d5      	bne.n	8010ea0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8010ef4:	20fa      	movs	r0, #250	; 0xfa
 8010ef6:	01c0      	lsls	r0, r0, #7
  return sysclockfreq;
 8010ef8:	e7d2      	b.n	8010ea0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8010efa:	4804      	ldr	r0, [pc, #16]	; (8010f0c <HAL_RCC_GetSysClockFreq+0x84>)
 8010efc:	e7d0      	b.n	8010ea0 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8010efe:	2080      	movs	r0, #128	; 0x80
 8010f00:	0200      	lsls	r0, r0, #8
 8010f02:	e7cd      	b.n	8010ea0 <HAL_RCC_GetSysClockFreq+0x18>
 8010f04:	40021000 	.word	0x40021000
 8010f08:	00f42400 	.word	0x00f42400
 8010f0c:	016e3600 	.word	0x016e3600

08010f10 <HAL_RCC_ClockConfig>:
{
 8010f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010f12:	0005      	movs	r5, r0
 8010f14:	000e      	movs	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8010f16:	2800      	cmp	r0, #0
 8010f18:	d101      	bne.n	8010f1e <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8010f1a:	2001      	movs	r0, #1
}
 8010f1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010f1e:	2707      	movs	r7, #7
 8010f20:	4c4a      	ldr	r4, [pc, #296]	; (801104c <HAL_RCC_ClockConfig+0x13c>)
 8010f22:	6823      	ldr	r3, [r4, #0]
 8010f24:	403b      	ands	r3, r7
 8010f26:	428b      	cmp	r3, r1
 8010f28:	d32a      	bcc.n	8010f80 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010f2a:	6829      	ldr	r1, [r5, #0]
 8010f2c:	078b      	lsls	r3, r1, #30
 8010f2e:	d43b      	bmi.n	8010fa8 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8010f30:	07cb      	lsls	r3, r1, #31
 8010f32:	d448      	bmi.n	8010fc6 <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010f34:	2707      	movs	r7, #7
 8010f36:	6823      	ldr	r3, [r4, #0]
 8010f38:	403b      	ands	r3, r7
 8010f3a:	42b3      	cmp	r3, r6
 8010f3c:	d90a      	bls.n	8010f54 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010f3e:	6823      	ldr	r3, [r4, #0]
 8010f40:	43bb      	bics	r3, r7
 8010f42:	4333      	orrs	r3, r6
 8010f44:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8010f46:	f7fe fd9f 	bl	800fa88 <HAL_GetTick>
 8010f4a:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8010f4c:	6823      	ldr	r3, [r4, #0]
 8010f4e:	403b      	ands	r3, r7
 8010f50:	42b3      	cmp	r3, r6
 8010f52:	d16b      	bne.n	801102c <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010f54:	682b      	ldr	r3, [r5, #0]
 8010f56:	4c3e      	ldr	r4, [pc, #248]	; (8011050 <HAL_RCC_ClockConfig+0x140>)
 8010f58:	075b      	lsls	r3, r3, #29
 8010f5a:	d46f      	bmi.n	801103c <HAL_RCC_ClockConfig+0x12c>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8010f5c:	f7ff ff94 	bl	8010e88 <HAL_RCC_GetSysClockFreq>
 8010f60:	68a3      	ldr	r3, [r4, #8]
 8010f62:	4a3c      	ldr	r2, [pc, #240]	; (8011054 <HAL_RCC_ClockConfig+0x144>)
 8010f64:	051b      	lsls	r3, r3, #20
 8010f66:	0f1b      	lsrs	r3, r3, #28
 8010f68:	009b      	lsls	r3, r3, #2
 8010f6a:	589b      	ldr	r3, [r3, r2]
 8010f6c:	221f      	movs	r2, #31
 8010f6e:	4013      	ands	r3, r2
 8010f70:	40d8      	lsrs	r0, r3
 8010f72:	4b39      	ldr	r3, [pc, #228]	; (8011058 <HAL_RCC_ClockConfig+0x148>)
 8010f74:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8010f76:	4b39      	ldr	r3, [pc, #228]	; (801105c <HAL_RCC_ClockConfig+0x14c>)
 8010f78:	6818      	ldr	r0, [r3, #0]
 8010f7a:	f7fe fd3d 	bl	800f9f8 <HAL_InitTick>
 8010f7e:	e7cd      	b.n	8010f1c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010f80:	6823      	ldr	r3, [r4, #0]
 8010f82:	43bb      	bics	r3, r7
 8010f84:	430b      	orrs	r3, r1
 8010f86:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8010f88:	f7fe fd7e 	bl	800fa88 <HAL_GetTick>
 8010f8c:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8010f8e:	6823      	ldr	r3, [r4, #0]
 8010f90:	403b      	ands	r3, r7
 8010f92:	42b3      	cmp	r3, r6
 8010f94:	d0c9      	beq.n	8010f2a <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010f96:	f7fe fd77 	bl	800fa88 <HAL_GetTick>
 8010f9a:	9b01      	ldr	r3, [sp, #4]
 8010f9c:	1ac0      	subs	r0, r0, r3
 8010f9e:	4b30      	ldr	r3, [pc, #192]	; (8011060 <HAL_RCC_ClockConfig+0x150>)
 8010fa0:	4298      	cmp	r0, r3
 8010fa2:	d9f4      	bls.n	8010f8e <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 8010fa4:	2003      	movs	r0, #3
 8010fa6:	e7b9      	b.n	8010f1c <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8010fa8:	4a29      	ldr	r2, [pc, #164]	; (8011050 <HAL_RCC_ClockConfig+0x140>)
 8010faa:	074b      	lsls	r3, r1, #29
 8010fac:	d504      	bpl.n	8010fb8 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8010fae:	23e0      	movs	r3, #224	; 0xe0
 8010fb0:	6890      	ldr	r0, [r2, #8]
 8010fb2:	01db      	lsls	r3, r3, #7
 8010fb4:	4303      	orrs	r3, r0
 8010fb6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8010fb8:	6893      	ldr	r3, [r2, #8]
 8010fba:	482a      	ldr	r0, [pc, #168]	; (8011064 <HAL_RCC_ClockConfig+0x154>)
 8010fbc:	4003      	ands	r3, r0
 8010fbe:	68a8      	ldr	r0, [r5, #8]
 8010fc0:	4303      	orrs	r3, r0
 8010fc2:	6093      	str	r3, [r2, #8]
 8010fc4:	e7b4      	b.n	8010f30 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8010fc6:	686a      	ldr	r2, [r5, #4]
 8010fc8:	4f21      	ldr	r7, [pc, #132]	; (8011050 <HAL_RCC_ClockConfig+0x140>)
 8010fca:	2a01      	cmp	r2, #1
 8010fcc:	d119      	bne.n	8011002 <HAL_RCC_ClockConfig+0xf2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8010fce:	683b      	ldr	r3, [r7, #0]
 8010fd0:	039b      	lsls	r3, r3, #14
 8010fd2:	d5a2      	bpl.n	8010f1a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8010fd4:	2107      	movs	r1, #7
 8010fd6:	68bb      	ldr	r3, [r7, #8]
 8010fd8:	438b      	bics	r3, r1
 8010fda:	4313      	orrs	r3, r2
 8010fdc:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 8010fde:	f7fe fd53 	bl	800fa88 <HAL_GetTick>
 8010fe2:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010fe4:	2338      	movs	r3, #56	; 0x38
 8010fe6:	68ba      	ldr	r2, [r7, #8]
 8010fe8:	401a      	ands	r2, r3
 8010fea:	686b      	ldr	r3, [r5, #4]
 8010fec:	00db      	lsls	r3, r3, #3
 8010fee:	429a      	cmp	r2, r3
 8010ff0:	d0a0      	beq.n	8010f34 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010ff2:	f7fe fd49 	bl	800fa88 <HAL_GetTick>
 8010ff6:	9b01      	ldr	r3, [sp, #4]
 8010ff8:	1ac0      	subs	r0, r0, r3
 8010ffa:	4b19      	ldr	r3, [pc, #100]	; (8011060 <HAL_RCC_ClockConfig+0x150>)
 8010ffc:	4298      	cmp	r0, r3
 8010ffe:	d9f1      	bls.n	8010fe4 <HAL_RCC_ClockConfig+0xd4>
 8011000:	e7d0      	b.n	8010fa4 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8011002:	2a02      	cmp	r2, #2
 8011004:	d103      	bne.n	801100e <HAL_RCC_ClockConfig+0xfe>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	019b      	lsls	r3, r3, #6
 801100a:	d4e3      	bmi.n	8010fd4 <HAL_RCC_ClockConfig+0xc4>
 801100c:	e785      	b.n	8010f1a <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 801100e:	2a00      	cmp	r2, #0
 8011010:	d103      	bne.n	801101a <HAL_RCC_ClockConfig+0x10a>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8011012:	683b      	ldr	r3, [r7, #0]
 8011014:	055b      	lsls	r3, r3, #21
 8011016:	d4dd      	bmi.n	8010fd4 <HAL_RCC_ClockConfig+0xc4>
 8011018:	e77f      	b.n	8010f1a <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 801101a:	2302      	movs	r3, #2
 801101c:	2a03      	cmp	r2, #3
 801101e:	d103      	bne.n	8011028 <HAL_RCC_ClockConfig+0x118>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8011020:	6e39      	ldr	r1, [r7, #96]	; 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8011022:	4219      	tst	r1, r3
 8011024:	d1d6      	bne.n	8010fd4 <HAL_RCC_ClockConfig+0xc4>
 8011026:	e778      	b.n	8010f1a <HAL_RCC_ClockConfig+0xa>
 8011028:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 801102a:	e7fa      	b.n	8011022 <HAL_RCC_ClockConfig+0x112>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801102c:	f7fe fd2c 	bl	800fa88 <HAL_GetTick>
 8011030:	9b01      	ldr	r3, [sp, #4]
 8011032:	1ac0      	subs	r0, r0, r3
 8011034:	4b0a      	ldr	r3, [pc, #40]	; (8011060 <HAL_RCC_ClockConfig+0x150>)
 8011036:	4298      	cmp	r0, r3
 8011038:	d988      	bls.n	8010f4c <HAL_RCC_ClockConfig+0x3c>
 801103a:	e7b3      	b.n	8010fa4 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 801103c:	68a3      	ldr	r3, [r4, #8]
 801103e:	4a0a      	ldr	r2, [pc, #40]	; (8011068 <HAL_RCC_ClockConfig+0x158>)
 8011040:	4013      	ands	r3, r2
 8011042:	68ea      	ldr	r2, [r5, #12]
 8011044:	4313      	orrs	r3, r2
 8011046:	60a3      	str	r3, [r4, #8]
 8011048:	e788      	b.n	8010f5c <HAL_RCC_ClockConfig+0x4c>
 801104a:	46c0      	nop			; (mov r8, r8)
 801104c:	40022000 	.word	0x40022000
 8011050:	40021000 	.word	0x40021000
 8011054:	080132b8 	.word	0x080132b8
 8011058:	200007b0 	.word	0x200007b0
 801105c:	200007b8 	.word	0x200007b8
 8011060:	00001388 	.word	0x00001388
 8011064:	fffff0ff 	.word	0xfffff0ff
 8011068:	ffff8fff 	.word	0xffff8fff

0801106c <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 801106c:	4b06      	ldr	r3, [pc, #24]	; (8011088 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 801106e:	4a07      	ldr	r2, [pc, #28]	; (801108c <HAL_RCC_GetPCLK1Freq+0x20>)
 8011070:	689b      	ldr	r3, [r3, #8]
 8011072:	045b      	lsls	r3, r3, #17
 8011074:	0f5b      	lsrs	r3, r3, #29
 8011076:	009b      	lsls	r3, r3, #2
 8011078:	589b      	ldr	r3, [r3, r2]
 801107a:	221f      	movs	r2, #31
 801107c:	4013      	ands	r3, r2
 801107e:	4a04      	ldr	r2, [pc, #16]	; (8011090 <HAL_RCC_GetPCLK1Freq+0x24>)
 8011080:	6810      	ldr	r0, [r2, #0]
 8011082:	40d8      	lsrs	r0, r3
}
 8011084:	4770      	bx	lr
 8011086:	46c0      	nop			; (mov r8, r8)
 8011088:	40021000 	.word	0x40021000
 801108c:	080132f8 	.word	0x080132f8
 8011090:	200007b0 	.word	0x200007b0

08011094 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8011094:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011096:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8011098:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 801109a:	2000      	movs	r0, #0
{
 801109c:	b085      	sub	sp, #20
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801109e:	039b      	lsls	r3, r3, #14
 80110a0:	d53c      	bpl.n	801111c <HAL_RCCEx_PeriphCLKConfig+0x88>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80110a2:	2280      	movs	r2, #128	; 0x80
 80110a4:	4d97      	ldr	r5, [pc, #604]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80110a6:	0552      	lsls	r2, r2, #21
 80110a8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80110aa:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80110ac:	4213      	tst	r3, r2
 80110ae:	d108      	bne.n	80110c2 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80110b0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80110b2:	4313      	orrs	r3, r2
 80110b4:	63eb      	str	r3, [r5, #60]	; 0x3c
 80110b6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80110b8:	4013      	ands	r3, r2
 80110ba:	9303      	str	r3, [sp, #12]
 80110bc:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80110be:	2301      	movs	r3, #1
 80110c0:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80110c2:	2780      	movs	r7, #128	; 0x80
 80110c4:	4e90      	ldr	r6, [pc, #576]	; (8011308 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 80110c6:	007f      	lsls	r7, r7, #1
 80110c8:	6833      	ldr	r3, [r6, #0]
 80110ca:	433b      	orrs	r3, r7
 80110cc:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80110ce:	f7fe fcdb 	bl	800fa88 <HAL_GetTick>
 80110d2:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80110d4:	6833      	ldr	r3, [r6, #0]
 80110d6:	423b      	tst	r3, r7
 80110d8:	d012      	beq.n	8011100 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80110da:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80110dc:	23c0      	movs	r3, #192	; 0xc0
 80110de:	0011      	movs	r1, r2
 80110e0:	009b      	lsls	r3, r3, #2
 80110e2:	4e8a      	ldr	r6, [pc, #552]	; (801130c <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80110e4:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80110e6:	421a      	tst	r2, r3
 80110e8:	d003      	beq.n	80110f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80110ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80110ec:	4299      	cmp	r1, r3
 80110ee:	d000      	beq.n	80110f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 80110f0:	e0e9      	b.n	80112c6 <HAL_RCCEx_PeriphCLKConfig+0x232>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80110f2:	6deb      	ldr	r3, [r5, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80110f4:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80110f6:	401e      	ands	r6, r3
 80110f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80110fa:	431e      	orrs	r6, r3
 80110fc:	65ee      	str	r6, [r5, #92]	; 0x5c
 80110fe:	e006      	b.n	801110e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8011100:	f7fe fcc2 	bl	800fa88 <HAL_GetTick>
 8011104:	9b01      	ldr	r3, [sp, #4]
 8011106:	1ac0      	subs	r0, r0, r3
 8011108:	2802      	cmp	r0, #2
 801110a:	d9e3      	bls.n	80110d4 <HAL_RCCEx_PeriphCLKConfig+0x40>
        ret = HAL_TIMEOUT;
 801110c:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 801110e:	9b00      	ldr	r3, [sp, #0]
 8011110:	2b01      	cmp	r3, #1
 8011112:	d103      	bne.n	801111c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8011114:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8011116:	4a7e      	ldr	r2, [pc, #504]	; (8011310 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8011118:	4013      	ands	r3, r2
 801111a:	63eb      	str	r3, [r5, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801111c:	6823      	ldr	r3, [r4, #0]
 801111e:	07da      	lsls	r2, r3, #31
 8011120:	d506      	bpl.n	8011130 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8011122:	2503      	movs	r5, #3
 8011124:	4977      	ldr	r1, [pc, #476]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011126:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011128:	43aa      	bics	r2, r5
 801112a:	6865      	ldr	r5, [r4, #4]
 801112c:	432a      	orrs	r2, r5
 801112e:	654a      	str	r2, [r1, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8011130:	079a      	lsls	r2, r3, #30
 8011132:	d506      	bpl.n	8011142 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8011134:	250c      	movs	r5, #12
 8011136:	4973      	ldr	r1, [pc, #460]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011138:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801113a:	43aa      	bics	r2, r5
 801113c:	68a5      	ldr	r5, [r4, #8]
 801113e:	432a      	orrs	r2, r5
 8011140:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8011142:	075a      	lsls	r2, r3, #29
 8011144:	d506      	bpl.n	8011154 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8011146:	2530      	movs	r5, #48	; 0x30
 8011148:	496e      	ldr	r1, [pc, #440]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801114a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801114c:	43aa      	bics	r2, r5
 801114e:	68e5      	ldr	r5, [r4, #12]
 8011150:	432a      	orrs	r2, r5
 8011152:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8011154:	06da      	lsls	r2, r3, #27
 8011156:	d506      	bpl.n	8011166 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8011158:	496a      	ldr	r1, [pc, #424]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801115a:	4d6e      	ldr	r5, [pc, #440]	; (8011314 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 801115c:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 801115e:	402a      	ands	r2, r5
 8011160:	6925      	ldr	r5, [r4, #16]
 8011162:	432a      	orrs	r2, r5
 8011164:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8011166:	04da      	lsls	r2, r3, #19
 8011168:	d506      	bpl.n	8011178 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 801116a:	4966      	ldr	r1, [pc, #408]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801116c:	4d67      	ldr	r5, [pc, #412]	; (801130c <HAL_RCCEx_PeriphCLKConfig+0x278>)
 801116e:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011170:	402a      	ands	r2, r5
 8011172:	6965      	ldr	r5, [r4, #20]
 8011174:	432a      	orrs	r2, r5
 8011176:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8011178:	059a      	lsls	r2, r3, #22
 801117a:	d506      	bpl.n	801118a <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801117c:	4961      	ldr	r1, [pc, #388]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 801117e:	4d66      	ldr	r5, [pc, #408]	; (8011318 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8011180:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011182:	402a      	ands	r2, r5
 8011184:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8011186:	432a      	orrs	r2, r5
 8011188:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801118a:	055a      	lsls	r2, r3, #21
 801118c:	d506      	bpl.n	801119c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801118e:	495d      	ldr	r1, [pc, #372]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011190:	4d62      	ldr	r5, [pc, #392]	; (801131c <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8011192:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011194:	402a      	ands	r2, r5
 8011196:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8011198:	432a      	orrs	r2, r5
 801119a:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801119c:	069a      	lsls	r2, r3, #26
 801119e:	d506      	bpl.n	80111ae <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80111a0:	4958      	ldr	r1, [pc, #352]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111a2:	4d5f      	ldr	r5, [pc, #380]	; (8011320 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80111a4:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80111a6:	402a      	ands	r2, r5
 80111a8:	69a5      	ldr	r5, [r4, #24]
 80111aa:	432a      	orrs	r2, r5
 80111ac:	654a      	str	r2, [r1, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80111ae:	065a      	lsls	r2, r3, #25
 80111b0:	d506      	bpl.n	80111c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80111b2:	4954      	ldr	r1, [pc, #336]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111b4:	4d5b      	ldr	r5, [pc, #364]	; (8011324 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80111b6:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80111b8:	402a      	ands	r2, r5
 80111ba:	69e5      	ldr	r5, [r4, #28]
 80111bc:	432a      	orrs	r2, r5
 80111be:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80111c0:	045a      	lsls	r2, r3, #17
 80111c2:	d50f      	bpl.n	80111e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80111c4:	494f      	ldr	r1, [pc, #316]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111c6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80111c8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80111ca:	0092      	lsls	r2, r2, #2
 80111cc:	0892      	lsrs	r2, r2, #2
 80111ce:	432a      	orrs	r2, r5
 80111d0:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80111d2:	2280      	movs	r2, #128	; 0x80
 80111d4:	05d2      	lsls	r2, r2, #23
 80111d6:	4295      	cmp	r5, r2
 80111d8:	d104      	bne.n	80111e4 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80111da:	2280      	movs	r2, #128	; 0x80
 80111dc:	68cd      	ldr	r5, [r1, #12]
 80111de:	0252      	lsls	r2, r2, #9
 80111e0:	432a      	orrs	r2, r5
 80111e2:	60ca      	str	r2, [r1, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80111e4:	031a      	lsls	r2, r3, #12
 80111e6:	d506      	bpl.n	80111f6 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80111e8:	2540      	movs	r5, #64	; 0x40
 80111ea:	4946      	ldr	r1, [pc, #280]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111ec:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80111ee:	43aa      	bics	r2, r5
 80111f0:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80111f2:	432a      	orrs	r2, r5
 80111f4:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80111f6:	029a      	lsls	r2, r3, #10
 80111f8:	d50f      	bpl.n	801121a <HAL_RCCEx_PeriphCLKConfig+0x186>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80111fa:	4942      	ldr	r1, [pc, #264]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80111fc:	4e4a      	ldr	r6, [pc, #296]	; (8011328 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80111fe:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8011200:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8011202:	4032      	ands	r2, r6
 8011204:	432a      	orrs	r2, r5
 8011206:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8011208:	2280      	movs	r2, #128	; 0x80
 801120a:	03d2      	lsls	r2, r2, #15
 801120c:	4295      	cmp	r5, r2
 801120e:	d104      	bne.n	801121a <HAL_RCCEx_PeriphCLKConfig+0x186>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011210:	2280      	movs	r2, #128	; 0x80
 8011212:	68cd      	ldr	r5, [r1, #12]
 8011214:	0452      	lsls	r2, r2, #17
 8011216:	432a      	orrs	r2, r5
 8011218:	60ca      	str	r2, [r1, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 801121a:	025a      	lsls	r2, r3, #9
 801121c:	d50d      	bpl.n	801123a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 801121e:	4d39      	ldr	r5, [pc, #228]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011220:	4e42      	ldr	r6, [pc, #264]	; (801132c <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8011222:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8011224:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8011226:	4031      	ands	r1, r6
 8011228:	4311      	orrs	r1, r2
 801122a:	6569      	str	r1, [r5, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 801122c:	2180      	movs	r1, #128	; 0x80
 801122e:	0449      	lsls	r1, r1, #17
 8011230:	428a      	cmp	r2, r1
 8011232:	d102      	bne.n	801123a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011234:	68e9      	ldr	r1, [r5, #12]
 8011236:	430a      	orrs	r2, r1
 8011238:	60ea      	str	r2, [r5, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 801123a:	051a      	lsls	r2, r3, #20
 801123c:	d50d      	bpl.n	801125a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 801123e:	2603      	movs	r6, #3
 8011240:	4930      	ldr	r1, [pc, #192]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011242:	6a25      	ldr	r5, [r4, #32]
 8011244:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8011246:	43b2      	bics	r2, r6
 8011248:	432a      	orrs	r2, r5
 801124a:	658a      	str	r2, [r1, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 801124c:	2d01      	cmp	r5, #1
 801124e:	d104      	bne.n	801125a <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8011250:	2280      	movs	r2, #128	; 0x80
 8011252:	68cd      	ldr	r5, [r1, #12]
 8011254:	0252      	lsls	r2, r2, #9
 8011256:	432a      	orrs	r2, r5
 8011258:	60ca      	str	r2, [r1, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 801125a:	049a      	lsls	r2, r3, #18
 801125c:	d50d      	bpl.n	801127a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 801125e:	260c      	movs	r6, #12
 8011260:	4928      	ldr	r1, [pc, #160]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011262:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011264:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8011266:	43b2      	bics	r2, r6
 8011268:	432a      	orrs	r2, r5
 801126a:	658a      	str	r2, [r1, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 801126c:	2d04      	cmp	r5, #4
 801126e:	d104      	bne.n	801127a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8011270:	2280      	movs	r2, #128	; 0x80
 8011272:	68cd      	ldr	r5, [r1, #12]
 8011274:	0252      	lsls	r2, r2, #9
 8011276:	432a      	orrs	r2, r5
 8011278:	60ca      	str	r2, [r1, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 801127a:	2580      	movs	r5, #128	; 0x80
 801127c:	046d      	lsls	r5, r5, #17
 801127e:	422b      	tst	r3, r5
 8011280:	d00d      	beq.n	801129e <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8011282:	4920      	ldr	r1, [pc, #128]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8011284:	4f26      	ldr	r7, [pc, #152]	; (8011320 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8011286:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8011288:	6c66      	ldr	r6, [r4, #68]	; 0x44
 801128a:	403a      	ands	r2, r7
 801128c:	4332      	orrs	r2, r6
 801128e:	658a      	str	r2, [r1, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8011290:	2280      	movs	r2, #128	; 0x80
 8011292:	0192      	lsls	r2, r2, #6
 8011294:	4296      	cmp	r6, r2
 8011296:	d102      	bne.n	801129e <HAL_RCCEx_PeriphCLKConfig+0x20a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8011298:	68ca      	ldr	r2, [r1, #12]
 801129a:	4315      	orrs	r5, r2
 801129c:	60cd      	str	r5, [r1, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 801129e:	019b      	lsls	r3, r3, #6
 80112a0:	d50f      	bpl.n	80112c2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80112a2:	4a18      	ldr	r2, [pc, #96]	; (8011304 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 80112a4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80112a6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80112a8:	4c18      	ldr	r4, [pc, #96]	; (801130c <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80112aa:	4023      	ands	r3, r4
 80112ac:	430b      	orrs	r3, r1
 80112ae:	6593      	str	r3, [r2, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80112b0:	2380      	movs	r3, #128	; 0x80
 80112b2:	005b      	lsls	r3, r3, #1
 80112b4:	4299      	cmp	r1, r3
 80112b6:	d104      	bne.n	80112c2 <HAL_RCCEx_PeriphCLKConfig+0x22e>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80112b8:	2380      	movs	r3, #128	; 0x80
 80112ba:	68d1      	ldr	r1, [r2, #12]
 80112bc:	045b      	lsls	r3, r3, #17
 80112be:	430b      	orrs	r3, r1
 80112c0:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80112c2:	b005      	add	sp, #20
 80112c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_BACKUPRESET_FORCE();
 80112c6:	2380      	movs	r3, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80112c8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 80112ca:	6de8      	ldr	r0, [r5, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80112cc:	0011      	movs	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 80112ce:	025b      	lsls	r3, r3, #9
 80112d0:	4303      	orrs	r3, r0
 80112d2:	65eb      	str	r3, [r5, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80112d4:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80112d6:	4816      	ldr	r0, [pc, #88]	; (8011330 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80112d8:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 80112da:	4003      	ands	r3, r0
 80112dc:	65eb      	str	r3, [r5, #92]	; 0x5c
        RCC->BDCR = tmpregister;
 80112de:	65e9      	str	r1, [r5, #92]	; 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80112e0:	07d3      	lsls	r3, r2, #31
 80112e2:	d400      	bmi.n	80112e6 <HAL_RCCEx_PeriphCLKConfig+0x252>
 80112e4:	e705      	b.n	80110f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
        tickstart = HAL_GetTick();
 80112e6:	f7fe fbcf 	bl	800fa88 <HAL_GetTick>
 80112ea:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80112ec:	2202      	movs	r2, #2
 80112ee:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 80112f0:	4213      	tst	r3, r2
 80112f2:	d000      	beq.n	80112f6 <HAL_RCCEx_PeriphCLKConfig+0x262>
 80112f4:	e6fd      	b.n	80110f2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80112f6:	f7fe fbc7 	bl	800fa88 <HAL_GetTick>
 80112fa:	4b0e      	ldr	r3, [pc, #56]	; (8011334 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 80112fc:	1bc0      	subs	r0, r0, r7
 80112fe:	4298      	cmp	r0, r3
 8011300:	d9f4      	bls.n	80112ec <HAL_RCCEx_PeriphCLKConfig+0x258>
 8011302:	e703      	b.n	801110c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8011304:	40021000 	.word	0x40021000
 8011308:	40007000 	.word	0x40007000
 801130c:	fffffcff 	.word	0xfffffcff
 8011310:	efffffff 	.word	0xefffffff
 8011314:	fffff3ff 	.word	0xfffff3ff
 8011318:	fff3ffff 	.word	0xfff3ffff
 801131c:	ffcfffff 	.word	0xffcfffff
 8011320:	ffffcfff 	.word	0xffffcfff
 8011324:	ffff3fff 	.word	0xffff3fff
 8011328:	ffbfffff 	.word	0xffbfffff
 801132c:	feffffff 	.word	0xfeffffff
 8011330:	fffeffff 	.word	0xfffeffff
 8011334:	00001388 	.word	0x00001388

08011338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011338:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801133a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801133e:	2201      	movs	r2, #1
 8011340:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011344:	6801      	ldr	r1, [r0, #0]
 8011346:	4d13      	ldr	r5, [pc, #76]	; (8011394 <UART_EndRxTransfer+0x5c>)
 8011348:	680b      	ldr	r3, [r1, #0]
 801134a:	402b      	ands	r3, r5
 801134c:	600b      	str	r3, [r1, #0]
 801134e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011352:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011356:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801135a:	6802      	ldr	r2, [r0, #0]
 801135c:	4c0e      	ldr	r4, [pc, #56]	; (8011398 <UART_EndRxTransfer+0x60>)
 801135e:	6893      	ldr	r3, [r2, #8]
 8011360:	4023      	ands	r3, r4
 8011362:	6093      	str	r3, [r2, #8]
 8011364:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011368:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 801136a:	2b01      	cmp	r3, #1
 801136c:	d10a      	bne.n	8011384 <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801136e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011372:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011376:	2410      	movs	r4, #16
 8011378:	6802      	ldr	r2, [r0, #0]
 801137a:	6813      	ldr	r3, [r2, #0]
 801137c:	43a3      	bics	r3, r4
 801137e:	6013      	str	r3, [r2, #0]
 8011380:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011384:	0003      	movs	r3, r0
 8011386:	2220      	movs	r2, #32
 8011388:	338c      	adds	r3, #140	; 0x8c
 801138a:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801138c:	2300      	movs	r3, #0
 801138e:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011390:	6743      	str	r3, [r0, #116]	; 0x74
}
 8011392:	bd30      	pop	{r4, r5, pc}
 8011394:	fffffedf 	.word	0xfffffedf
 8011398:	effffffe 	.word	0xeffffffe

0801139c <HAL_UART_AbortReceive>:
{
 801139c:	b570      	push	{r4, r5, r6, lr}
 801139e:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113a0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113a4:	2201      	movs	r2, #1
 80113a6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 80113aa:	6821      	ldr	r1, [r4, #0]
 80113ac:	4d29      	ldr	r5, [pc, #164]	; (8011454 <HAL_UART_AbortReceive+0xb8>)
 80113ae:	680b      	ldr	r3, [r1, #0]
 80113b0:	402b      	ands	r3, r5
 80113b2:	600b      	str	r3, [r1, #0]
 80113b4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113b8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113bc:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 80113c0:	6822      	ldr	r2, [r4, #0]
 80113c2:	4825      	ldr	r0, [pc, #148]	; (8011458 <HAL_UART_AbortReceive+0xbc>)
 80113c4:	6893      	ldr	r3, [r2, #8]
 80113c6:	4003      	ands	r3, r0
 80113c8:	6093      	str	r3, [r2, #8]
 80113ca:	f381 8810 	msr	PRIMASK, r1
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80113ce:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80113d0:	2b01      	cmp	r3, #1
 80113d2:	d10a      	bne.n	80113ea <HAL_UART_AbortReceive+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113d4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113d8:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80113dc:	2010      	movs	r0, #16
 80113de:	6822      	ldr	r2, [r4, #0]
 80113e0:	6813      	ldr	r3, [r2, #0]
 80113e2:	4383      	bics	r3, r0
 80113e4:	6013      	str	r3, [r2, #0]
 80113e6:	f381 8810 	msr	PRIMASK, r1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80113ea:	2140      	movs	r1, #64	; 0x40
 80113ec:	6823      	ldr	r3, [r4, #0]
 80113ee:	689b      	ldr	r3, [r3, #8]
 80113f0:	420b      	tst	r3, r1
 80113f2:	d01e      	beq.n	8011432 <HAL_UART_AbortReceive+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80113f4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80113f8:	2301      	movs	r3, #1
 80113fa:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80113fe:	0025      	movs	r5, r4
 8011400:	cd04      	ldmia	r5!, {r2}
 8011402:	6893      	ldr	r3, [r2, #8]
 8011404:	438b      	bics	r3, r1
 8011406:	6093      	str	r3, [r2, #8]
 8011408:	f380 8810 	msr	PRIMASK, r0
    if (huart->hdmarx != NULL)
 801140c:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 801140e:	2800      	cmp	r0, #0
 8011410:	d00f      	beq.n	8011432 <HAL_UART_AbortReceive+0x96>
      huart->hdmarx->XferAbortCallback = NULL;
 8011412:	2300      	movs	r3, #0
 8011414:	6383      	str	r3, [r0, #56]	; 0x38
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8011416:	f7fe fca3 	bl	800fd60 <HAL_DMA_Abort>
 801141a:	2800      	cmp	r0, #0
 801141c:	d009      	beq.n	8011432 <HAL_UART_AbortReceive+0x96>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801141e:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 8011420:	f7fe fd0e 	bl	800fe40 <HAL_DMA_GetError>
 8011424:	2820      	cmp	r0, #32
 8011426:	d104      	bne.n	8011432 <HAL_UART_AbortReceive+0x96>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8011428:	2310      	movs	r3, #16
 801142a:	3490      	adds	r4, #144	; 0x90
 801142c:	6023      	str	r3, [r4, #0]
          return HAL_TIMEOUT;
 801142e:	381d      	subs	r0, #29
}
 8011430:	bd70      	pop	{r4, r5, r6, pc}
  huart->RxXferCount = 0U;
 8011432:	0023      	movs	r3, r4
 8011434:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8011436:	220f      	movs	r2, #15
  huart->RxXferCount = 0U;
 8011438:	335e      	adds	r3, #94	; 0x5e
 801143a:	8018      	strh	r0, [r3, #0]
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 801143c:	6823      	ldr	r3, [r4, #0]
 801143e:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011440:	6999      	ldr	r1, [r3, #24]
 8011442:	3a07      	subs	r2, #7
 8011444:	430a      	orrs	r2, r1
 8011446:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 8011448:	0023      	movs	r3, r4
 801144a:	2220      	movs	r2, #32
 801144c:	338c      	adds	r3, #140	; 0x8c
 801144e:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011450:	66e0      	str	r0, [r4, #108]	; 0x6c
  return HAL_OK;
 8011452:	e7ed      	b.n	8011430 <HAL_UART_AbortReceive+0x94>
 8011454:	fffffedf 	.word	0xfffffedf
 8011458:	effffffe 	.word	0xeffffffe

0801145c <HAL_UART_TxCpltCallback>:
 801145c:	4770      	bx	lr

0801145e <HAL_UART_ErrorCallback>:
 801145e:	4770      	bx	lr

08011460 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011460:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8011462:	2300      	movs	r3, #0
 8011464:	0002      	movs	r2, r0
{
 8011466:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8011468:	325e      	adds	r2, #94	; 0x5e
 801146a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 801146c:	3a08      	subs	r2, #8
 801146e:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011470:	f7ff fff5 	bl	801145e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011474:	bd10      	pop	{r4, pc}

08011476 <HAL_UARTEx_RxEventCallback>:
}
 8011476:	4770      	bx	lr

08011478 <HAL_UART_IRQHandler>:
{
 8011478:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801147a:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801147c:	4dc0      	ldr	r5, [pc, #768]	; (8011780 <HAL_UART_IRQHandler+0x308>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801147e:	69cb      	ldr	r3, [r1, #28]
{
 8011480:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011482:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011484:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 8011486:	422b      	tst	r3, r5
 8011488:	d110      	bne.n	80114ac <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801148a:	2520      	movs	r5, #32
 801148c:	422b      	tst	r3, r5
 801148e:	d100      	bne.n	8011492 <HAL_UART_IRQHandler+0x1a>
 8011490:	e09a      	b.n	80115c8 <HAL_UART_IRQHandler+0x150>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011492:	2680      	movs	r6, #128	; 0x80
 8011494:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011496:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011498:	4006      	ands	r6, r0
 801149a:	4335      	orrs	r5, r6
 801149c:	d100      	bne.n	80114a0 <HAL_UART_IRQHandler+0x28>
 801149e:	e093      	b.n	80115c8 <HAL_UART_IRQHandler+0x150>
      if (huart->RxISR != NULL)
 80114a0:	6f63      	ldr	r3, [r4, #116]	; 0x74
      huart->TxISR(huart);
 80114a2:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d000      	beq.n	80114aa <HAL_UART_IRQHandler+0x32>
 80114a8:	e083      	b.n	80115b2 <HAL_UART_IRQHandler+0x13a>
 80114aa:	e083      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80114ac:	4db5      	ldr	r5, [pc, #724]	; (8011784 <HAL_UART_IRQHandler+0x30c>)
 80114ae:	4005      	ands	r5, r0
 80114b0:	46ac      	mov	ip, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80114b2:	4666      	mov	r6, ip
 80114b4:	4db4      	ldr	r5, [pc, #720]	; (8011788 <HAL_UART_IRQHandler+0x310>)
 80114b6:	4015      	ands	r5, r2
 80114b8:	4335      	orrs	r5, r6
 80114ba:	d100      	bne.n	80114be <HAL_UART_IRQHandler+0x46>
 80114bc:	e084      	b.n	80115c8 <HAL_UART_IRQHandler+0x150>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80114be:	2501      	movs	r5, #1
 80114c0:	422b      	tst	r3, r5
 80114c2:	d007      	beq.n	80114d4 <HAL_UART_IRQHandler+0x5c>
 80114c4:	05d6      	lsls	r6, r2, #23
 80114c6:	d505      	bpl.n	80114d4 <HAL_UART_IRQHandler+0x5c>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80114c8:	0026      	movs	r6, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80114ca:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80114cc:	3690      	adds	r6, #144	; 0x90
 80114ce:	6837      	ldr	r7, [r6, #0]
 80114d0:	433d      	orrs	r5, r7
 80114d2:	6035      	str	r5, [r6, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80114d4:	0025      	movs	r5, r4
 80114d6:	2602      	movs	r6, #2
 80114d8:	3590      	adds	r5, #144	; 0x90
 80114da:	9501      	str	r5, [sp, #4]
 80114dc:	4233      	tst	r3, r6
 80114de:	d007      	beq.n	80114f0 <HAL_UART_IRQHandler+0x78>
 80114e0:	07c5      	lsls	r5, r0, #31
 80114e2:	d505      	bpl.n	80114f0 <HAL_UART_IRQHandler+0x78>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80114e4:	9d01      	ldr	r5, [sp, #4]
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80114e6:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80114e8:	682f      	ldr	r7, [r5, #0]
 80114ea:	19b6      	adds	r6, r6, r6
 80114ec:	433e      	orrs	r6, r7
 80114ee:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80114f0:	2604      	movs	r6, #4
 80114f2:	4233      	tst	r3, r6
 80114f4:	d009      	beq.n	801150a <HAL_UART_IRQHandler+0x92>
 80114f6:	07c5      	lsls	r5, r0, #31
 80114f8:	d507      	bpl.n	801150a <HAL_UART_IRQHandler+0x92>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80114fa:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80114fc:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80114fe:	3790      	adds	r7, #144	; 0x90
 8011500:	683e      	ldr	r6, [r7, #0]
 8011502:	0035      	movs	r5, r6
 8011504:	2602      	movs	r6, #2
 8011506:	432e      	orrs	r6, r5
 8011508:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 801150a:	2608      	movs	r6, #8
 801150c:	4233      	tst	r3, r6
 801150e:	d00a      	beq.n	8011526 <HAL_UART_IRQHandler+0xae>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011510:	2720      	movs	r7, #32
 8011512:	4665      	mov	r5, ip
 8011514:	4017      	ands	r7, r2
 8011516:	432f      	orrs	r7, r5
 8011518:	d005      	beq.n	8011526 <HAL_UART_IRQHandler+0xae>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801151a:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801151c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801151e:	3790      	adds	r7, #144	; 0x90
 8011520:	683d      	ldr	r5, [r7, #0]
 8011522:	432e      	orrs	r6, r5
 8011524:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011526:	2780      	movs	r7, #128	; 0x80
 8011528:	0026      	movs	r6, r4
 801152a:	013f      	lsls	r7, r7, #4
 801152c:	3690      	adds	r6, #144	; 0x90
 801152e:	423b      	tst	r3, r7
 8011530:	d006      	beq.n	8011540 <HAL_UART_IRQHandler+0xc8>
 8011532:	0155      	lsls	r5, r2, #5
 8011534:	d504      	bpl.n	8011540 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011536:	620f      	str	r7, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011538:	2120      	movs	r1, #32
 801153a:	6837      	ldr	r7, [r6, #0]
 801153c:	4339      	orrs	r1, r7
 801153e:	6031      	str	r1, [r6, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011540:	6831      	ldr	r1, [r6, #0]
 8011542:	2900      	cmp	r1, #0
 8011544:	d036      	beq.n	80115b4 <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011546:	2120      	movs	r1, #32
 8011548:	420b      	tst	r3, r1
 801154a:	d00a      	beq.n	8011562 <HAL_UART_IRQHandler+0xea>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801154c:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801154e:	2280      	movs	r2, #128	; 0x80
 8011550:	0552      	lsls	r2, r2, #21
 8011552:	4010      	ands	r0, r2
 8011554:	4301      	orrs	r1, r0
 8011556:	d004      	beq.n	8011562 <HAL_UART_IRQHandler+0xea>
        if (huart->RxISR != NULL)
 8011558:	6f63      	ldr	r3, [r4, #116]	; 0x74
 801155a:	2b00      	cmp	r3, #0
 801155c:	d001      	beq.n	8011562 <HAL_UART_IRQHandler+0xea>
          huart->RxISR(huart);
 801155e:	0020      	movs	r0, r4
 8011560:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011562:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8011564:	9b01      	ldr	r3, [sp, #4]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011566:	2740      	movs	r7, #64	; 0x40
      errorcode = huart->ErrorCode;
 8011568:	681b      	ldr	r3, [r3, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801156a:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801156c:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801156e:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8011570:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8011572:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011574:	431e      	orrs	r6, r3
 8011576:	d022      	beq.n	80115be <HAL_UART_IRQHandler+0x146>
        UART_EndRxTransfer(huart);
 8011578:	f7ff fede 	bl	8011338 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801157c:	6823      	ldr	r3, [r4, #0]
 801157e:	689b      	ldr	r3, [r3, #8]
 8011580:	423b      	tst	r3, r7
 8011582:	d018      	beq.n	80115b6 <HAL_UART_IRQHandler+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011584:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011588:	2301      	movs	r3, #1
 801158a:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801158e:	0025      	movs	r5, r4
 8011590:	cd04      	ldmia	r5!, {r2}
 8011592:	6893      	ldr	r3, [r2, #8]
 8011594:	43bb      	bics	r3, r7
 8011596:	6093      	str	r3, [r2, #8]
 8011598:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 801159c:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 801159e:	2800      	cmp	r0, #0
 80115a0:	d009      	beq.n	80115b6 <HAL_UART_IRQHandler+0x13e>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80115a2:	4b7a      	ldr	r3, [pc, #488]	; (801178c <HAL_UART_IRQHandler+0x314>)
 80115a4:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80115a6:	f7fe fc13 	bl	800fdd0 <HAL_DMA_Abort_IT>
 80115aa:	2800      	cmp	r0, #0
 80115ac:	d002      	beq.n	80115b4 <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80115ae:	6fe8      	ldr	r0, [r5, #124]	; 0x7c
 80115b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80115b2:	4798      	blx	r3
}
 80115b4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 80115b6:	0020      	movs	r0, r4
 80115b8:	f7ff ff51 	bl	801145e <HAL_UART_ErrorCallback>
 80115bc:	e7fa      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
        HAL_UART_ErrorCallback(huart);
 80115be:	f7ff ff4e 	bl	801145e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80115c2:	9b01      	ldr	r3, [sp, #4]
 80115c4:	601e      	str	r6, [r3, #0]
 80115c6:	e7f5      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80115c8:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 80115ca:	2d01      	cmp	r5, #1
 80115cc:	d000      	beq.n	80115d0 <HAL_UART_IRQHandler+0x158>
 80115ce:	e09e      	b.n	801170e <HAL_UART_IRQHandler+0x296>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80115d0:	2610      	movs	r6, #16
 80115d2:	4233      	tst	r3, r6
 80115d4:	d100      	bne.n	80115d8 <HAL_UART_IRQHandler+0x160>
 80115d6:	e09a      	b.n	801170e <HAL_UART_IRQHandler+0x296>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80115d8:	4232      	tst	r2, r6
 80115da:	d100      	bne.n	80115de <HAL_UART_IRQHandler+0x166>
 80115dc:	e097      	b.n	801170e <HAL_UART_IRQHandler+0x296>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80115de:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80115e0:	688b      	ldr	r3, [r1, #8]
 80115e2:	2240      	movs	r2, #64	; 0x40
 80115e4:	0018      	movs	r0, r3
 80115e6:	4010      	ands	r0, r2
 80115e8:	4213      	tst	r3, r2
 80115ea:	d056      	beq.n	801169a <HAL_UART_IRQHandler+0x222>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80115ec:	1d20      	adds	r0, r4, #4
 80115ee:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80115f0:	6819      	ldr	r1, [r3, #0]
 80115f2:	684b      	ldr	r3, [r1, #4]
 80115f4:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d0dc      	beq.n	80115b4 <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80115fa:	0027      	movs	r7, r4
 80115fc:	375c      	adds	r7, #92	; 0x5c
 80115fe:	883f      	ldrh	r7, [r7, #0]
 8011600:	429f      	cmp	r7, r3
 8011602:	d9d7      	bls.n	80115b4 <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 8011604:	0027      	movs	r7, r4
 8011606:	375e      	adds	r7, #94	; 0x5e
 8011608:	803b      	strh	r3, [r7, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801160a:	6809      	ldr	r1, [r1, #0]
 801160c:	2320      	movs	r3, #32
 801160e:	000f      	movs	r7, r1
 8011610:	401f      	ands	r7, r3
 8011612:	9701      	str	r7, [sp, #4]
 8011614:	4219      	tst	r1, r3
 8011616:	d132      	bne.n	801167e <HAL_UART_IRQHandler+0x206>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011618:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801161c:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011620:	6821      	ldr	r1, [r4, #0]
 8011622:	4e5b      	ldr	r6, [pc, #364]	; (8011790 <HAL_UART_IRQHandler+0x318>)
 8011624:	6809      	ldr	r1, [r1, #0]
 8011626:	4031      	ands	r1, r6
 8011628:	6826      	ldr	r6, [r4, #0]
 801162a:	6031      	str	r1, [r6, #0]
 801162c:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011630:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011634:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011638:	6827      	ldr	r7, [r4, #0]
 801163a:	68b9      	ldr	r1, [r7, #8]
 801163c:	43a9      	bics	r1, r5
 801163e:	60b9      	str	r1, [r7, #8]
 8011640:	f38c 8810 	msr	PRIMASK, ip
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011644:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011648:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801164c:	6827      	ldr	r7, [r4, #0]
 801164e:	68b9      	ldr	r1, [r7, #8]
 8011650:	4391      	bics	r1, r2
 8011652:	60b9      	str	r1, [r7, #8]
 8011654:	f38c 8810 	msr	PRIMASK, ip
          huart->RxState = HAL_UART_STATE_READY;
 8011658:	0022      	movs	r2, r4
 801165a:	328c      	adds	r2, #140	; 0x8c
 801165c:	6013      	str	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801165e:	9b01      	ldr	r3, [sp, #4]
 8011660:	66e3      	str	r3, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011662:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011666:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801166a:	6822      	ldr	r2, [r4, #0]
 801166c:	350f      	adds	r5, #15
 801166e:	6813      	ldr	r3, [r2, #0]
 8011670:	43ab      	bics	r3, r5
 8011672:	6013      	str	r3, [r2, #0]
 8011674:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8011678:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 801167a:	f7fe fb71 	bl	800fd60 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801167e:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011680:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011682:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011684:	0023      	movs	r3, r4
 8011686:	325c      	adds	r2, #92	; 0x5c
 8011688:	335e      	adds	r3, #94	; 0x5e
 801168a:	881b      	ldrh	r3, [r3, #0]
 801168c:	8811      	ldrh	r1, [r2, #0]
 801168e:	1ac9      	subs	r1, r1, r3
 8011690:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8011692:	0020      	movs	r0, r4
 8011694:	f7ff feef 	bl	8011476 <HAL_UARTEx_RxEventCallback>
 8011698:	e78c      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801169a:	0022      	movs	r2, r4
 801169c:	325e      	adds	r2, #94	; 0x5e
 801169e:	8813      	ldrh	r3, [r2, #0]
      if ((huart->RxXferCount > 0U)
 80116a0:	8812      	ldrh	r2, [r2, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80116a2:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 80116a4:	2a00      	cmp	r2, #0
 80116a6:	d100      	bne.n	80116aa <HAL_UART_IRQHandler+0x232>
 80116a8:	e784      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80116aa:	0022      	movs	r2, r4
 80116ac:	325c      	adds	r2, #92	; 0x5c
 80116ae:	8811      	ldrh	r1, [r2, #0]
 80116b0:	1ac9      	subs	r1, r1, r3
 80116b2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80116b4:	2900      	cmp	r1, #0
 80116b6:	d100      	bne.n	80116ba <HAL_UART_IRQHandler+0x242>
 80116b8:	e77c      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80116ba:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116be:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80116c2:	6822      	ldr	r2, [r4, #0]
 80116c4:	4e33      	ldr	r6, [pc, #204]	; (8011794 <HAL_UART_IRQHandler+0x31c>)
 80116c6:	6813      	ldr	r3, [r2, #0]
 80116c8:	4033      	ands	r3, r6
 80116ca:	6013      	str	r3, [r2, #0]
 80116cc:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80116d0:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116d4:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80116d8:	6822      	ldr	r2, [r4, #0]
 80116da:	4e2f      	ldr	r6, [pc, #188]	; (8011798 <HAL_UART_IRQHandler+0x320>)
 80116dc:	6893      	ldr	r3, [r2, #8]
 80116de:	4033      	ands	r3, r6
 80116e0:	6093      	str	r3, [r2, #8]
 80116e2:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 80116e6:	0023      	movs	r3, r4
 80116e8:	2220      	movs	r2, #32
 80116ea:	338c      	adds	r3, #140	; 0x8c
 80116ec:	601a      	str	r2, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80116ee:	66e0      	str	r0, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80116f0:	6760      	str	r0, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80116f2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116f6:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80116fa:	2510      	movs	r5, #16
 80116fc:	6822      	ldr	r2, [r4, #0]
 80116fe:	6813      	ldr	r3, [r2, #0]
 8011700:	43ab      	bics	r3, r5
 8011702:	6013      	str	r3, [r2, #0]
 8011704:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011708:	2302      	movs	r3, #2
 801170a:	6723      	str	r3, [r4, #112]	; 0x70
 801170c:	e7c1      	b.n	8011692 <HAL_UART_IRQHandler+0x21a>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801170e:	2580      	movs	r5, #128	; 0x80
 8011710:	036d      	lsls	r5, r5, #13
 8011712:	422b      	tst	r3, r5
 8011714:	d006      	beq.n	8011724 <HAL_UART_IRQHandler+0x2ac>
 8011716:	0246      	lsls	r6, r0, #9
 8011718:	d504      	bpl.n	8011724 <HAL_UART_IRQHandler+0x2ac>
    HAL_UARTEx_WakeupCallback(huart);
 801171a:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801171c:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 801171e:	f000 fee5 	bl	80124ec <HAL_UARTEx_WakeupCallback>
    return;
 8011722:	e747      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8011724:	2180      	movs	r1, #128	; 0x80
 8011726:	420b      	tst	r3, r1
 8011728:	d007      	beq.n	801173a <HAL_UART_IRQHandler+0x2c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801172a:	2580      	movs	r5, #128	; 0x80
 801172c:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801172e:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8011730:	4028      	ands	r0, r5
 8011732:	4308      	orrs	r0, r1
 8011734:	d001      	beq.n	801173a <HAL_UART_IRQHandler+0x2c2>
    if (huart->TxISR != NULL)
 8011736:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8011738:	e6b3      	b.n	80114a2 <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801173a:	2140      	movs	r1, #64	; 0x40
 801173c:	420b      	tst	r3, r1
 801173e:	d016      	beq.n	801176e <HAL_UART_IRQHandler+0x2f6>
 8011740:	420a      	tst	r2, r1
 8011742:	d014      	beq.n	801176e <HAL_UART_IRQHandler+0x2f6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011744:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011748:	2301      	movs	r3, #1
 801174a:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801174e:	6822      	ldr	r2, [r4, #0]
 8011750:	6813      	ldr	r3, [r2, #0]
 8011752:	438b      	bics	r3, r1
 8011754:	6013      	str	r3, [r2, #0]
 8011756:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801175a:	0023      	movs	r3, r4
 801175c:	2220      	movs	r2, #32
 801175e:	3388      	adds	r3, #136	; 0x88
 8011760:	601a      	str	r2, [r3, #0]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8011762:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011764:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8011766:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 8011768:	f7ff fe78 	bl	801145c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801176c:	e722      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801176e:	0219      	lsls	r1, r3, #8
 8011770:	d514      	bpl.n	801179c <HAL_UART_IRQHandler+0x324>
 8011772:	0051      	lsls	r1, r2, #1
 8011774:	d512      	bpl.n	801179c <HAL_UART_IRQHandler+0x324>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8011776:	0020      	movs	r0, r4
 8011778:	f000 feba 	bl	80124f0 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 801177c:	e71a      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
 801177e:	46c0      	nop			; (mov r8, r8)
 8011780:	0000080f 	.word	0x0000080f
 8011784:	10000001 	.word	0x10000001
 8011788:	04000120 	.word	0x04000120
 801178c:	08011461 	.word	0x08011461
 8011790:	fffffeff 	.word	0xfffffeff
 8011794:	fffffedf 	.word	0xfffffedf
 8011798:	effffffe 	.word	0xeffffffe
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801179c:	01db      	lsls	r3, r3, #7
 801179e:	d400      	bmi.n	80117a2 <HAL_UART_IRQHandler+0x32a>
 80117a0:	e708      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
 80117a2:	2a00      	cmp	r2, #0
 80117a4:	db00      	blt.n	80117a8 <HAL_UART_IRQHandler+0x330>
 80117a6:	e705      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 80117a8:	0020      	movs	r0, r4
 80117aa:	f000 fea0 	bl	80124ee <HAL_UARTEx_RxFifoFullCallback>
    return;
 80117ae:	e701      	b.n	80115b4 <HAL_UART_IRQHandler+0x13c>

080117b0 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 80117b0:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80117b2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117b6:	2301      	movs	r3, #1
 80117b8:	f383 8810 	msr	PRIMASK, r3
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80117bc:	6801      	ldr	r1, [r0, #0]
 80117be:	4d25      	ldr	r5, [pc, #148]	; (8011854 <UART_RxISR_16BIT.part.0+0xa4>)
 80117c0:	680a      	ldr	r2, [r1, #0]
 80117c2:	402a      	ands	r2, r5
 80117c4:	600a      	str	r2, [r1, #0]
 80117c6:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80117ca:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80117ce:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80117d2:	6801      	ldr	r1, [r0, #0]
 80117d4:	688a      	ldr	r2, [r1, #8]
 80117d6:	439a      	bics	r2, r3
 80117d8:	608a      	str	r2, [r1, #8]
 80117da:	f384 8810 	msr	PRIMASK, r4

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80117de:	0002      	movs	r2, r0
 80117e0:	2120      	movs	r1, #32
 80117e2:	328c      	adds	r2, #140	; 0x8c
 80117e4:	6011      	str	r1, [r2, #0]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80117e6:	2200      	movs	r2, #0

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80117e8:	491b      	ldr	r1, [pc, #108]	; (8011858 <UART_RxISR_16BIT.part.0+0xa8>)
      huart->RxISR = NULL;
 80117ea:	6742      	str	r2, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80117ec:	6702      	str	r2, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80117ee:	6802      	ldr	r2, [r0, #0]
 80117f0:	428a      	cmp	r2, r1
 80117f2:	d010      	beq.n	8011816 <UART_RxISR_16BIT.part.0+0x66>
 80117f4:	4919      	ldr	r1, [pc, #100]	; (801185c <UART_RxISR_16BIT.part.0+0xac>)
 80117f6:	428a      	cmp	r2, r1
 80117f8:	d00d      	beq.n	8011816 <UART_RxISR_16BIT.part.0+0x66>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80117fa:	6852      	ldr	r2, [r2, #4]
 80117fc:	0212      	lsls	r2, r2, #8
 80117fe:	d50a      	bpl.n	8011816 <UART_RxISR_16BIT.part.0+0x66>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011800:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011804:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011808:	6802      	ldr	r2, [r0, #0]
 801180a:	4c15      	ldr	r4, [pc, #84]	; (8011860 <UART_RxISR_16BIT.part.0+0xb0>)
 801180c:	6813      	ldr	r3, [r2, #0]
 801180e:	4023      	ands	r3, r4
 8011810:	6013      	str	r3, [r2, #0]
 8011812:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011816:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8011818:	2b01      	cmp	r3, #1
 801181a:	d117      	bne.n	801184c <UART_RxISR_16BIT.part.0+0x9c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801181c:	2200      	movs	r2, #0
 801181e:	66c2      	str	r2, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011820:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011824:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011828:	6801      	ldr	r1, [r0, #0]
 801182a:	330f      	adds	r3, #15
 801182c:	680a      	ldr	r2, [r1, #0]
 801182e:	439a      	bics	r2, r3
 8011830:	600a      	str	r2, [r1, #0]
 8011832:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011836:	6802      	ldr	r2, [r0, #0]
 8011838:	69d1      	ldr	r1, [r2, #28]
 801183a:	4219      	tst	r1, r3
 801183c:	d000      	beq.n	8011840 <UART_RxISR_16BIT.part.0+0x90>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801183e:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011840:	0003      	movs	r3, r0
 8011842:	335c      	adds	r3, #92	; 0x5c
 8011844:	8819      	ldrh	r1, [r3, #0]
 8011846:	f7ff fe16 	bl	8011476 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801184a:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_RxCpltCallback(huart);
 801184c:	f7fc fb82 	bl	800df54 <HAL_UART_RxCpltCallback>
}
 8011850:	e7fb      	b.n	801184a <UART_RxISR_16BIT.part.0+0x9a>
 8011852:	46c0      	nop			; (mov r8, r8)
 8011854:	fffffedf 	.word	0xfffffedf
 8011858:	40008000 	.word	0x40008000
 801185c:	40008400 	.word	0x40008400
 8011860:	fbffffff 	.word	0xfbffffff

08011864 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011864:	0003      	movs	r3, r0
 8011866:	338c      	adds	r3, #140	; 0x8c
 8011868:	681a      	ldr	r2, [r3, #0]
{
 801186a:	b510      	push	{r4, lr}
 801186c:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801186e:	2a22      	cmp	r2, #34	; 0x22
 8011870:	d114      	bne.n	801189c <UART_RxISR_16BIT+0x38>
  uint16_t uhMask = huart->Mask;
 8011872:	0001      	movs	r1, r0
 8011874:	3160      	adds	r1, #96	; 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011876:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8011878:	8809      	ldrh	r1, [r1, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801187a:	6d83      	ldr	r3, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 801187c:	400a      	ands	r2, r1
 801187e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8011880:	0002      	movs	r2, r0
    huart->pRxBuffPtr += 2U;
 8011882:	3302      	adds	r3, #2
 8011884:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8011886:	325e      	adds	r2, #94	; 0x5e
 8011888:	8813      	ldrh	r3, [r2, #0]
 801188a:	3b01      	subs	r3, #1
 801188c:	b29b      	uxth	r3, r3
 801188e:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8011890:	8813      	ldrh	r3, [r2, #0]
 8011892:	2b00      	cmp	r3, #0
 8011894:	d101      	bne.n	801189a <UART_RxISR_16BIT+0x36>
 8011896:	f7ff ff8b 	bl	80117b0 <UART_RxISR_16BIT.part.0>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801189a:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801189c:	2208      	movs	r2, #8
 801189e:	6999      	ldr	r1, [r3, #24]
 80118a0:	430a      	orrs	r2, r1
 80118a2:	619a      	str	r2, [r3, #24]
}
 80118a4:	e7f9      	b.n	801189a <UART_RxISR_16BIT+0x36>

080118a6 <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118a6:	0003      	movs	r3, r0
 80118a8:	338c      	adds	r3, #140	; 0x8c
 80118aa:	681a      	ldr	r2, [r3, #0]
{
 80118ac:	b510      	push	{r4, lr}
 80118ae:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118b0:	2a22      	cmp	r2, #34	; 0x22
 80118b2:	d115      	bne.n	80118e0 <UART_RxISR_8BIT+0x3a>
  uint16_t uhMask = huart->Mask;
 80118b4:	0002      	movs	r2, r0
 80118b6:	3260      	adds	r2, #96	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80118b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80118ba:	8812      	ldrh	r2, [r2, #0]
 80118bc:	4013      	ands	r3, r2
 80118be:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80118c0:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 80118c2:	0002      	movs	r2, r0
    huart->pRxBuffPtr++;
 80118c4:	6d83      	ldr	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80118c6:	325e      	adds	r2, #94	; 0x5e
    huart->pRxBuffPtr++;
 80118c8:	3301      	adds	r3, #1
 80118ca:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 80118cc:	8813      	ldrh	r3, [r2, #0]
 80118ce:	3b01      	subs	r3, #1
 80118d0:	b29b      	uxth	r3, r3
 80118d2:	8013      	strh	r3, [r2, #0]
    if (huart->RxXferCount == 0U)
 80118d4:	8813      	ldrh	r3, [r2, #0]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d101      	bne.n	80118de <UART_RxISR_8BIT+0x38>
 80118da:	f7ff ff69 	bl	80117b0 <UART_RxISR_16BIT.part.0>
}
 80118de:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80118e0:	2208      	movs	r2, #8
 80118e2:	6999      	ldr	r1, [r3, #24]
 80118e4:	430a      	orrs	r2, r1
 80118e6:	619a      	str	r2, [r3, #24]
}
 80118e8:	e7f9      	b.n	80118de <UART_RxISR_8BIT+0x38>
	...

080118ec <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80118ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80118ee:	6803      	ldr	r3, [r0, #0]
{
 80118f0:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80118f2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80118f4:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80118f6:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80118f8:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80118fa:	0002      	movs	r2, r0
 80118fc:	328c      	adds	r2, #140	; 0x8c
 80118fe:	6812      	ldr	r2, [r2, #0]
{
 8011900:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011902:	2a22      	cmp	r2, #34	; 0x22
 8011904:	d000      	beq.n	8011908 <UART_RxISR_8BIT_FIFOEN+0x1c>
 8011906:	e0cf      	b.n	8011aa8 <UART_RxISR_8BIT_FIFOEN+0x1bc>
  uint16_t  uhMask = huart->Mask;
 8011908:	0003      	movs	r3, r0
 801190a:	3360      	adds	r3, #96	; 0x60
 801190c:	881b      	ldrh	r3, [r3, #0]
 801190e:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011910:	0003      	movs	r3, r0
 8011912:	3368      	adds	r3, #104	; 0x68
 8011914:	881b      	ldrh	r3, [r3, #0]
 8011916:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011918:	0022      	movs	r2, r4
 801191a:	9b03      	ldr	r3, [sp, #12]
 801191c:	325e      	adds	r2, #94	; 0x5e
 801191e:	2b00      	cmp	r3, #0
 8011920:	d002      	beq.n	8011928 <UART_RxISR_8BIT_FIFOEN+0x3c>
 8011922:	2320      	movs	r3, #32
 8011924:	421d      	tst	r5, r3
 8011926:	d123      	bne.n	8011970 <UART_RxISR_8BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011928:	8813      	ldrh	r3, [r2, #0]
 801192a:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801192c:	2b00      	cmp	r3, #0
 801192e:	d01d      	beq.n	801196c <UART_RxISR_8BIT_FIFOEN+0x80>
 8011930:	0023      	movs	r3, r4
 8011932:	3368      	adds	r3, #104	; 0x68
 8011934:	881b      	ldrh	r3, [r3, #0]
 8011936:	4293      	cmp	r3, r2
 8011938:	d918      	bls.n	801196c <UART_RxISR_8BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801193a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801193e:	2201      	movs	r2, #1
 8011940:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011944:	6821      	ldr	r1, [r4, #0]
 8011946:	4d5b      	ldr	r5, [pc, #364]	; (8011ab4 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 8011948:	688b      	ldr	r3, [r1, #8]
 801194a:	402b      	ands	r3, r5
 801194c:	608b      	str	r3, [r1, #8]
 801194e:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8011952:	4b59      	ldr	r3, [pc, #356]	; (8011ab8 <UART_RxISR_8BIT_FIFOEN+0x1cc>)
 8011954:	6763      	str	r3, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011956:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801195a:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801195e:	2320      	movs	r3, #32
 8011960:	6822      	ldr	r2, [r4, #0]
 8011962:	6810      	ldr	r0, [r2, #0]
 8011964:	4303      	orrs	r3, r0
 8011966:	6013      	str	r3, [r2, #0]
 8011968:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801196c:	b005      	add	sp, #20
 801196e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011970:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011972:	9901      	ldr	r1, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011976:	400b      	ands	r3, r1
 8011978:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801197a:	700b      	strb	r3, [r1, #0]
      huart->pRxBuffPtr++;
 801197c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801197e:	3301      	adds	r3, #1
 8011980:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8011982:	8813      	ldrh	r3, [r2, #0]
 8011984:	3b01      	subs	r3, #1
 8011986:	b29b      	uxth	r3, r3
 8011988:	8013      	strh	r3, [r2, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801198a:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 801198c:	6822      	ldr	r2, [r4, #0]
 801198e:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011990:	421d      	tst	r5, r3
 8011992:	d02d      	beq.n	80119f0 <UART_RxISR_8BIT_FIFOEN+0x104>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011994:	3b06      	subs	r3, #6
 8011996:	421d      	tst	r5, r3
 8011998:	d008      	beq.n	80119ac <UART_RxISR_8BIT_FIFOEN+0xc0>
 801199a:	9902      	ldr	r1, [sp, #8]
 801199c:	05c9      	lsls	r1, r1, #23
 801199e:	d505      	bpl.n	80119ac <UART_RxISR_8BIT_FIFOEN+0xc0>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80119a0:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80119a2:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80119a4:	3190      	adds	r1, #144	; 0x90
 80119a6:	6808      	ldr	r0, [r1, #0]
 80119a8:	4303      	orrs	r3, r0
 80119aa:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80119ac:	2302      	movs	r3, #2
 80119ae:	421d      	tst	r5, r3
 80119b0:	d008      	beq.n	80119c4 <UART_RxISR_8BIT_FIFOEN+0xd8>
 80119b2:	07f1      	lsls	r1, r6, #31
 80119b4:	d506      	bpl.n	80119c4 <UART_RxISR_8BIT_FIFOEN+0xd8>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80119b6:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80119b8:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80119ba:	3190      	adds	r1, #144	; 0x90
 80119bc:	6808      	ldr	r0, [r1, #0]
 80119be:	18db      	adds	r3, r3, r3
 80119c0:	4303      	orrs	r3, r0
 80119c2:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80119c4:	2304      	movs	r3, #4
 80119c6:	421d      	tst	r5, r3
 80119c8:	d008      	beq.n	80119dc <UART_RxISR_8BIT_FIFOEN+0xf0>
 80119ca:	07f1      	lsls	r1, r6, #31
 80119cc:	d506      	bpl.n	80119dc <UART_RxISR_8BIT_FIFOEN+0xf0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80119ce:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80119d0:	0022      	movs	r2, r4
 80119d2:	3290      	adds	r2, #144	; 0x90
 80119d4:	6811      	ldr	r1, [r2, #0]
 80119d6:	3b02      	subs	r3, #2
 80119d8:	430b      	orrs	r3, r1
 80119da:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80119dc:	0027      	movs	r7, r4
 80119de:	3790      	adds	r7, #144	; 0x90
 80119e0:	683b      	ldr	r3, [r7, #0]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d004      	beq.n	80119f0 <UART_RxISR_8BIT_FIFOEN+0x104>
          HAL_UART_ErrorCallback(huart);
 80119e6:	0020      	movs	r0, r4
 80119e8:	f7ff fd39 	bl	801145e <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80119ec:	2300      	movs	r3, #0
 80119ee:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 80119f0:	0023      	movs	r3, r4
 80119f2:	335e      	adds	r3, #94	; 0x5e
 80119f4:	881b      	ldrh	r3, [r3, #0]
 80119f6:	b299      	uxth	r1, r3
 80119f8:	2b00      	cmp	r3, #0
 80119fa:	d000      	beq.n	80119fe <UART_RxISR_8BIT_FIFOEN+0x112>
 80119fc:	e78c      	b.n	8011918 <UART_RxISR_8BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80119fe:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a02:	3301      	adds	r3, #1
 8011a04:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011a08:	6820      	ldr	r0, [r4, #0]
 8011a0a:	4b2c      	ldr	r3, [pc, #176]	; (8011abc <UART_RxISR_8BIT_FIFOEN+0x1d0>)
 8011a0c:	6802      	ldr	r2, [r0, #0]
 8011a0e:	401a      	ands	r2, r3
 8011a10:	6002      	str	r2, [r0, #0]
 8011a12:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a16:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a1a:	3303      	adds	r3, #3
 8011a1c:	33ff      	adds	r3, #255	; 0xff
 8011a1e:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011a22:	6820      	ldr	r0, [r4, #0]
 8011a24:	4b26      	ldr	r3, [pc, #152]	; (8011ac0 <UART_RxISR_8BIT_FIFOEN+0x1d4>)
 8011a26:	6882      	ldr	r2, [r0, #8]
 8011a28:	401a      	ands	r2, r3
 8011a2a:	6082      	str	r2, [r0, #8]
 8011a2c:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8011a30:	0022      	movs	r2, r4
 8011a32:	2320      	movs	r3, #32
 8011a34:	328c      	adds	r2, #140	; 0x8c
 8011a36:	6013      	str	r3, [r2, #0]
        huart->RxISR = NULL;
 8011a38:	6761      	str	r1, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011a3a:	6721      	str	r1, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011a3c:	6822      	ldr	r2, [r4, #0]
 8011a3e:	4921      	ldr	r1, [pc, #132]	; (8011ac4 <UART_RxISR_8BIT_FIFOEN+0x1d8>)
 8011a40:	428a      	cmp	r2, r1
 8011a42:	d011      	beq.n	8011a68 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8011a44:	4920      	ldr	r1, [pc, #128]	; (8011ac8 <UART_RxISR_8BIT_FIFOEN+0x1dc>)
 8011a46:	428a      	cmp	r2, r1
 8011a48:	d00e      	beq.n	8011a68 <UART_RxISR_8BIT_FIFOEN+0x17c>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011a4a:	6852      	ldr	r2, [r2, #4]
 8011a4c:	0213      	lsls	r3, r2, #8
 8011a4e:	d50b      	bpl.n	8011a68 <UART_RxISR_8BIT_FIFOEN+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a50:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a54:	2301      	movs	r3, #1
 8011a56:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011a5a:	6822      	ldr	r2, [r4, #0]
 8011a5c:	481b      	ldr	r0, [pc, #108]	; (8011acc <UART_RxISR_8BIT_FIFOEN+0x1e0>)
 8011a5e:	6813      	ldr	r3, [r2, #0]
 8011a60:	4003      	ands	r3, r0
 8011a62:	6013      	str	r3, [r2, #0]
 8011a64:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011a68:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011a6a:	2b01      	cmp	r3, #1
 8011a6c:	d118      	bne.n	8011aa0 <UART_RxISR_8BIT_FIFOEN+0x1b4>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a6e:	2200      	movs	r2, #0
 8011a70:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011a72:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011a76:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011a7a:	6821      	ldr	r1, [r4, #0]
 8011a7c:	330f      	adds	r3, #15
 8011a7e:	680a      	ldr	r2, [r1, #0]
 8011a80:	439a      	bics	r2, r3
 8011a82:	600a      	str	r2, [r1, #0]
 8011a84:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011a88:	6822      	ldr	r2, [r4, #0]
 8011a8a:	69d1      	ldr	r1, [r2, #28]
 8011a8c:	4219      	tst	r1, r3
 8011a8e:	d000      	beq.n	8011a92 <UART_RxISR_8BIT_FIFOEN+0x1a6>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011a90:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011a92:	0023      	movs	r3, r4
 8011a94:	335c      	adds	r3, #92	; 0x5c
 8011a96:	0020      	movs	r0, r4
 8011a98:	8819      	ldrh	r1, [r3, #0]
 8011a9a:	f7ff fcec 	bl	8011476 <HAL_UARTEx_RxEventCallback>
 8011a9e:	e73b      	b.n	8011918 <UART_RxISR_8BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8011aa0:	0020      	movs	r0, r4
 8011aa2:	f7fc fa57 	bl	800df54 <HAL_UART_RxCpltCallback>
 8011aa6:	e737      	b.n	8011918 <UART_RxISR_8BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011aa8:	2208      	movs	r2, #8
 8011aaa:	6999      	ldr	r1, [r3, #24]
 8011aac:	430a      	orrs	r2, r1
 8011aae:	619a      	str	r2, [r3, #24]
}
 8011ab0:	e75c      	b.n	801196c <UART_RxISR_8BIT_FIFOEN+0x80>
 8011ab2:	46c0      	nop			; (mov r8, r8)
 8011ab4:	efffffff 	.word	0xefffffff
 8011ab8:	080118a7 	.word	0x080118a7
 8011abc:	fffffeff 	.word	0xfffffeff
 8011ac0:	effffffe 	.word	0xeffffffe
 8011ac4:	40008000 	.word	0x40008000
 8011ac8:	40008400 	.word	0x40008400
 8011acc:	fbffffff 	.word	0xfbffffff

08011ad0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011ad2:	6803      	ldr	r3, [r0, #0]
{
 8011ad4:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8011ad6:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011ad8:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8011ada:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011adc:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011ade:	0002      	movs	r2, r0
 8011ae0:	328c      	adds	r2, #140	; 0x8c
 8011ae2:	6812      	ldr	r2, [r2, #0]
{
 8011ae4:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011ae6:	2a22      	cmp	r2, #34	; 0x22
 8011ae8:	d000      	beq.n	8011aec <UART_RxISR_16BIT_FIFOEN+0x1c>
 8011aea:	e0cd      	b.n	8011c88 <UART_RxISR_16BIT_FIFOEN+0x1b8>
  uint16_t  uhMask = huart->Mask;
 8011aec:	0003      	movs	r3, r0
 8011aee:	3360      	adds	r3, #96	; 0x60
 8011af0:	881b      	ldrh	r3, [r3, #0]
 8011af2:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011af4:	0003      	movs	r3, r0
 8011af6:	3368      	adds	r3, #104	; 0x68
 8011af8:	881b      	ldrh	r3, [r3, #0]
 8011afa:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011afc:	0021      	movs	r1, r4
 8011afe:	9b03      	ldr	r3, [sp, #12]
 8011b00:	315e      	adds	r1, #94	; 0x5e
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d002      	beq.n	8011b0c <UART_RxISR_16BIT_FIFOEN+0x3c>
 8011b06:	2320      	movs	r3, #32
 8011b08:	421d      	tst	r5, r3
 8011b0a:	d123      	bne.n	8011b54 <UART_RxISR_16BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8011b0c:	880b      	ldrh	r3, [r1, #0]
 8011b0e:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d01d      	beq.n	8011b50 <UART_RxISR_16BIT_FIFOEN+0x80>
 8011b14:	0023      	movs	r3, r4
 8011b16:	3368      	adds	r3, #104	; 0x68
 8011b18:	881b      	ldrh	r3, [r3, #0]
 8011b1a:	4293      	cmp	r3, r2
 8011b1c:	d918      	bls.n	8011b50 <UART_RxISR_16BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b1e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b22:	2201      	movs	r2, #1
 8011b24:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8011b28:	6821      	ldr	r1, [r4, #0]
 8011b2a:	4d5a      	ldr	r5, [pc, #360]	; (8011c94 <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8011b2c:	688b      	ldr	r3, [r1, #8]
 8011b2e:	402b      	ands	r3, r5
 8011b30:	608b      	str	r3, [r1, #8]
 8011b32:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011b36:	4b58      	ldr	r3, [pc, #352]	; (8011c98 <UART_RxISR_16BIT_FIFOEN+0x1c8>)
 8011b38:	6763      	str	r3, [r4, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011b3a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011b3e:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011b42:	2320      	movs	r3, #32
 8011b44:	6822      	ldr	r2, [r4, #0]
 8011b46:	6810      	ldr	r0, [r2, #0]
 8011b48:	4303      	orrs	r3, r0
 8011b4a:	6013      	str	r3, [r2, #0]
 8011b4c:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8011b50:	b005      	add	sp, #20
 8011b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011b54:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 8011b56:	9d01      	ldr	r5, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011b58:	6a58      	ldr	r0, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011b5a:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8011b5c:	4028      	ands	r0, r5
 8011b5e:	8010      	strh	r0, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8011b60:	3202      	adds	r2, #2
 8011b62:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8011b64:	880a      	ldrh	r2, [r1, #0]
 8011b66:	3a01      	subs	r2, #1
 8011b68:	b292      	uxth	r2, r2
 8011b6a:	800a      	strh	r2, [r1, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011b6c:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8011b6e:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011b70:	4215      	tst	r5, r2
 8011b72:	d02d      	beq.n	8011bd0 <UART_RxISR_16BIT_FIFOEN+0x100>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011b74:	3a06      	subs	r2, #6
 8011b76:	4215      	tst	r5, r2
 8011b78:	d008      	beq.n	8011b8c <UART_RxISR_16BIT_FIFOEN+0xbc>
 8011b7a:	9902      	ldr	r1, [sp, #8]
 8011b7c:	05c9      	lsls	r1, r1, #23
 8011b7e:	d505      	bpl.n	8011b8c <UART_RxISR_16BIT_FIFOEN+0xbc>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011b80:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011b82:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011b84:	3190      	adds	r1, #144	; 0x90
 8011b86:	6808      	ldr	r0, [r1, #0]
 8011b88:	4302      	orrs	r2, r0
 8011b8a:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b8c:	2202      	movs	r2, #2
 8011b8e:	4215      	tst	r5, r2
 8011b90:	d008      	beq.n	8011ba4 <UART_RxISR_16BIT_FIFOEN+0xd4>
 8011b92:	07f1      	lsls	r1, r6, #31
 8011b94:	d506      	bpl.n	8011ba4 <UART_RxISR_16BIT_FIFOEN+0xd4>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b96:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011b98:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b9a:	3190      	adds	r1, #144	; 0x90
 8011b9c:	6808      	ldr	r0, [r1, #0]
 8011b9e:	1892      	adds	r2, r2, r2
 8011ba0:	4302      	orrs	r2, r0
 8011ba2:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011ba4:	2204      	movs	r2, #4
 8011ba6:	4215      	tst	r5, r2
 8011ba8:	d008      	beq.n	8011bbc <UART_RxISR_16BIT_FIFOEN+0xec>
 8011baa:	07f1      	lsls	r1, r6, #31
 8011bac:	d506      	bpl.n	8011bbc <UART_RxISR_16BIT_FIFOEN+0xec>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011bae:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011bb0:	0022      	movs	r2, r4
 8011bb2:	2302      	movs	r3, #2
 8011bb4:	3290      	adds	r2, #144	; 0x90
 8011bb6:	6811      	ldr	r1, [r2, #0]
 8011bb8:	430b      	orrs	r3, r1
 8011bba:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011bbc:	0027      	movs	r7, r4
 8011bbe:	3790      	adds	r7, #144	; 0x90
 8011bc0:	683b      	ldr	r3, [r7, #0]
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d004      	beq.n	8011bd0 <UART_RxISR_16BIT_FIFOEN+0x100>
          HAL_UART_ErrorCallback(huart);
 8011bc6:	0020      	movs	r0, r4
 8011bc8:	f7ff fc49 	bl	801145e <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011bcc:	2300      	movs	r3, #0
 8011bce:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8011bd0:	0023      	movs	r3, r4
 8011bd2:	335e      	adds	r3, #94	; 0x5e
 8011bd4:	881b      	ldrh	r3, [r3, #0]
 8011bd6:	b299      	uxth	r1, r3
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d000      	beq.n	8011bde <UART_RxISR_16BIT_FIFOEN+0x10e>
 8011bdc:	e78e      	b.n	8011afc <UART_RxISR_16BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011bde:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011be2:	3301      	adds	r3, #1
 8011be4:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011be8:	6820      	ldr	r0, [r4, #0]
 8011bea:	4b2c      	ldr	r3, [pc, #176]	; (8011c9c <UART_RxISR_16BIT_FIFOEN+0x1cc>)
 8011bec:	6802      	ldr	r2, [r0, #0]
 8011bee:	401a      	ands	r2, r3
 8011bf0:	6002      	str	r2, [r0, #0]
 8011bf2:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011bf6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011bfa:	3303      	adds	r3, #3
 8011bfc:	33ff      	adds	r3, #255	; 0xff
 8011bfe:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011c02:	6820      	ldr	r0, [r4, #0]
 8011c04:	4b26      	ldr	r3, [pc, #152]	; (8011ca0 <UART_RxISR_16BIT_FIFOEN+0x1d0>)
 8011c06:	6882      	ldr	r2, [r0, #8]
 8011c08:	401a      	ands	r2, r3
 8011c0a:	6082      	str	r2, [r0, #8]
 8011c0c:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8011c10:	0022      	movs	r2, r4
 8011c12:	2320      	movs	r3, #32
 8011c14:	328c      	adds	r2, #140	; 0x8c
 8011c16:	6013      	str	r3, [r2, #0]
        huart->RxISR = NULL;
 8011c18:	6761      	str	r1, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011c1a:	6721      	str	r1, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011c1c:	6822      	ldr	r2, [r4, #0]
 8011c1e:	4921      	ldr	r1, [pc, #132]	; (8011ca4 <UART_RxISR_16BIT_FIFOEN+0x1d4>)
 8011c20:	428a      	cmp	r2, r1
 8011c22:	d011      	beq.n	8011c48 <UART_RxISR_16BIT_FIFOEN+0x178>
 8011c24:	4920      	ldr	r1, [pc, #128]	; (8011ca8 <UART_RxISR_16BIT_FIFOEN+0x1d8>)
 8011c26:	428a      	cmp	r2, r1
 8011c28:	d00e      	beq.n	8011c48 <UART_RxISR_16BIT_FIFOEN+0x178>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011c2a:	6852      	ldr	r2, [r2, #4]
 8011c2c:	0213      	lsls	r3, r2, #8
 8011c2e:	d50b      	bpl.n	8011c48 <UART_RxISR_16BIT_FIFOEN+0x178>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c30:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c34:	2301      	movs	r3, #1
 8011c36:	f383 8810 	msr	PRIMASK, r3
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011c3a:	6822      	ldr	r2, [r4, #0]
 8011c3c:	481b      	ldr	r0, [pc, #108]	; (8011cac <UART_RxISR_16BIT_FIFOEN+0x1dc>)
 8011c3e:	6813      	ldr	r3, [r2, #0]
 8011c40:	4003      	ands	r3, r0
 8011c42:	6013      	str	r3, [r2, #0]
 8011c44:	f381 8810 	msr	PRIMASK, r1
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011c48:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8011c4a:	2b01      	cmp	r3, #1
 8011c4c:	d118      	bne.n	8011c80 <UART_RxISR_16BIT_FIFOEN+0x1b0>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011c4e:	2200      	movs	r2, #0
 8011c50:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011c52:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011c56:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011c5a:	6821      	ldr	r1, [r4, #0]
 8011c5c:	330f      	adds	r3, #15
 8011c5e:	680a      	ldr	r2, [r1, #0]
 8011c60:	439a      	bics	r2, r3
 8011c62:	600a      	str	r2, [r1, #0]
 8011c64:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011c68:	6822      	ldr	r2, [r4, #0]
 8011c6a:	69d1      	ldr	r1, [r2, #28]
 8011c6c:	4219      	tst	r1, r3
 8011c6e:	d000      	beq.n	8011c72 <UART_RxISR_16BIT_FIFOEN+0x1a2>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011c70:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011c72:	0023      	movs	r3, r4
 8011c74:	335c      	adds	r3, #92	; 0x5c
 8011c76:	0020      	movs	r0, r4
 8011c78:	8819      	ldrh	r1, [r3, #0]
 8011c7a:	f7ff fbfc 	bl	8011476 <HAL_UARTEx_RxEventCallback>
 8011c7e:	e73d      	b.n	8011afc <UART_RxISR_16BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8011c80:	0020      	movs	r0, r4
 8011c82:	f7fc f967 	bl	800df54 <HAL_UART_RxCpltCallback>
 8011c86:	e739      	b.n	8011afc <UART_RxISR_16BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011c88:	2208      	movs	r2, #8
 8011c8a:	6999      	ldr	r1, [r3, #24]
 8011c8c:	430a      	orrs	r2, r1
 8011c8e:	619a      	str	r2, [r3, #24]
}
 8011c90:	e75e      	b.n	8011b50 <UART_RxISR_16BIT_FIFOEN+0x80>
 8011c92:	46c0      	nop			; (mov r8, r8)
 8011c94:	efffffff 	.word	0xefffffff
 8011c98:	08011865 	.word	0x08011865
 8011c9c:	fffffeff 	.word	0xfffffeff
 8011ca0:	effffffe 	.word	0xeffffffe
 8011ca4:	40008000 	.word	0x40008000
 8011ca8:	40008400 	.word	0x40008400
 8011cac:	fbffffff 	.word	0xfbffffff

08011cb0 <UART_SetConfig>:
{
 8011cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011cb2:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011cb4:	6925      	ldr	r5, [r4, #16]
 8011cb6:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8011cb8:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011cba:	4329      	orrs	r1, r5
 8011cbc:	6965      	ldr	r5, [r4, #20]
 8011cbe:	69c2      	ldr	r2, [r0, #28]
 8011cc0:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011cc2:	6818      	ldr	r0, [r3, #0]
 8011cc4:	4d9e      	ldr	r5, [pc, #632]	; (8011f40 <UART_SetConfig+0x290>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8011cc6:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8011cc8:	4028      	ands	r0, r5
 8011cca:	4301      	orrs	r1, r0
 8011ccc:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cce:	6859      	ldr	r1, [r3, #4]
 8011cd0:	489c      	ldr	r0, [pc, #624]	; (8011f44 <UART_SetConfig+0x294>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8011cd2:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cd4:	4001      	ands	r1, r0
 8011cd6:	68e0      	ldr	r0, [r4, #12]
 8011cd8:	4301      	orrs	r1, r0
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011cda:	489b      	ldr	r0, [pc, #620]	; (8011f48 <UART_SetConfig+0x298>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011cdc:	6059      	str	r1, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8011cde:	4283      	cmp	r3, r0
 8011ce0:	d004      	beq.n	8011cec <UART_SetConfig+0x3c>
 8011ce2:	499a      	ldr	r1, [pc, #616]	; (8011f4c <UART_SetConfig+0x29c>)
 8011ce4:	428b      	cmp	r3, r1
 8011ce6:	d001      	beq.n	8011cec <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8011ce8:	6a21      	ldr	r1, [r4, #32]
 8011cea:	430d      	orrs	r5, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011cec:	6899      	ldr	r1, [r3, #8]
 8011cee:	4e98      	ldr	r6, [pc, #608]	; (8011f50 <UART_SetConfig+0x2a0>)
 8011cf0:	4031      	ands	r1, r6
 8011cf2:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011cf4:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8011cf6:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8011cf8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8011cfa:	43a9      	bics	r1, r5
 8011cfc:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8011cfe:	4329      	orrs	r1, r5
 8011d00:	62d9      	str	r1, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d02:	4994      	ldr	r1, [pc, #592]	; (8011f54 <UART_SetConfig+0x2a4>)
 8011d04:	428b      	cmp	r3, r1
 8011d06:	d116      	bne.n	8011d36 <UART_SetConfig+0x86>
 8011d08:	2103      	movs	r1, #3
 8011d0a:	4b93      	ldr	r3, [pc, #588]	; (8011f58 <UART_SetConfig+0x2a8>)
 8011d0c:	2000      	movs	r0, #0
 8011d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d10:	400b      	ands	r3, r1
 8011d12:	3b01      	subs	r3, #1
 8011d14:	4991      	ldr	r1, [pc, #580]	; (8011f5c <UART_SetConfig+0x2ac>)
 8011d16:	2b02      	cmp	r3, #2
 8011d18:	d915      	bls.n	8011d46 <UART_SetConfig+0x96>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011d1a:	2380      	movs	r3, #128	; 0x80
 8011d1c:	021b      	lsls	r3, r3, #8
 8011d1e:	429a      	cmp	r2, r3
 8011d20:	d000      	beq.n	8011d24 <UART_SetConfig+0x74>
 8011d22:	e0a7      	b.n	8011e74 <UART_SetConfig+0x1c4>
    switch (clocksource)
 8011d24:	2808      	cmp	r0, #8
 8011d26:	d821      	bhi.n	8011d6c <UART_SetConfig+0xbc>
 8011d28:	f7f2 f83e 	bl	8003da8 <__gnu_thumb1_case_uqi>
 8011d2c:	20a220dd 	.word	0x20a220dd
 8011d30:	202020d0 	.word	0x202020d0
 8011d34:	e2          	.byte	0xe2
 8011d35:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d36:	498a      	ldr	r1, [pc, #552]	; (8011f60 <UART_SetConfig+0x2b0>)
 8011d38:	428b      	cmp	r3, r1
 8011d3a:	d106      	bne.n	8011d4a <UART_SetConfig+0x9a>
 8011d3c:	210c      	movs	r1, #12
 8011d3e:	4b86      	ldr	r3, [pc, #536]	; (8011f58 <UART_SetConfig+0x2a8>)
 8011d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011d42:	400b      	ands	r3, r1
 8011d44:	4987      	ldr	r1, [pc, #540]	; (8011f64 <UART_SetConfig+0x2b4>)
 8011d46:	5cc8      	ldrb	r0, [r1, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 8011d48:	e7e7      	b.n	8011d1a <UART_SetConfig+0x6a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d4a:	4987      	ldr	r1, [pc, #540]	; (8011f68 <UART_SetConfig+0x2b8>)
 8011d4c:	428b      	cmp	r3, r1
 8011d4e:	d117      	bne.n	8011d80 <UART_SetConfig+0xd0>
 8011d50:	2030      	movs	r0, #48	; 0x30
 8011d52:	4981      	ldr	r1, [pc, #516]	; (8011f58 <UART_SetConfig+0x2a8>)
 8011d54:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8011d56:	4001      	ands	r1, r0
 8011d58:	2920      	cmp	r1, #32
 8011d5a:	d100      	bne.n	8011d5e <UART_SetConfig+0xae>
 8011d5c:	e0b9      	b.n	8011ed2 <UART_SetConfig+0x222>
 8011d5e:	d807      	bhi.n	8011d70 <UART_SetConfig+0xc0>
 8011d60:	2900      	cmp	r1, #0
 8011d62:	d100      	bne.n	8011d66 <UART_SetConfig+0xb6>
 8011d64:	e0e2      	b.n	8011f2c <UART_SetConfig+0x27c>
 8011d66:	2910      	cmp	r1, #16
 8011d68:	d100      	bne.n	8011d6c <UART_SetConfig+0xbc>
 8011d6a:	e0ab      	b.n	8011ec4 <UART_SetConfig+0x214>
 8011d6c:	2001      	movs	r0, #1
 8011d6e:	e04b      	b.n	8011e08 <UART_SetConfig+0x158>
 8011d70:	2930      	cmp	r1, #48	; 0x30
 8011d72:	d1fb      	bne.n	8011d6c <UART_SetConfig+0xbc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011d74:	2080      	movs	r0, #128	; 0x80
 8011d76:	0200      	lsls	r0, r0, #8
 8011d78:	4282      	cmp	r2, r0
 8011d7a:	d000      	beq.n	8011d7e <UART_SetConfig+0xce>
 8011d7c:	e08a      	b.n	8011e94 <UART_SetConfig+0x1e4>
 8011d7e:	e0b7      	b.n	8011ef0 <UART_SetConfig+0x240>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011d80:	497a      	ldr	r1, [pc, #488]	; (8011f6c <UART_SetConfig+0x2bc>)
 8011d82:	428b      	cmp	r3, r1
 8011d84:	d100      	bne.n	8011d88 <UART_SetConfig+0xd8>
 8011d86:	e0aa      	b.n	8011ede <UART_SetConfig+0x22e>
 8011d88:	4979      	ldr	r1, [pc, #484]	; (8011f70 <UART_SetConfig+0x2c0>)
 8011d8a:	428b      	cmp	r3, r1
 8011d8c:	d100      	bne.n	8011d90 <UART_SetConfig+0xe0>
 8011d8e:	e0a6      	b.n	8011ede <UART_SetConfig+0x22e>
 8011d90:	4978      	ldr	r1, [pc, #480]	; (8011f74 <UART_SetConfig+0x2c4>)
 8011d92:	428b      	cmp	r3, r1
 8011d94:	d100      	bne.n	8011d98 <UART_SetConfig+0xe8>
 8011d96:	e0a2      	b.n	8011ede <UART_SetConfig+0x22e>
 8011d98:	4283      	cmp	r3, r0
 8011d9a:	d117      	bne.n	8011dcc <UART_SetConfig+0x11c>
 8011d9c:	22c0      	movs	r2, #192	; 0xc0
 8011d9e:	2180      	movs	r1, #128	; 0x80
 8011da0:	4b6d      	ldr	r3, [pc, #436]	; (8011f58 <UART_SetConfig+0x2a8>)
 8011da2:	0112      	lsls	r2, r2, #4
 8011da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011da6:	0109      	lsls	r1, r1, #4
 8011da8:	4013      	ands	r3, r2
 8011daa:	428b      	cmp	r3, r1
 8011dac:	d032      	beq.n	8011e14 <UART_SetConfig+0x164>
 8011dae:	d808      	bhi.n	8011dc2 <UART_SetConfig+0x112>
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d024      	beq.n	8011dfe <UART_SetConfig+0x14e>
 8011db4:	2280      	movs	r2, #128	; 0x80
 8011db6:	00d2      	lsls	r2, r2, #3
 8011db8:	4293      	cmp	r3, r2
 8011dba:	d1d7      	bne.n	8011d6c <UART_SetConfig+0xbc>
        pclk = HAL_RCC_GetSysClockFreq();
 8011dbc:	f7ff f864 	bl	8010e88 <HAL_RCC_GetSysClockFreq>
 8011dc0:	e01f      	b.n	8011e02 <UART_SetConfig+0x152>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011dc2:	4293      	cmp	r3, r2
 8011dc4:	d1d2      	bne.n	8011d6c <UART_SetConfig+0xbc>
        pclk = (uint32_t) LSE_VALUE;
 8011dc6:	2680      	movs	r6, #128	; 0x80
 8011dc8:	0236      	lsls	r6, r6, #8
 8011dca:	e024      	b.n	8011e16 <UART_SetConfig+0x166>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8011dcc:	495f      	ldr	r1, [pc, #380]	; (8011f4c <UART_SetConfig+0x29c>)
 8011dce:	2001      	movs	r0, #1
 8011dd0:	428b      	cmp	r3, r1
 8011dd2:	d119      	bne.n	8011e08 <UART_SetConfig+0x158>
 8011dd4:	20c0      	movs	r0, #192	; 0xc0
 8011dd6:	2580      	movs	r5, #128	; 0x80
 8011dd8:	495f      	ldr	r1, [pc, #380]	; (8011f58 <UART_SetConfig+0x2a8>)
 8011dda:	0080      	lsls	r0, r0, #2
 8011ddc:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8011dde:	00ad      	lsls	r5, r5, #2
 8011de0:	4001      	ands	r1, r0
 8011de2:	42a9      	cmp	r1, r5
 8011de4:	d016      	beq.n	8011e14 <UART_SetConfig+0x164>
 8011de6:	d807      	bhi.n	8011df8 <UART_SetConfig+0x148>
 8011de8:	2900      	cmp	r1, #0
 8011dea:	d100      	bne.n	8011dee <UART_SetConfig+0x13e>
 8011dec:	e09e      	b.n	8011f2c <UART_SetConfig+0x27c>
 8011dee:	2380      	movs	r3, #128	; 0x80
 8011df0:	005b      	lsls	r3, r3, #1
 8011df2:	4299      	cmp	r1, r3
 8011df4:	d0e2      	beq.n	8011dbc <UART_SetConfig+0x10c>
 8011df6:	e7b9      	b.n	8011d6c <UART_SetConfig+0xbc>
 8011df8:	4281      	cmp	r1, r0
 8011dfa:	d0e4      	beq.n	8011dc6 <UART_SetConfig+0x116>
 8011dfc:	e7b6      	b.n	8011d6c <UART_SetConfig+0xbc>
        pclk = HAL_RCC_GetPCLK1Freq();
 8011dfe:	f7ff f935 	bl	801106c <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8011e02:	1e06      	subs	r6, r0, #0
    if (pclk != 0U)
 8011e04:	d107      	bne.n	8011e16 <UART_SetConfig+0x166>
 8011e06:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8011e08:	4b5b      	ldr	r3, [pc, #364]	; (8011f78 <UART_SetConfig+0x2c8>)
 8011e0a:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 8011e10:	67a3      	str	r3, [r4, #120]	; 0x78
}
 8011e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = (uint32_t) HSI_VALUE;
 8011e14:	4e59      	ldr	r6, [pc, #356]	; (8011f7c <UART_SetConfig+0x2cc>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8011e16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e18:	4a59      	ldr	r2, [pc, #356]	; (8011f80 <UART_SetConfig+0x2d0>)
 8011e1a:	005b      	lsls	r3, r3, #1
 8011e1c:	5a9f      	ldrh	r7, [r3, r2]
 8011e1e:	0030      	movs	r0, r6
 8011e20:	0039      	movs	r1, r7
 8011e22:	f7f1 ffd5 	bl	8003dd0 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011e26:	2303      	movs	r3, #3
 8011e28:	6865      	ldr	r5, [r4, #4]
 8011e2a:	436b      	muls	r3, r5
 8011e2c:	4283      	cmp	r3, r0
 8011e2e:	d89d      	bhi.n	8011d6c <UART_SetConfig+0xbc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011e30:	032b      	lsls	r3, r5, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011e32:	4283      	cmp	r3, r0
 8011e34:	d39a      	bcc.n	8011d6c <UART_SetConfig+0xbc>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011e36:	2300      	movs	r3, #0
 8011e38:	003a      	movs	r2, r7
 8011e3a:	0030      	movs	r0, r6
 8011e3c:	0019      	movs	r1, r3
 8011e3e:	f7f2 f9b5 	bl	80041ac <__aeabi_uldivmod>
 8011e42:	2700      	movs	r7, #0
 8011e44:	0e06      	lsrs	r6, r0, #24
 8011e46:	020b      	lsls	r3, r1, #8
 8011e48:	4333      	orrs	r3, r6
 8011e4a:	0202      	lsls	r2, r0, #8
 8011e4c:	086e      	lsrs	r6, r5, #1
 8011e4e:	1992      	adds	r2, r2, r6
 8011e50:	417b      	adcs	r3, r7
 8011e52:	0010      	movs	r0, r2
 8011e54:	0019      	movs	r1, r3
 8011e56:	002a      	movs	r2, r5
 8011e58:	003b      	movs	r3, r7
 8011e5a:	f7f2 f9a7 	bl	80041ac <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8011e5e:	4b49      	ldr	r3, [pc, #292]	; (8011f84 <UART_SetConfig+0x2d4>)
 8011e60:	18c2      	adds	r2, r0, r3
 8011e62:	4b49      	ldr	r3, [pc, #292]	; (8011f88 <UART_SetConfig+0x2d8>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011e64:	429a      	cmp	r2, r3
 8011e66:	d900      	bls.n	8011e6a <UART_SetConfig+0x1ba>
 8011e68:	e780      	b.n	8011d6c <UART_SetConfig+0xbc>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011e6a:	6823      	ldr	r3, [r4, #0]
 8011e6c:	60d8      	str	r0, [r3, #12]
 8011e6e:	e7ca      	b.n	8011e06 <UART_SetConfig+0x156>
        pclk = (uint32_t) HSI_VALUE;
 8011e70:	4a42      	ldr	r2, [pc, #264]	; (8011f7c <UART_SetConfig+0x2cc>)
 8011e72:	e03d      	b.n	8011ef0 <UART_SetConfig+0x240>
    switch (clocksource)
 8011e74:	2808      	cmp	r0, #8
 8011e76:	d900      	bls.n	8011e7a <UART_SetConfig+0x1ca>
 8011e78:	e778      	b.n	8011d6c <UART_SetConfig+0xbc>
 8011e7a:	f7f1 ff9f 	bl	8003dbc <__gnu_thumb1_case_shi>
 8011e7e:	001b      	.short	0x001b
 8011e80:	002eff77 	.word	0x002eff77
 8011e84:	0020ff77 	.word	0x0020ff77
 8011e88:	ff77ff77 	.word	0xff77ff77
 8011e8c:	0009ff77 	.word	0x0009ff77
        pclk = (uint32_t) HSI_VALUE;
 8011e90:	2080      	movs	r0, #128	; 0x80
 8011e92:	0200      	lsls	r0, r0, #8
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011e94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011e96:	4a3a      	ldr	r2, [pc, #232]	; (8011f80 <UART_SetConfig+0x2d0>)
 8011e98:	005b      	lsls	r3, r3, #1
 8011e9a:	5a99      	ldrh	r1, [r3, r2]
 8011e9c:	f7f1 ff98 	bl	8003dd0 <__udivsi3>
 8011ea0:	6865      	ldr	r5, [r4, #4]
 8011ea2:	086b      	lsrs	r3, r5, #1
 8011ea4:	18c0      	adds	r0, r0, r3
 8011ea6:	0029      	movs	r1, r5
 8011ea8:	f7f1 ff92 	bl	8003dd0 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011eac:	0002      	movs	r2, r0
 8011eae:	4b37      	ldr	r3, [pc, #220]	; (8011f8c <UART_SetConfig+0x2dc>)
 8011eb0:	3a10      	subs	r2, #16
 8011eb2:	e7d7      	b.n	8011e64 <UART_SetConfig+0x1b4>
        pclk = HAL_RCC_GetPCLK1Freq();
 8011eb4:	f7ff f8da 	bl	801106c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8011eb8:	2800      	cmp	r0, #0
 8011eba:	d0a4      	beq.n	8011e06 <UART_SetConfig+0x156>
 8011ebc:	e7ea      	b.n	8011e94 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetSysClockFreq();
 8011ebe:	f7fe ffe3 	bl	8010e88 <HAL_RCC_GetSysClockFreq>
        break;
 8011ec2:	e7f9      	b.n	8011eb8 <UART_SetConfig+0x208>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011ec4:	2380      	movs	r3, #128	; 0x80
 8011ec6:	021b      	lsls	r3, r3, #8
 8011ec8:	429a      	cmp	r2, r3
 8011eca:	d1f8      	bne.n	8011ebe <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetSysClockFreq();
 8011ecc:	f7fe ffdc 	bl	8010e88 <HAL_RCC_GetSysClockFreq>
 8011ed0:	e00b      	b.n	8011eea <UART_SetConfig+0x23a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011ed2:	2380      	movs	r3, #128	; 0x80
 8011ed4:	021b      	lsls	r3, r3, #8
 8011ed6:	429a      	cmp	r2, r3
 8011ed8:	d0ca      	beq.n	8011e70 <UART_SetConfig+0x1c0>
        pclk = (uint32_t) HSI_VALUE;
 8011eda:	4828      	ldr	r0, [pc, #160]	; (8011f7c <UART_SetConfig+0x2cc>)
 8011edc:	e7da      	b.n	8011e94 <UART_SetConfig+0x1e4>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011ede:	2380      	movs	r3, #128	; 0x80
 8011ee0:	021b      	lsls	r3, r3, #8
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	d1e6      	bne.n	8011eb4 <UART_SetConfig+0x204>
        pclk = HAL_RCC_GetPCLK1Freq();
 8011ee6:	f7ff f8c1 	bl	801106c <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 8011eea:	1e02      	subs	r2, r0, #0
    if (pclk != 0U)
 8011eec:	d100      	bne.n	8011ef0 <UART_SetConfig+0x240>
 8011eee:	e78a      	b.n	8011e06 <UART_SetConfig+0x156>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011ef0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011ef2:	4923      	ldr	r1, [pc, #140]	; (8011f80 <UART_SetConfig+0x2d0>)
 8011ef4:	005b      	lsls	r3, r3, #1
 8011ef6:	0010      	movs	r0, r2
 8011ef8:	5a59      	ldrh	r1, [r3, r1]
 8011efa:	f7f1 ff69 	bl	8003dd0 <__udivsi3>
 8011efe:	6865      	ldr	r5, [r4, #4]
 8011f00:	0040      	lsls	r0, r0, #1
 8011f02:	086b      	lsrs	r3, r5, #1
 8011f04:	18c0      	adds	r0, r0, r3
 8011f06:	0029      	movs	r1, r5
 8011f08:	f7f1 ff62 	bl	8003dd0 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011f0c:	0002      	movs	r2, r0
 8011f0e:	4b1f      	ldr	r3, [pc, #124]	; (8011f8c <UART_SetConfig+0x2dc>)
 8011f10:	3a10      	subs	r2, #16
 8011f12:	429a      	cmp	r2, r3
 8011f14:	d900      	bls.n	8011f18 <UART_SetConfig+0x268>
 8011f16:	e729      	b.n	8011d6c <UART_SetConfig+0xbc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011f18:	230f      	movs	r3, #15
 8011f1a:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011f1c:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011f1e:	439a      	bics	r2, r3
 8011f20:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011f22:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 8011f24:	6822      	ldr	r2, [r4, #0]
 8011f26:	4318      	orrs	r0, r3
 8011f28:	60d0      	str	r0, [r2, #12]
 8011f2a:	e76c      	b.n	8011e06 <UART_SetConfig+0x156>
  if (UART_INSTANCE_LOWPOWER(huart))
 8011f2c:	4907      	ldr	r1, [pc, #28]	; (8011f4c <UART_SetConfig+0x29c>)
 8011f2e:	428b      	cmp	r3, r1
 8011f30:	d100      	bne.n	8011f34 <UART_SetConfig+0x284>
 8011f32:	e764      	b.n	8011dfe <UART_SetConfig+0x14e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8011f34:	2380      	movs	r3, #128	; 0x80
 8011f36:	2000      	movs	r0, #0
 8011f38:	021b      	lsls	r3, r3, #8
 8011f3a:	429a      	cmp	r2, r3
 8011f3c:	d19d      	bne.n	8011e7a <UART_SetConfig+0x1ca>
 8011f3e:	e7d2      	b.n	8011ee6 <UART_SetConfig+0x236>
 8011f40:	cfff69f3 	.word	0xcfff69f3
 8011f44:	ffffcfff 	.word	0xffffcfff
 8011f48:	40008000 	.word	0x40008000
 8011f4c:	40008400 	.word	0x40008400
 8011f50:	11fff4ff 	.word	0x11fff4ff
 8011f54:	40013800 	.word	0x40013800
 8011f58:	40021000 	.word	0x40021000
 8011f5c:	08013318 	.word	0x08013318
 8011f60:	40004400 	.word	0x40004400
 8011f64:	0801331b 	.word	0x0801331b
 8011f68:	40004800 	.word	0x40004800
 8011f6c:	40004c00 	.word	0x40004c00
 8011f70:	40005000 	.word	0x40005000
 8011f74:	40013c00 	.word	0x40013c00
 8011f78:	00010001 	.word	0x00010001
 8011f7c:	00f42400 	.word	0x00f42400
 8011f80:	08013328 	.word	0x08013328
 8011f84:	fffffd00 	.word	0xfffffd00
 8011f88:	000ffcff 	.word	0x000ffcff
 8011f8c:	0000ffef 	.word	0x0000ffef

08011f90 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011f90:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 8011f92:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011f94:	071a      	lsls	r2, r3, #28
 8011f96:	d506      	bpl.n	8011fa6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011f98:	6801      	ldr	r1, [r0, #0]
 8011f9a:	4c28      	ldr	r4, [pc, #160]	; (801203c <UART_AdvFeatureConfig+0xac>)
 8011f9c:	684a      	ldr	r2, [r1, #4]
 8011f9e:	4022      	ands	r2, r4
 8011fa0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8011fa2:	4322      	orrs	r2, r4
 8011fa4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011fa6:	07da      	lsls	r2, r3, #31
 8011fa8:	d506      	bpl.n	8011fb8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011faa:	6801      	ldr	r1, [r0, #0]
 8011fac:	4c24      	ldr	r4, [pc, #144]	; (8012040 <UART_AdvFeatureConfig+0xb0>)
 8011fae:	684a      	ldr	r2, [r1, #4]
 8011fb0:	4022      	ands	r2, r4
 8011fb2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8011fb4:	4322      	orrs	r2, r4
 8011fb6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011fb8:	079a      	lsls	r2, r3, #30
 8011fba:	d506      	bpl.n	8011fca <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011fbc:	6801      	ldr	r1, [r0, #0]
 8011fbe:	4c21      	ldr	r4, [pc, #132]	; (8012044 <UART_AdvFeatureConfig+0xb4>)
 8011fc0:	684a      	ldr	r2, [r1, #4]
 8011fc2:	4022      	ands	r2, r4
 8011fc4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8011fc6:	4322      	orrs	r2, r4
 8011fc8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011fca:	075a      	lsls	r2, r3, #29
 8011fcc:	d506      	bpl.n	8011fdc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011fce:	6801      	ldr	r1, [r0, #0]
 8011fd0:	4c1d      	ldr	r4, [pc, #116]	; (8012048 <UART_AdvFeatureConfig+0xb8>)
 8011fd2:	684a      	ldr	r2, [r1, #4]
 8011fd4:	4022      	ands	r2, r4
 8011fd6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8011fd8:	4322      	orrs	r2, r4
 8011fda:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011fdc:	06da      	lsls	r2, r3, #27
 8011fde:	d506      	bpl.n	8011fee <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011fe0:	6801      	ldr	r1, [r0, #0]
 8011fe2:	4c1a      	ldr	r4, [pc, #104]	; (801204c <UART_AdvFeatureConfig+0xbc>)
 8011fe4:	688a      	ldr	r2, [r1, #8]
 8011fe6:	4022      	ands	r2, r4
 8011fe8:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8011fea:	4322      	orrs	r2, r4
 8011fec:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8011fee:	069a      	lsls	r2, r3, #26
 8011ff0:	d506      	bpl.n	8012000 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8011ff2:	6801      	ldr	r1, [r0, #0]
 8011ff4:	4c16      	ldr	r4, [pc, #88]	; (8012050 <UART_AdvFeatureConfig+0xc0>)
 8011ff6:	688a      	ldr	r2, [r1, #8]
 8011ff8:	4022      	ands	r2, r4
 8011ffa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8011ffc:	4322      	orrs	r2, r4
 8011ffe:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012000:	065a      	lsls	r2, r3, #25
 8012002:	d510      	bpl.n	8012026 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012004:	6801      	ldr	r1, [r0, #0]
 8012006:	4d13      	ldr	r5, [pc, #76]	; (8012054 <UART_AdvFeatureConfig+0xc4>)
 8012008:	684a      	ldr	r2, [r1, #4]
 801200a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 801200c:	402a      	ands	r2, r5
 801200e:	4322      	orrs	r2, r4
 8012010:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012012:	2280      	movs	r2, #128	; 0x80
 8012014:	0352      	lsls	r2, r2, #13
 8012016:	4294      	cmp	r4, r2
 8012018:	d105      	bne.n	8012026 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801201a:	684a      	ldr	r2, [r1, #4]
 801201c:	4c0e      	ldr	r4, [pc, #56]	; (8012058 <UART_AdvFeatureConfig+0xc8>)
 801201e:	4022      	ands	r2, r4
 8012020:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8012022:	4322      	orrs	r2, r4
 8012024:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012026:	061b      	lsls	r3, r3, #24
 8012028:	d506      	bpl.n	8012038 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801202a:	6802      	ldr	r2, [r0, #0]
 801202c:	490b      	ldr	r1, [pc, #44]	; (801205c <UART_AdvFeatureConfig+0xcc>)
 801202e:	6853      	ldr	r3, [r2, #4]
 8012030:	400b      	ands	r3, r1
 8012032:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8012034:	430b      	orrs	r3, r1
 8012036:	6053      	str	r3, [r2, #4]
}
 8012038:	bd30      	pop	{r4, r5, pc}
 801203a:	46c0      	nop			; (mov r8, r8)
 801203c:	ffff7fff 	.word	0xffff7fff
 8012040:	fffdffff 	.word	0xfffdffff
 8012044:	fffeffff 	.word	0xfffeffff
 8012048:	fffbffff 	.word	0xfffbffff
 801204c:	ffffefff 	.word	0xffffefff
 8012050:	ffffdfff 	.word	0xffffdfff
 8012054:	ffefffff 	.word	0xffefffff
 8012058:	ff9fffff 	.word	0xff9fffff
 801205c:	fff7ffff 	.word	0xfff7ffff

08012060 <UART_WaitOnFlagUntilTimeout>:
{
 8012060:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012062:	0004      	movs	r4, r0
 8012064:	000d      	movs	r5, r1
 8012066:	0017      	movs	r7, r2
 8012068:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801206a:	6822      	ldr	r2, [r4, #0]
 801206c:	69d3      	ldr	r3, [r2, #28]
 801206e:	402b      	ands	r3, r5
 8012070:	1b5b      	subs	r3, r3, r5
 8012072:	4259      	negs	r1, r3
 8012074:	414b      	adcs	r3, r1
 8012076:	42bb      	cmp	r3, r7
 8012078:	d001      	beq.n	801207e <UART_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 801207a:	2000      	movs	r0, #0
 801207c:	e027      	b.n	80120ce <UART_WaitOnFlagUntilTimeout+0x6e>
    if (Timeout != HAL_MAX_DELAY)
 801207e:	9b08      	ldr	r3, [sp, #32]
 8012080:	3301      	adds	r3, #1
 8012082:	d0f3      	beq.n	801206c <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012084:	f7fd fd00 	bl	800fa88 <HAL_GetTick>
 8012088:	9b00      	ldr	r3, [sp, #0]
 801208a:	1ac0      	subs	r0, r0, r3
 801208c:	9b08      	ldr	r3, [sp, #32]
 801208e:	4298      	cmp	r0, r3
 8012090:	d82e      	bhi.n	80120f0 <UART_WaitOnFlagUntilTimeout+0x90>
 8012092:	2b00      	cmp	r3, #0
 8012094:	d02c      	beq.n	80120f0 <UART_WaitOnFlagUntilTimeout+0x90>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012096:	2104      	movs	r1, #4
 8012098:	6823      	ldr	r3, [r4, #0]
 801209a:	681a      	ldr	r2, [r3, #0]
 801209c:	420a      	tst	r2, r1
 801209e:	d0e4      	beq.n	801206a <UART_WaitOnFlagUntilTimeout+0xa>
 80120a0:	002a      	movs	r2, r5
 80120a2:	313c      	adds	r1, #60	; 0x3c
 80120a4:	3a40      	subs	r2, #64	; 0x40
 80120a6:	438a      	bics	r2, r1
 80120a8:	d0df      	beq.n	801206a <UART_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80120aa:	69da      	ldr	r2, [r3, #28]
 80120ac:	2608      	movs	r6, #8
 80120ae:	0011      	movs	r1, r2
 80120b0:	4031      	ands	r1, r6
 80120b2:	9101      	str	r1, [sp, #4]
 80120b4:	4232      	tst	r2, r6
 80120b6:	d00b      	beq.n	80120d0 <UART_WaitOnFlagUntilTimeout+0x70>
          UART_EndRxTransfer(huart);
 80120b8:	0020      	movs	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80120ba:	621e      	str	r6, [r3, #32]
          UART_EndRxTransfer(huart);
 80120bc:	f7ff f93c 	bl	8011338 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80120c0:	0023      	movs	r3, r4
 80120c2:	3390      	adds	r3, #144	; 0x90
 80120c4:	601e      	str	r6, [r3, #0]
          __HAL_UNLOCK(huart);
 80120c6:	2300      	movs	r3, #0
          return HAL_ERROR;
 80120c8:	2001      	movs	r0, #1
          __HAL_UNLOCK(huart);
 80120ca:	3484      	adds	r4, #132	; 0x84
 80120cc:	7023      	strb	r3, [r4, #0]
}
 80120ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80120d0:	2280      	movs	r2, #128	; 0x80
 80120d2:	69d9      	ldr	r1, [r3, #28]
 80120d4:	0112      	lsls	r2, r2, #4
 80120d6:	4211      	tst	r1, r2
 80120d8:	d0c7      	beq.n	801206a <UART_WaitOnFlagUntilTimeout+0xa>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80120da:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80120dc:	0020      	movs	r0, r4
 80120de:	f7ff f92b 	bl	8011338 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80120e2:	0023      	movs	r3, r4
 80120e4:	2220      	movs	r2, #32
 80120e6:	3390      	adds	r3, #144	; 0x90
 80120e8:	601a      	str	r2, [r3, #0]
          __HAL_UNLOCK(huart);
 80120ea:	9b01      	ldr	r3, [sp, #4]
 80120ec:	3484      	adds	r4, #132	; 0x84
 80120ee:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80120f0:	2003      	movs	r0, #3
 80120f2:	e7ec      	b.n	80120ce <UART_WaitOnFlagUntilTimeout+0x6e>

080120f4 <HAL_UART_Transmit>:
{
 80120f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80120f6:	0016      	movs	r6, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80120f8:	0002      	movs	r2, r0
{
 80120fa:	b085      	sub	sp, #20
  if (huart->gState == HAL_UART_STATE_READY)
 80120fc:	3288      	adds	r2, #136	; 0x88
{
 80120fe:	9303      	str	r3, [sp, #12]
  if (huart->gState == HAL_UART_STATE_READY)
 8012100:	6813      	ldr	r3, [r2, #0]
{
 8012102:	0004      	movs	r4, r0
 8012104:	000d      	movs	r5, r1
    return HAL_BUSY;
 8012106:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8012108:	2b20      	cmp	r3, #32
 801210a:	d13a      	bne.n	8012182 <HAL_UART_Transmit+0x8e>
      return  HAL_ERROR;
 801210c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 801210e:	2900      	cmp	r1, #0
 8012110:	d037      	beq.n	8012182 <HAL_UART_Transmit+0x8e>
 8012112:	2e00      	cmp	r6, #0
 8012114:	d035      	beq.n	8012182 <HAL_UART_Transmit+0x8e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012116:	2380      	movs	r3, #128	; 0x80
 8012118:	68a1      	ldr	r1, [r4, #8]
 801211a:	015b      	lsls	r3, r3, #5
 801211c:	4299      	cmp	r1, r3
 801211e:	d104      	bne.n	801212a <HAL_UART_Transmit+0x36>
 8012120:	6923      	ldr	r3, [r4, #16]
 8012122:	2b00      	cmp	r3, #0
 8012124:	d101      	bne.n	801212a <HAL_UART_Transmit+0x36>
      if ((((uint32_t)pData) & 1U) != 0U)
 8012126:	4205      	tst	r5, r0
 8012128:	d12b      	bne.n	8012182 <HAL_UART_Transmit+0x8e>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801212a:	0023      	movs	r3, r4
 801212c:	2100      	movs	r1, #0
 801212e:	3390      	adds	r3, #144	; 0x90
 8012130:	6019      	str	r1, [r3, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8012132:	2321      	movs	r3, #33	; 0x21
 8012134:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8012136:	f7fd fca7 	bl	800fa88 <HAL_GetTick>
    huart->TxXferSize  = Size;
 801213a:	0023      	movs	r3, r4
 801213c:	3354      	adds	r3, #84	; 0x54
 801213e:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8012140:	3302      	adds	r3, #2
 8012142:	801e      	strh	r6, [r3, #0]
 8012144:	9302      	str	r3, [sp, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012146:	2380      	movs	r3, #128	; 0x80
 8012148:	68a2      	ldr	r2, [r4, #8]
    tickstart = HAL_GetTick();
 801214a:	0007      	movs	r7, r0
      pdata16bits = NULL;
 801214c:	2600      	movs	r6, #0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801214e:	015b      	lsls	r3, r3, #5
 8012150:	429a      	cmp	r2, r3
 8012152:	d104      	bne.n	801215e <HAL_UART_Transmit+0x6a>
 8012154:	6923      	ldr	r3, [r4, #16]
 8012156:	42b3      	cmp	r3, r6
 8012158:	d101      	bne.n	801215e <HAL_UART_Transmit+0x6a>
 801215a:	002e      	movs	r6, r5
      pdata8bits  = NULL;
 801215c:	001d      	movs	r5, r3
    while (huart->TxXferCount > 0U)
 801215e:	0023      	movs	r3, r4
 8012160:	3356      	adds	r3, #86	; 0x56
 8012162:	881b      	ldrh	r3, [r3, #0]
 8012164:	b29a      	uxth	r2, r3
 8012166:	2b00      	cmp	r3, #0
 8012168:	d10d      	bne.n	8012186 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801216a:	9b03      	ldr	r3, [sp, #12]
 801216c:	0020      	movs	r0, r4
 801216e:	9300      	str	r3, [sp, #0]
 8012170:	2140      	movs	r1, #64	; 0x40
 8012172:	003b      	movs	r3, r7
 8012174:	f7ff ff74 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 8012178:	2320      	movs	r3, #32
 801217a:	3488      	adds	r4, #136	; 0x88
      huart->gState = HAL_UART_STATE_READY;
 801217c:	6023      	str	r3, [r4, #0]
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801217e:	2800      	cmp	r0, #0
 8012180:	d10e      	bne.n	80121a0 <HAL_UART_Transmit+0xac>
}
 8012182:	b005      	add	sp, #20
 8012184:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8012186:	9b03      	ldr	r3, [sp, #12]
 8012188:	2200      	movs	r2, #0
 801218a:	9300      	str	r3, [sp, #0]
 801218c:	2180      	movs	r1, #128	; 0x80
 801218e:	003b      	movs	r3, r7
 8012190:	0020      	movs	r0, r4
 8012192:	f7ff ff65 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 8012196:	2800      	cmp	r0, #0
 8012198:	d004      	beq.n	80121a4 <HAL_UART_Transmit+0xb0>
        huart->gState = HAL_UART_STATE_READY;
 801219a:	2320      	movs	r3, #32
 801219c:	3488      	adds	r4, #136	; 0x88
 801219e:	6023      	str	r3, [r4, #0]
      return HAL_TIMEOUT;
 80121a0:	2003      	movs	r0, #3
 80121a2:	e7ee      	b.n	8012182 <HAL_UART_Transmit+0x8e>
      if (pdata8bits == NULL)
 80121a4:	6822      	ldr	r2, [r4, #0]
 80121a6:	2d00      	cmp	r5, #0
 80121a8:	d10b      	bne.n	80121c2 <HAL_UART_Transmit+0xce>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80121aa:	8833      	ldrh	r3, [r6, #0]
        pdata16bits++;
 80121ac:	3602      	adds	r6, #2
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80121ae:	05db      	lsls	r3, r3, #23
 80121b0:	0ddb      	lsrs	r3, r3, #23
 80121b2:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80121b4:	9b02      	ldr	r3, [sp, #8]
 80121b6:	9a02      	ldr	r2, [sp, #8]
 80121b8:	881b      	ldrh	r3, [r3, #0]
 80121ba:	3b01      	subs	r3, #1
 80121bc:	b29b      	uxth	r3, r3
 80121be:	8013      	strh	r3, [r2, #0]
 80121c0:	e7cd      	b.n	801215e <HAL_UART_Transmit+0x6a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80121c2:	782b      	ldrb	r3, [r5, #0]
        pdata8bits++;
 80121c4:	3501      	adds	r5, #1
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80121c6:	6293      	str	r3, [r2, #40]	; 0x28
        pdata8bits++;
 80121c8:	e7f4      	b.n	80121b4 <HAL_UART_Transmit+0xc0>
	...

080121cc <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121cc:	0003      	movs	r3, r0
{
 80121ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121d0:	2700      	movs	r7, #0
{
 80121d2:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80121d4:	3390      	adds	r3, #144	; 0x90
 80121d6:	601f      	str	r7, [r3, #0]
  tickstart = HAL_GetTick();
 80121d8:	f7fd fc56 	bl	800fa88 <HAL_GetTick>
 80121dc:	0026      	movs	r6, r4
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80121de:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80121e0:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	3684      	adds	r6, #132	; 0x84
 80121e6:	071b      	lsls	r3, r3, #28
 80121e8:	d51c      	bpl.n	8012224 <UART_CheckIdleState+0x58>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80121ea:	2180      	movs	r1, #128	; 0x80
 80121ec:	4b28      	ldr	r3, [pc, #160]	; (8012290 <UART_CheckIdleState+0xc4>)
 80121ee:	003a      	movs	r2, r7
 80121f0:	9300      	str	r3, [sp, #0]
 80121f2:	0389      	lsls	r1, r1, #14
 80121f4:	0003      	movs	r3, r0
 80121f6:	0020      	movs	r0, r4
 80121f8:	f7ff ff32 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 80121fc:	42b8      	cmp	r0, r7
 80121fe:	d011      	beq.n	8012224 <UART_CheckIdleState+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012200:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012204:	2301      	movs	r3, #1
 8012206:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801220a:	2080      	movs	r0, #128	; 0x80
 801220c:	6822      	ldr	r2, [r4, #0]
 801220e:	6813      	ldr	r3, [r2, #0]
 8012210:	4383      	bics	r3, r0
 8012212:	6013      	str	r3, [r2, #0]
 8012214:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8012218:	2320      	movs	r3, #32
 801221a:	3488      	adds	r4, #136	; 0x88
 801221c:	6023      	str	r3, [r4, #0]
      __HAL_UNLOCK(huart);
 801221e:	7037      	strb	r7, [r6, #0]
      return HAL_TIMEOUT;
 8012220:	2003      	movs	r0, #3
}
 8012222:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012224:	0027      	movs	r7, r4
 8012226:	6823      	ldr	r3, [r4, #0]
 8012228:	378c      	adds	r7, #140	; 0x8c
 801222a:	681b      	ldr	r3, [r3, #0]
 801222c:	075b      	lsls	r3, r3, #29
 801222e:	d525      	bpl.n	801227c <UART_CheckIdleState+0xb0>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012230:	2180      	movs	r1, #128	; 0x80
 8012232:	4b17      	ldr	r3, [pc, #92]	; (8012290 <UART_CheckIdleState+0xc4>)
 8012234:	2200      	movs	r2, #0
 8012236:	9300      	str	r3, [sp, #0]
 8012238:	0020      	movs	r0, r4
 801223a:	002b      	movs	r3, r5
 801223c:	03c9      	lsls	r1, r1, #15
 801223e:	f7ff ff0f 	bl	8012060 <UART_WaitOnFlagUntilTimeout>
 8012242:	2800      	cmp	r0, #0
 8012244:	d01a      	beq.n	801227c <UART_CheckIdleState+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012246:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801224a:	2201      	movs	r2, #1
 801224c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012250:	6821      	ldr	r1, [r4, #0]
 8012252:	4d10      	ldr	r5, [pc, #64]	; (8012294 <UART_CheckIdleState+0xc8>)
 8012254:	680b      	ldr	r3, [r1, #0]
 8012256:	402b      	ands	r3, r5
 8012258:	600b      	str	r3, [r1, #0]
 801225a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801225e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012262:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012266:	6821      	ldr	r1, [r4, #0]
 8012268:	688b      	ldr	r3, [r1, #8]
 801226a:	4393      	bics	r3, r2
 801226c:	608b      	str	r3, [r1, #8]
 801226e:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8012272:	2320      	movs	r3, #32
 8012274:	603b      	str	r3, [r7, #0]
      __HAL_UNLOCK(huart);
 8012276:	2300      	movs	r3, #0
 8012278:	7033      	strb	r3, [r6, #0]
 801227a:	e7d1      	b.n	8012220 <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 801227c:	0022      	movs	r2, r4
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801227e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8012280:	2320      	movs	r3, #32
 8012282:	3288      	adds	r2, #136	; 0x88
 8012284:	6013      	str	r3, [r2, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8012286:	603b      	str	r3, [r7, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012288:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801228a:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 801228c:	7030      	strb	r0, [r6, #0]
  return HAL_OK;
 801228e:	e7c8      	b.n	8012222 <UART_CheckIdleState+0x56>
 8012290:	01ffffff 	.word	0x01ffffff
 8012294:	fffffedf 	.word	0xfffffedf

08012298 <HAL_UART_Init>:
{
 8012298:	b570      	push	{r4, r5, r6, lr}
 801229a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 801229c:	d101      	bne.n	80122a2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 801229e:	2001      	movs	r0, #1
}
 80122a0:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80122a2:	0005      	movs	r5, r0
 80122a4:	3588      	adds	r5, #136	; 0x88
 80122a6:	682b      	ldr	r3, [r5, #0]
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d104      	bne.n	80122b6 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 80122ac:	0002      	movs	r2, r0
 80122ae:	3284      	adds	r2, #132	; 0x84
 80122b0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80122b2:	f7fd f877 	bl	800f3a4 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80122b6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80122b8:	2101      	movs	r1, #1
 80122ba:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80122bc:	602b      	str	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 80122be:	6813      	ldr	r3, [r2, #0]
 80122c0:	438b      	bics	r3, r1
 80122c2:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80122c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d002      	beq.n	80122d0 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 80122ca:	0020      	movs	r0, r4
 80122cc:	f7ff fe60 	bl	8011f90 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80122d0:	0020      	movs	r0, r4
 80122d2:	f7ff fced 	bl	8011cb0 <UART_SetConfig>
 80122d6:	2801      	cmp	r0, #1
 80122d8:	d0e1      	beq.n	801229e <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80122da:	6823      	ldr	r3, [r4, #0]
 80122dc:	4907      	ldr	r1, [pc, #28]	; (80122fc <HAL_UART_Init+0x64>)
 80122de:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80122e0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80122e2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80122e4:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80122e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80122e8:	689a      	ldr	r2, [r3, #8]
 80122ea:	438a      	bics	r2, r1
 80122ec:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80122ee:	2201      	movs	r2, #1
 80122f0:	6819      	ldr	r1, [r3, #0]
 80122f2:	430a      	orrs	r2, r1
 80122f4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80122f6:	f7ff ff69 	bl	80121cc <UART_CheckIdleState>
 80122fa:	e7d1      	b.n	80122a0 <HAL_UART_Init+0x8>
 80122fc:	ffffb7ff 	.word	0xffffb7ff

08012300 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8012300:	0003      	movs	r3, r0
{
 8012302:	b570      	push	{r4, r5, r6, lr}
  huart->RxISR       = NULL;
 8012304:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 8012306:	2580      	movs	r5, #128	; 0x80
  huart->pRxBuffPtr  = pData;
 8012308:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 801230a:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 801230c:	335c      	adds	r3, #92	; 0x5c
 801230e:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8012310:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 8012312:	016d      	lsls	r5, r5, #5
  huart->RxISR       = NULL;
 8012314:	6744      	str	r4, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8012316:	3304      	adds	r3, #4
 8012318:	42a9      	cmp	r1, r5
 801231a:	d14b      	bne.n	80123b4 <UART_Start_Receive_IT+0xb4>
 801231c:	6901      	ldr	r1, [r0, #16]
 801231e:	42a1      	cmp	r1, r4
 8012320:	d146      	bne.n	80123b0 <UART_Start_Receive_IT+0xb0>
 8012322:	493c      	ldr	r1, [pc, #240]	; (8012414 <UART_Start_Receive_IT+0x114>)
 8012324:	8019      	strh	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012326:	0003      	movs	r3, r0
 8012328:	2100      	movs	r1, #0
 801232a:	3390      	adds	r3, #144	; 0x90
 801232c:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801232e:	3122      	adds	r1, #34	; 0x22
 8012330:	3b04      	subs	r3, #4
 8012332:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012334:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012338:	2301      	movs	r3, #1
 801233a:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801233e:	6801      	ldr	r1, [r0, #0]
 8012340:	688d      	ldr	r5, [r1, #8]
 8012342:	432b      	orrs	r3, r5
 8012344:	608b      	str	r3, [r1, #8]
 8012346:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801234a:	2580      	movs	r5, #128	; 0x80
 801234c:	2180      	movs	r1, #128	; 0x80
 801234e:	6e46      	ldr	r6, [r0, #100]	; 0x64
 8012350:	6884      	ldr	r4, [r0, #8]
 8012352:	6903      	ldr	r3, [r0, #16]
 8012354:	05ad      	lsls	r5, r5, #22
 8012356:	0149      	lsls	r1, r1, #5
 8012358:	42ae      	cmp	r6, r5
 801235a:	d13d      	bne.n	80123d8 <UART_Start_Receive_IT+0xd8>
 801235c:	0005      	movs	r5, r0
 801235e:	3568      	adds	r5, #104	; 0x68
 8012360:	882d      	ldrh	r5, [r5, #0]
 8012362:	4295      	cmp	r5, r2
 8012364:	d838      	bhi.n	80123d8 <UART_Start_Receive_IT+0xd8>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8012366:	4a2c      	ldr	r2, [pc, #176]	; (8012418 <UART_Start_Receive_IT+0x118>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012368:	428c      	cmp	r4, r1
 801236a:	d103      	bne.n	8012374 <UART_Start_Receive_IT+0x74>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 801236c:	4a2b      	ldr	r2, [pc, #172]	; (801241c <UART_Start_Receive_IT+0x11c>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801236e:	2b00      	cmp	r3, #0
 8012370:	d000      	beq.n	8012374 <UART_Start_Receive_IT+0x74>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8012372:	4a29      	ldr	r2, [pc, #164]	; (8012418 <UART_Start_Receive_IT+0x118>)
 8012374:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8012376:	2b00      	cmp	r3, #0
 8012378:	d00b      	beq.n	8012392 <UART_Start_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801237a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801237e:	2301      	movs	r3, #1
 8012380:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8012384:	6802      	ldr	r2, [r0, #0]
 8012386:	33ff      	adds	r3, #255	; 0xff
 8012388:	6814      	ldr	r4, [r2, #0]
 801238a:	4323      	orrs	r3, r4
 801238c:	6013      	str	r3, [r2, #0]
 801238e:	f381 8810 	msr	PRIMASK, r1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012392:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012396:	2301      	movs	r3, #1
 8012398:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801239c:	2380      	movs	r3, #128	; 0x80
 801239e:	6802      	ldr	r2, [r0, #0]
 80123a0:	055b      	lsls	r3, r3, #21
 80123a2:	6890      	ldr	r0, [r2, #8]
 80123a4:	4303      	orrs	r3, r0
 80123a6:	6093      	str	r3, [r2, #8]
 80123a8:	f381 8810 	msr	PRIMASK, r1
}
 80123ac:	2000      	movs	r0, #0
 80123ae:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 80123b0:	21ff      	movs	r1, #255	; 0xff
 80123b2:	e7b7      	b.n	8012324 <UART_Start_Receive_IT+0x24>
 80123b4:	2900      	cmp	r1, #0
 80123b6:	d104      	bne.n	80123c2 <UART_Start_Receive_IT+0xc2>
 80123b8:	6901      	ldr	r1, [r0, #16]
 80123ba:	2900      	cmp	r1, #0
 80123bc:	d0f8      	beq.n	80123b0 <UART_Start_Receive_IT+0xb0>
 80123be:	217f      	movs	r1, #127	; 0x7f
 80123c0:	e7b0      	b.n	8012324 <UART_Start_Receive_IT+0x24>
 80123c2:	2580      	movs	r5, #128	; 0x80
 80123c4:	056d      	lsls	r5, r5, #21
 80123c6:	42a9      	cmp	r1, r5
 80123c8:	d104      	bne.n	80123d4 <UART_Start_Receive_IT+0xd4>
 80123ca:	6901      	ldr	r1, [r0, #16]
 80123cc:	2900      	cmp	r1, #0
 80123ce:	d0f6      	beq.n	80123be <UART_Start_Receive_IT+0xbe>
 80123d0:	213f      	movs	r1, #63	; 0x3f
 80123d2:	e7a7      	b.n	8012324 <UART_Start_Receive_IT+0x24>
 80123d4:	801c      	strh	r4, [r3, #0]
 80123d6:	e7a6      	b.n	8012326 <UART_Start_Receive_IT+0x26>
      huart->RxISR = UART_RxISR_8BIT;
 80123d8:	4a11      	ldr	r2, [pc, #68]	; (8012420 <UART_Start_Receive_IT+0x120>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80123da:	428c      	cmp	r4, r1
 80123dc:	d103      	bne.n	80123e6 <UART_Start_Receive_IT+0xe6>
      huart->RxISR = UART_RxISR_16BIT;
 80123de:	4a11      	ldr	r2, [pc, #68]	; (8012424 <UART_Start_Receive_IT+0x124>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d000      	beq.n	80123e6 <UART_Start_Receive_IT+0xe6>
      huart->RxISR = UART_RxISR_8BIT;
 80123e4:	4a0e      	ldr	r2, [pc, #56]	; (8012420 <UART_Start_Receive_IT+0x120>)
 80123e6:	6742      	str	r2, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 80123e8:	2201      	movs	r2, #1
 80123ea:	2b00      	cmp	r3, #0
 80123ec:	d00a      	beq.n	8012404 <UART_Start_Receive_IT+0x104>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80123ee:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80123f2:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80123f6:	2390      	movs	r3, #144	; 0x90
 80123f8:	6802      	ldr	r2, [r0, #0]
 80123fa:	005b      	lsls	r3, r3, #1
 80123fc:	6810      	ldr	r0, [r2, #0]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80123fe:	4303      	orrs	r3, r0
 8012400:	6013      	str	r3, [r2, #0]
 8012402:	e7d1      	b.n	80123a8 <UART_Start_Receive_IT+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012404:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012408:	f382 8810 	msr	PRIMASK, r2
 801240c:	6802      	ldr	r2, [r0, #0]
 801240e:	2320      	movs	r3, #32
 8012410:	6810      	ldr	r0, [r2, #0]
 8012412:	e7f4      	b.n	80123fe <UART_Start_Receive_IT+0xfe>
 8012414:	000001ff 	.word	0x000001ff
 8012418:	080118ed 	.word	0x080118ed
 801241c:	08011ad1 	.word	0x08011ad1
 8012420:	080118a7 	.word	0x080118a7
 8012424:	08011865 	.word	0x08011865

08012428 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8012428:	0003      	movs	r3, r0
 801242a:	338c      	adds	r3, #140	; 0x8c
{
 801242c:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 801242e:	681c      	ldr	r4, [r3, #0]
    return HAL_BUSY;
 8012430:	2302      	movs	r3, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8012432:	2c20      	cmp	r4, #32
 8012434:	d12b      	bne.n	801248e <HAL_UART_Receive_IT+0x66>
      return HAL_ERROR;
 8012436:	3b01      	subs	r3, #1
    if ((pData == NULL) || (Size == 0U))
 8012438:	2900      	cmp	r1, #0
 801243a:	d028      	beq.n	801248e <HAL_UART_Receive_IT+0x66>
 801243c:	2a00      	cmp	r2, #0
 801243e:	d026      	beq.n	801248e <HAL_UART_Receive_IT+0x66>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8012440:	2380      	movs	r3, #128	; 0x80
 8012442:	6884      	ldr	r4, [r0, #8]
 8012444:	015b      	lsls	r3, r3, #5
 8012446:	429c      	cmp	r4, r3
 8012448:	d105      	bne.n	8012456 <HAL_UART_Receive_IT+0x2e>
 801244a:	6903      	ldr	r3, [r0, #16]
 801244c:	2b00      	cmp	r3, #0
 801244e:	d102      	bne.n	8012456 <HAL_UART_Receive_IT+0x2e>
      return HAL_ERROR;
 8012450:	3301      	adds	r3, #1
      if ((((uint32_t)pData) & 1U) != 0U)
 8012452:	4219      	tst	r1, r3
 8012454:	d11b      	bne.n	801248e <HAL_UART_Receive_IT+0x66>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012456:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8012458:	4c0e      	ldr	r4, [pc, #56]	; (8012494 <HAL_UART_Receive_IT+0x6c>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801245a:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801245c:	6803      	ldr	r3, [r0, #0]
 801245e:	42a3      	cmp	r3, r4
 8012460:	d012      	beq.n	8012488 <HAL_UART_Receive_IT+0x60>
 8012462:	4c0d      	ldr	r4, [pc, #52]	; (8012498 <HAL_UART_Receive_IT+0x70>)
 8012464:	42a3      	cmp	r3, r4
 8012466:	d00f      	beq.n	8012488 <HAL_UART_Receive_IT+0x60>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8012468:	685b      	ldr	r3, [r3, #4]
 801246a:	021b      	lsls	r3, r3, #8
 801246c:	d50c      	bpl.n	8012488 <HAL_UART_Receive_IT+0x60>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801246e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012472:	2301      	movs	r3, #1
 8012474:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8012478:	2380      	movs	r3, #128	; 0x80
 801247a:	6804      	ldr	r4, [r0, #0]
 801247c:	04db      	lsls	r3, r3, #19
 801247e:	6826      	ldr	r6, [r4, #0]
 8012480:	4333      	orrs	r3, r6
 8012482:	6023      	str	r3, [r4, #0]
 8012484:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8012488:	f7ff ff3a 	bl	8012300 <UART_Start_Receive_IT>
 801248c:	0003      	movs	r3, r0
}
 801248e:	0018      	movs	r0, r3
 8012490:	bd70      	pop	{r4, r5, r6, pc}
 8012492:	46c0      	nop			; (mov r8, r8)
 8012494:	40008000 	.word	0x40008000
 8012498:	40008400 	.word	0x40008400

0801249c <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801249c:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 801249e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80124a0:	0004      	movs	r4, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	d01b      	beq.n	80124de <UARTEx_SetNbDataToProcess+0x42>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124a6:	6803      	ldr	r3, [r0, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124a8:	4f0e      	ldr	r7, [pc, #56]	; (80124e4 <UARTEx_SetNbDataToProcess+0x48>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124aa:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80124ac:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 80124ae:	4e0e      	ldr	r6, [pc, #56]	; (80124e8 <UARTEx_SetNbDataToProcess+0x4c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80124b0:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124b2:	5cf8      	ldrb	r0, [r7, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80124b4:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124b6:	00c0      	lsls	r0, r0, #3
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124b8:	9201      	str	r2, [sp, #4]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124ba:	f7f1 fd13 	bl	8003ee4 <__divsi3>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124be:	9b01      	ldr	r3, [sp, #4]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80124c0:	b285      	uxth	r5, r0
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80124c2:	011b      	lsls	r3, r3, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80124c4:	0f5b      	lsrs	r3, r3, #29
 80124c6:	5cf8      	ldrb	r0, [r7, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80124c8:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80124ca:	00c0      	lsls	r0, r0, #3
 80124cc:	f7f1 fd0a 	bl	8003ee4 <__divsi3>
 80124d0:	b280      	uxth	r0, r0
 80124d2:	0023      	movs	r3, r4
 80124d4:	346a      	adds	r4, #106	; 0x6a
 80124d6:	3368      	adds	r3, #104	; 0x68
 80124d8:	8018      	strh	r0, [r3, #0]
  }
}
 80124da:	8025      	strh	r5, [r4, #0]
 80124dc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    huart->NbRxDataToProcess = 1U;
 80124de:	2001      	movs	r0, #1
    huart->NbTxDataToProcess = 1U;
 80124e0:	0005      	movs	r5, r0
 80124e2:	e7f6      	b.n	80124d2 <UARTEx_SetNbDataToProcess+0x36>
 80124e4:	08013348 	.word	0x08013348
 80124e8:	08013340 	.word	0x08013340

080124ec <HAL_UARTEx_WakeupCallback>:
}
 80124ec:	4770      	bx	lr

080124ee <HAL_UARTEx_RxFifoFullCallback>:
 80124ee:	4770      	bx	lr

080124f0 <HAL_UARTEx_TxFifoEmptyCallback>:
 80124f0:	4770      	bx	lr
	...

080124f4 <HAL_UARTEx_DisableFifoMode>:
{
 80124f4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80124f6:	0004      	movs	r4, r0
 80124f8:	3484      	adds	r4, #132	; 0x84
 80124fa:	7822      	ldrb	r2, [r4, #0]
{
 80124fc:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 80124fe:	2002      	movs	r0, #2
 8012500:	2a01      	cmp	r2, #1
 8012502:	d011      	beq.n	8012528 <HAL_UARTEx_DisableFifoMode+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 8012504:	001d      	movs	r5, r3
 8012506:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8012508:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 801250a:	3588      	adds	r5, #136	; 0x88
 801250c:	602a      	str	r2, [r5, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801250e:	681a      	ldr	r2, [r3, #0]
 8012510:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8012512:	6810      	ldr	r0, [r2, #0]
 8012514:	43b0      	bics	r0, r6
 8012516:	6010      	str	r0, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8012518:	4804      	ldr	r0, [pc, #16]	; (801252c <HAL_UARTEx_DisableFifoMode+0x38>)
 801251a:	4001      	ands	r1, r0
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801251c:	2000      	movs	r0, #0
 801251e:	6658      	str	r0, [r3, #100]	; 0x64
  huart->gState = HAL_UART_STATE_READY;
 8012520:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012522:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8012524:	602b      	str	r3, [r5, #0]
  __HAL_UNLOCK(huart);
 8012526:	7020      	strb	r0, [r4, #0]
}
 8012528:	bd70      	pop	{r4, r5, r6, pc}
 801252a:	46c0      	nop			; (mov r8, r8)
 801252c:	dfffffff 	.word	0xdfffffff

08012530 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8012530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 8012532:	0005      	movs	r5, r0
 8012534:	3584      	adds	r5, #132	; 0x84
 8012536:	782b      	ldrb	r3, [r5, #0]
{
 8012538:	0004      	movs	r4, r0
 801253a:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 801253c:	2002      	movs	r0, #2
 801253e:	2b01      	cmp	r3, #1
 8012540:	d018      	beq.n	8012574 <HAL_UARTEx_SetTxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 8012542:	0026      	movs	r6, r4
 8012544:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 8012546:	3801      	subs	r0, #1
 8012548:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 801254a:	3688      	adds	r6, #136	; 0x88
 801254c:	6033      	str	r3, [r6, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801254e:	6823      	ldr	r3, [r4, #0]
 8012550:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8012552:	6819      	ldr	r1, [r3, #0]
 8012554:	4381      	bics	r1, r0
 8012556:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8012558:	6899      	ldr	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 801255a:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801255c:	00c9      	lsls	r1, r1, #3
 801255e:	08c9      	lsrs	r1, r1, #3
 8012560:	4311      	orrs	r1, r2
 8012562:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8012564:	f7ff ff9a 	bl	801249c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8012568:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 801256a:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801256c:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 801256e:	2320      	movs	r3, #32
 8012570:	6033      	str	r3, [r6, #0]
  __HAL_UNLOCK(huart);
 8012572:	7028      	strb	r0, [r5, #0]
}
 8012574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012578 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8012578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 801257a:	0005      	movs	r5, r0
 801257c:	3584      	adds	r5, #132	; 0x84
 801257e:	782b      	ldrb	r3, [r5, #0]
{
 8012580:	0004      	movs	r4, r0
 8012582:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8012584:	2002      	movs	r0, #2
 8012586:	2b01      	cmp	r3, #1
 8012588:	d018      	beq.n	80125bc <HAL_UARTEx_SetRxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 801258a:	0026      	movs	r6, r4
 801258c:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 801258e:	3801      	subs	r0, #1
 8012590:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8012592:	3688      	adds	r6, #136	; 0x88
 8012594:	6033      	str	r3, [r6, #0]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8012596:	6823      	ldr	r3, [r4, #0]
 8012598:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 801259a:	6819      	ldr	r1, [r3, #0]
 801259c:	4381      	bics	r1, r0
 801259e:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80125a0:	6899      	ldr	r1, [r3, #8]
 80125a2:	4807      	ldr	r0, [pc, #28]	; (80125c0 <HAL_UARTEx_SetRxFifoThreshold+0x48>)
 80125a4:	4001      	ands	r1, r0
 80125a6:	4311      	orrs	r1, r2
  UARTEx_SetNbDataToProcess(huart);
 80125a8:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80125aa:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80125ac:	f7ff ff76 	bl	801249c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80125b0:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 80125b2:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80125b4:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80125b6:	2320      	movs	r3, #32
 80125b8:	6033      	str	r3, [r6, #0]
  __HAL_UNLOCK(huart);
 80125ba:	7028      	strb	r0, [r5, #0]
}
 80125bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80125be:	46c0      	nop			; (mov r8, r8)
 80125c0:	f1ffffff 	.word	0xf1ffffff

080125c4 <_DoInit>:
	unsigned i;
	//
	// Initialize control block
	//
	p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
	p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80125c4:	2203      	movs	r2, #3
 80125c6:	4b10      	ldr	r3, [pc, #64]	; (8012608 <_DoInit+0x44>)
static void _DoInit(void) {
 80125c8:	b530      	push	{r4, r5, lr}
	p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
	//
	// Initialize up buffer 0
	//
	p->aUp[0].sName         = "Terminal";
 80125ca:	4910      	ldr	r1, [pc, #64]	; (801260c <_DoInit+0x48>)
	p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 80125cc:	611a      	str	r2, [r3, #16]
	p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 80125ce:	615a      	str	r2, [r3, #20]
	p->aUp[0].pBuffer       = _acUpBuffer;
 80125d0:	4a0f      	ldr	r2, [pc, #60]	; (8012610 <_DoInit+0x4c>)
	p->aUp[0].sName         = "Terminal";
 80125d2:	6199      	str	r1, [r3, #24]
	p->aUp[0].pBuffer       = _acUpBuffer;
 80125d4:	61da      	str	r2, [r3, #28]
	p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 80125d6:	2280      	movs	r2, #128	; 0x80
 80125d8:	00d2      	lsls	r2, r2, #3
 80125da:	621a      	str	r2, [r3, #32]
	p->aUp[0].RdOff         = 0u;
 80125dc:	2200      	movs	r2, #0
 80125de:	629a      	str	r2, [r3, #40]	; 0x28
	p->aUp[0].WrOff         = 0u;
 80125e0:	625a      	str	r2, [r3, #36]	; 0x24
	p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80125e2:	62da      	str	r2, [r3, #44]	; 0x2c
	//
	// Initialize down buffer 0
	//
	p->aDown[0].sName         = "Terminal";
 80125e4:	6619      	str	r1, [r3, #96]	; 0x60
	p->aDown[0].pBuffer       = _acDownBuffer;
 80125e6:	490b      	ldr	r1, [pc, #44]	; (8012614 <_DoInit+0x50>)
	// Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
	// as this would cause J-Link to "find" the control block at a wrong address.
	//
	RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
	for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
		p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80125e8:	4c0b      	ldr	r4, [pc, #44]	; (8012618 <_DoInit+0x54>)
	p->aDown[0].pBuffer       = _acDownBuffer;
 80125ea:	6659      	str	r1, [r3, #100]	; 0x64
	p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 80125ec:	2110      	movs	r1, #16
 80125ee:	6699      	str	r1, [r3, #104]	; 0x68
	p->aDown[0].RdOff         = 0u;
 80125f0:	671a      	str	r2, [r3, #112]	; 0x70
	p->aDown[0].WrOff         = 0u;
 80125f2:	66da      	str	r2, [r3, #108]	; 0x6c
	p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80125f4:	675a      	str	r2, [r3, #116]	; 0x74
 80125f6:	320f      	adds	r2, #15
 80125f8:	0015      	movs	r5, r2
		p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 80125fa:	5d10      	ldrb	r0, [r2, r4]
 80125fc:	1aa9      	subs	r1, r5, r2
 80125fe:	5458      	strb	r0, [r3, r1]
	for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8012600:	3a01      	subs	r2, #1
 8012602:	d2fa      	bcs.n	80125fa <_DoInit+0x36>
	}
	RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
}
 8012604:	bd30      	pop	{r4, r5, pc}
 8012606:	46c0      	nop			; (mov r8, r8)
 8012608:	20001634 	.word	0x20001634
 801260c:	08013350 	.word	0x08013350
 8012610:	2000122c 	.word	0x2000122c
 8012614:	2000121c 	.word	0x2000121c
 8012618:	0801335c 	.word	0x0801335c

0801261c <_GetAvailWriteSpace>:
	unsigned r;
	//
	// Avoid warnings regarding volatile access order.  It's not a problem
	// in this case, but dampen compiler enthusiasm.
	//
	RdOff = pRing->RdOff;
 801261c:	6903      	ldr	r3, [r0, #16]
	WrOff = pRing->WrOff;
 801261e:	68c2      	ldr	r2, [r0, #12]
	if (RdOff <= WrOff) {
 8012620:	4293      	cmp	r3, r2
 8012622:	d801      	bhi.n	8012628 <_GetAvailWriteSpace+0xc>
		r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8012624:	6880      	ldr	r0, [r0, #8]
 8012626:	181b      	adds	r3, r3, r0
	} else {
		r = RdOff - WrOff - 1u;
 8012628:	3b01      	subs	r3, #1
 801262a:	1a98      	subs	r0, r3, r2
	}
	return r;
}
 801262c:	4770      	bx	lr

0801262e <_WriteNoCheck>:
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 801262e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	Rem = pRing->SizeOfBuffer - WrOff;
 8012630:	6883      	ldr	r3, [r0, #8]
	WrOff = pRing->WrOff;
 8012632:	68c4      	ldr	r4, [r0, #12]
	Rem = pRing->SizeOfBuffer - WrOff;
 8012634:	9301      	str	r3, [sp, #4]
 8012636:	1b1f      	subs	r7, r3, r4
	if (Rem > NumBytes) {
 8012638:	6843      	ldr	r3, [r0, #4]
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 801263a:	0005      	movs	r5, r0
 801263c:	000e      	movs	r6, r1
 801263e:	1918      	adds	r0, r3, r4
 8012640:	18a4      	adds	r4, r4, r2
	if (Rem > NumBytes) {
 8012642:	4297      	cmp	r7, r2
 8012644:	d807      	bhi.n	8012656 <_WriteNoCheck+0x28>
		SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8012646:	003a      	movs	r2, r7
 8012648:	f7f4 fcea 	bl	8007020 <memcpy>
		NumBytesAtOnce = NumBytes - Rem;
 801264c:	9b01      	ldr	r3, [sp, #4]
		SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 801264e:	6868      	ldr	r0, [r5, #4]
		NumBytesAtOnce = NumBytes - Rem;
 8012650:	1ae4      	subs	r4, r4, r3
		SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8012652:	0022      	movs	r2, r4
 8012654:	19f1      	adds	r1, r6, r7
 8012656:	f7f4 fce3 	bl	8007020 <memcpy>
		pRing->WrOff = NumBytesAtOnce;
 801265a:	60ec      	str	r4, [r5, #12]
}
 801265c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

0801265e <_WriteBlocking>:
	NumBytesWritten = 0u;
 801265e:	2300      	movs	r3, #0
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8012660:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012662:	0006      	movs	r6, r0
 8012664:	0017      	movs	r7, r2
	WrOff = pRing->WrOff;
 8012666:	68c5      	ldr	r5, [r0, #12]
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8012668:	9101      	str	r1, [sp, #4]
	NumBytesWritten = 0u;
 801266a:	9300      	str	r3, [sp, #0]
		RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 801266c:	6933      	ldr	r3, [r6, #16]
		if (RdOff > WrOff) {
 801266e:	68b4      	ldr	r4, [r6, #8]
 8012670:	429d      	cmp	r5, r3
 8012672:	d21f      	bcs.n	80126b4 <_WriteBlocking+0x56>
			NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8012674:	3b01      	subs	r3, #1
 8012676:	1b5b      	subs	r3, r3, r5
		NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8012678:	1b64      	subs	r4, r4, r5
		NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 801267a:	42bc      	cmp	r4, r7
 801267c:	d900      	bls.n	8012680 <_WriteBlocking+0x22>
 801267e:	003c      	movs	r4, r7
 8012680:	429c      	cmp	r4, r3
 8012682:	d900      	bls.n	8012686 <_WriteBlocking+0x28>
 8012684:	001c      	movs	r4, r3
		pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8012686:	6873      	ldr	r3, [r6, #4]
		SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8012688:	0022      	movs	r2, r4
		pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 801268a:	1958      	adds	r0, r3, r5
		SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 801268c:	9901      	ldr	r1, [sp, #4]
 801268e:	f7f4 fcc7 	bl	8007020 <memcpy>
		NumBytesWritten += NumBytesToWrite;
 8012692:	9b00      	ldr	r3, [sp, #0]
		WrOff           += NumBytesToWrite;
 8012694:	192d      	adds	r5, r5, r4
		NumBytesWritten += NumBytesToWrite;
 8012696:	191b      	adds	r3, r3, r4
 8012698:	9300      	str	r3, [sp, #0]
		pBuffer         += NumBytesToWrite;
 801269a:	9b01      	ldr	r3, [sp, #4]
		NumBytes        -= NumBytesToWrite;
 801269c:	1b3f      	subs	r7, r7, r4
		pBuffer         += NumBytesToWrite;
 801269e:	191b      	adds	r3, r3, r4
 80126a0:	9301      	str	r3, [sp, #4]
		if (WrOff == pRing->SizeOfBuffer) {
 80126a2:	68b3      	ldr	r3, [r6, #8]
 80126a4:	42ab      	cmp	r3, r5
 80126a6:	d100      	bne.n	80126aa <_WriteBlocking+0x4c>
			WrOff = 0u;
 80126a8:	2500      	movs	r5, #0
		pRing->WrOff = WrOff;
 80126aa:	60f5      	str	r5, [r6, #12]
	} while (NumBytes);
 80126ac:	2f00      	cmp	r7, #0
 80126ae:	d1dd      	bne.n	801266c <_WriteBlocking+0xe>
}
 80126b0:	9800      	ldr	r0, [sp, #0]
 80126b2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 80126b4:	191b      	adds	r3, r3, r4
 80126b6:	e7dd      	b.n	8012674 <_WriteBlocking+0x16>

080126b8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80126b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126ba:	0016      	movs	r6, r2
	SEGGER_RTT_BUFFER_UP* pRing;
	//
	// Get "to-host" ring buffer.
	//
	pData = (const char *)pBuffer;
	pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80126bc:	2218      	movs	r2, #24
 80126be:	1c45      	adds	r5, r0, #1
 80126c0:	4355      	muls	r5, r2
	//
	// How we output depends upon the mode...
	//
	switch (pRing->Flags) {
 80126c2:	4342      	muls	r2, r0
	pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80126c4:	4b16      	ldr	r3, [pc, #88]	; (8012720 <SEGGER_RTT_WriteNoLock+0x68>)
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80126c6:	000f      	movs	r7, r1
	pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80126c8:	18ed      	adds	r5, r5, r3
	switch (pRing->Flags) {
 80126ca:	189b      	adds	r3, r3, r2
 80126cc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80126ce:	2c01      	cmp	r4, #1
 80126d0:	d010      	beq.n	80126f4 <SEGGER_RTT_WriteNoLock+0x3c>
 80126d2:	2c02      	cmp	r4, #2
 80126d4:	d01b      	beq.n	801270e <SEGGER_RTT_WriteNoLock+0x56>
 80126d6:	2c00      	cmp	r4, #0
 80126d8:	d11f      	bne.n	801271a <SEGGER_RTT_WriteNoLock+0x62>
	case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
		//
		// If we are in skip mode and there is no space for the whole
		// of this output, don't bother.
		//
		Avail = _GetAvailWriteSpace(pRing);
 80126da:	0028      	movs	r0, r5
 80126dc:	f7ff ff9e 	bl	801261c <_GetAvailWriteSpace>
		if (Avail < NumBytes) {
 80126e0:	4286      	cmp	r6, r0
 80126e2:	d805      	bhi.n	80126f0 <SEGGER_RTT_WriteNoLock+0x38>
			Status = 0u;
		} else {
			Status = NumBytes;
			_WriteNoCheck(pRing, pData, NumBytes);
 80126e4:	0032      	movs	r2, r6
 80126e6:	0039      	movs	r1, r7
 80126e8:	0028      	movs	r0, r5
 80126ea:	f7ff ffa0 	bl	801262e <_WriteNoCheck>
 80126ee:	0034      	movs	r4, r6
	}
	//
	// Finish up.
	//
	return Status;
}
 80126f0:	0020      	movs	r0, r4
 80126f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		Avail = _GetAvailWriteSpace(pRing);
 80126f4:	0028      	movs	r0, r5
 80126f6:	f7ff ff91 	bl	801261c <_GetAvailWriteSpace>
		Status = Avail < NumBytes ? Avail : NumBytes;
 80126fa:	0034      	movs	r4, r6
 80126fc:	4286      	cmp	r6, r0
 80126fe:	d900      	bls.n	8012702 <SEGGER_RTT_WriteNoLock+0x4a>
 8012700:	0004      	movs	r4, r0
		_WriteNoCheck(pRing, pData, Status);
 8012702:	0022      	movs	r2, r4
 8012704:	0039      	movs	r1, r7
 8012706:	0028      	movs	r0, r5
 8012708:	f7ff ff91 	bl	801262e <_WriteNoCheck>
		break;
 801270c:	e7f0      	b.n	80126f0 <SEGGER_RTT_WriteNoLock+0x38>
		Status = _WriteBlocking(pRing, pData, NumBytes);
 801270e:	0032      	movs	r2, r6
 8012710:	0028      	movs	r0, r5
 8012712:	f7ff ffa4 	bl	801265e <_WriteBlocking>
 8012716:	0004      	movs	r4, r0
		break;
 8012718:	e7ea      	b.n	80126f0 <SEGGER_RTT_WriteNoLock+0x38>
	switch (pRing->Flags) {
 801271a:	2400      	movs	r4, #0
	return Status;
 801271c:	e7e8      	b.n	80126f0 <SEGGER_RTT_WriteNoLock+0x38>
 801271e:	46c0      	nop			; (mov r8, r8)
 8012720:	20001634 	.word	0x20001634

08012724 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8012724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	unsigned Status;

	INIT();
 8012726:	4b0b      	ldr	r3, [pc, #44]	; (8012754 <SEGGER_RTT_Write+0x30>)
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8012728:	0004      	movs	r4, r0
	INIT();
 801272a:	781b      	ldrb	r3, [r3, #0]
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 801272c:	000e      	movs	r6, r1
 801272e:	0017      	movs	r7, r2
	INIT();
 8012730:	2b00      	cmp	r3, #0
 8012732:	d101      	bne.n	8012738 <SEGGER_RTT_Write+0x14>
 8012734:	f7ff ff46 	bl	80125c4 <_DoInit>
	SEGGER_RTT_LOCK();
 8012738:	f3ef 8510 	mrs	r5, PRIMASK
 801273c:	2101      	movs	r1, #1
 801273e:	f381 8810 	msr	PRIMASK, r1
	Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8012742:	003a      	movs	r2, r7
 8012744:	0031      	movs	r1, r6
 8012746:	0020      	movs	r0, r4
 8012748:	f7ff ffb6 	bl	80126b8 <SEGGER_RTT_WriteNoLock>
	SEGGER_RTT_UNLOCK();
 801274c:	f385 8810 	msr	PRIMASK, r5
	return Status;
}
 8012750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012752:	46c0      	nop			; (mov r8, r8)
 8012754:	20001634 	.word	0x20001634

08012758 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
 8012758:	b510      	push	{r4, lr}
	_DoInit();
 801275a:	f7ff ff33 	bl	80125c4 <_DoInit>
}
 801275e:	bd10      	pop	{r4, pc}

08012760 <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 8012760:	b510      	push	{r4, lr}
 8012762:	001c      	movs	r4, r3
 8012764:	0011      	movs	r1, r2
	(void) file;  /* Not used, avoid warning */
	(void) r;     /* Not used, avoid warning */
	SEGGER_RTT_Write(0, ptr, len);
 8012766:	2000      	movs	r0, #0
 8012768:	001a      	movs	r2, r3
 801276a:	f7ff ffdb 	bl	8012724 <SEGGER_RTT_Write>
	return len;
}
 801276e:	0020      	movs	r0, r4
 8012770:	bd10      	pop	{r4, pc}

08012772 <operator delete[](void*)>:
 8012772:	b510      	push	{r4, lr}
 8012774:	f000 f805 	bl	8012782 <operator delete(void*)>
 8012778:	bd10      	pop	{r4, pc}

0801277a <operator new[](unsigned int)>:
 801277a:	b510      	push	{r4, lr}
 801277c:	f000 f805 	bl	801278a <operator new(unsigned int)>
 8012780:	bd10      	pop	{r4, pc}

08012782 <operator delete(void*)>:
 8012782:	b510      	push	{r4, lr}
 8012784:	f7f4 fc42 	bl	800700c <free>
 8012788:	bd10      	pop	{r4, pc}

0801278a <operator new(unsigned int)>:
 801278a:	b510      	push	{r4, lr}
 801278c:	1e04      	subs	r4, r0, #0
 801278e:	d100      	bne.n	8012792 <operator new(unsigned int)+0x8>
 8012790:	3401      	adds	r4, #1
 8012792:	0020      	movs	r0, r4
 8012794:	f7f4 fc30 	bl	8006ff8 <malloc>
 8012798:	2800      	cmp	r0, #0
 801279a:	d107      	bne.n	80127ac <operator new(unsigned int)+0x22>
 801279c:	f000 f808 	bl	80127b0 <std::get_new_handler()>
 80127a0:	2800      	cmp	r0, #0
 80127a2:	d101      	bne.n	80127a8 <operator new(unsigned int)+0x1e>
 80127a4:	f7f4 fbf2 	bl	8006f8c <abort>
 80127a8:	4780      	blx	r0
 80127aa:	e7f2      	b.n	8012792 <operator new(unsigned int)+0x8>
 80127ac:	bd10      	pop	{r4, pc}
	...

080127b0 <std::get_new_handler()>:
 80127b0:	4b01      	ldr	r3, [pc, #4]	; (80127b8 <std::get_new_handler()+0x8>)
 80127b2:	6818      	ldr	r0, [r3, #0]
 80127b4:	4770      	bx	lr
 80127b6:	46c0      	nop			; (mov r8, r8)
 80127b8:	2000162c 	.word	0x2000162c

080127bc <_init>:
 80127bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127be:	46c0      	nop			; (mov r8, r8)
 80127c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127c2:	bc08      	pop	{r3}
 80127c4:	469e      	mov	lr, r3
 80127c6:	4770      	bx	lr

080127c8 <_fini>:
 80127c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80127ca:	46c0      	nop			; (mov r8, r8)
 80127cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80127ce:	bc08      	pop	{r3}
 80127d0:	469e      	mov	lr, r3
 80127d2:	4770      	bx	lr

Disassembly of section .RamFunc:

080127d4 <FLASH_Program_Fast>:
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80127d4:	2280      	movs	r2, #128	; 0x80
 80127d6:	4b0c      	ldr	r3, [pc, #48]	; (8012808 <FLASH_Program_Fast+0x34>)
{
 80127d8:	b530      	push	{r4, r5, lr}
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80127da:	695c      	ldr	r4, [r3, #20]
 80127dc:	02d2      	lsls	r2, r2, #11
 80127de:	4322      	orrs	r2, r4
 80127e0:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80127e2:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80127e6:	b672      	cpsid	i
  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
 80127e8:	1c4c      	adds	r4, r1, #1
 80127ea:	34ff      	adds	r4, #255	; 0xff
  {
    *(uint32_t *)dest = *(uint32_t *)src;
 80127ec:	1a40      	subs	r0, r0, r1
 80127ee:	680d      	ldr	r5, [r1, #0]
 80127f0:	5045      	str	r5, [r0, r1]
    src += 4U;
 80127f2:	3104      	adds	r1, #4
  while (index < 64U)
 80127f4:	428c      	cmp	r4, r1
 80127f6:	d1fa      	bne.n	80127ee <FLASH_Program_Fast+0x1a>
  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
 80127f8:	21c0      	movs	r1, #192	; 0xc0
 80127fa:	0289      	lsls	r1, r1, #10
 80127fc:	6918      	ldr	r0, [r3, #16]
 80127fe:	4208      	tst	r0, r1
 8012800:	d1fc      	bne.n	80127fc <FLASH_Program_Fast+0x28>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012802:	f382 8810 	msr	PRIMASK, r2
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8012806:	bd30      	pop	{r4, r5, pc}
 8012808:	40022000 	.word	0x40022000
