<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1920" height="1080" x="0" y="0" />
 <systemtable
   filter="All Interfaces"
   showClockDomains="0"
   showResetDomains="0"
   showAvalonDomains="0" />
 <library expandedCategories="Project,Existing IP Variants,Library" />
 <generation path="" simulation="VERILOG" modelsim="1" />
</preferences>
