TimeQuest Timing Analyzer report for sketch
Wed Nov 12 01:08:23 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'KEY[0]'
 13. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'KEY[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'KEY[0]'
 18. Slow Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Setup: 'KEY[0]'
 31. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Fast Model Hold: 'KEY[0]'
 33. Fast Model Hold: 'CLOCK_50'
 34. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 35. Fast Model Minimum Pulse Width: 'KEY[0]'
 36. Fast Model Minimum Pulse Width: 'CLOCK_50'
 37. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; sketch                                                          ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; KEY[0]                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { KEY[0] }                                ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                      ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                                  ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
; 145.31 MHz ; 145.31 MHz      ; CLOCK_50                              ;                                                       ;
; 316.06 MHz ; 235.07 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+---------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -3.800 ; -14.133       ;
; KEY[0]                                ; -0.037 ; -0.057        ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.836 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[0]                                ; -2.477 ; -9.418        ;
; CLOCK_50                              ; 0.391  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 2.895  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[0]                                ; -1.222 ; -1.222        ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                             ;
+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.800 ; nextstate.UP_1618    ; currentstate.UP                                                                                                                    ; KEY[0]       ; CLOCK_50    ; 1.000        ; -4.204     ; 0.632      ;
; -3.799 ; nextstate.RIGHT_1465 ; currentstate.RIGHT                                                                                                                 ; KEY[0]       ; CLOCK_50    ; 1.000        ; -4.208     ; 0.627      ;
; -3.268 ; nextstate.LEFT_1516  ; currentstate.LEFT                                                                                                                  ; KEY[0]       ; CLOCK_50    ; 1.000        ; -4.220     ; 0.084      ;
; -3.266 ; nextstate.DOWN_1567  ; currentstate.DOWN                                                                                                                  ; KEY[0]       ; CLOCK_50    ; 1.000        ; -4.218     ; 0.084      ;
; 13.118 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.930      ;
; 13.135 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 6.915      ;
; 13.306 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.742      ;
; 13.323 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 6.727      ;
; 13.422 ; xx[3]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.422 ; xx[3]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.614      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.608      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.424 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.624      ;
; 13.432 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 6.620      ;
; 13.530 ; xx[6]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.530 ; xx[6]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.506      ;
; 13.537 ; yy[0]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.511      ;
; 13.539 ; yy[4]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.509      ;
; 13.554 ; yy[0]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 6.496      ;
; 13.556 ; yy[4]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 6.494      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.420      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.612 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.436      ;
; 13.620 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 6.432      ;
; 13.632 ; yy[3]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.416      ;
; 13.633 ; xx[4]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.633 ; xx[4]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.403      ;
; 13.641 ; xx[5]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.641 ; xx[5]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.395      ;
; 13.643 ; xx[2]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.643 ; xx[2]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.393      ;
; 13.647 ; xx[0]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
; 13.647 ; xx[0]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 6.389      ;
+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                               ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -0.037 ; countx1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.518      ;
; -0.020 ; countx1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 4.648      ;
; -0.001 ; county1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.482      ;
; 0.016  ; county1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 4.612      ;
; 0.108  ; county1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.373      ;
; 0.125  ; county1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 4.503      ;
; 0.179  ; county1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.309      ; 4.300      ;
; 0.196  ; county1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.430      ;
; 0.208  ; countx1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.322      ; 4.284      ;
; 0.225  ; countx1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.324      ; 4.414      ;
; 0.249  ; county1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.232      ;
; 0.260  ; county1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.321      ; 4.231      ;
; 0.266  ; countx1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.215      ;
; 0.266  ; county1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 4.362      ;
; 0.277  ; county1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.323      ; 4.361      ;
; 0.283  ; countx1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 4.345      ;
; 0.326  ; countx1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.322      ; 4.166      ;
; 0.343  ; countx1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.324      ; 4.296      ;
; 0.369  ; countx1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 4.239      ;
; 0.383  ; county1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.321      ; 4.108      ;
; 0.400  ; county1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.323      ; 4.238      ;
; 0.405  ; county1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 4.203      ;
; 0.417  ; countx1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 4.064      ;
; 0.434  ; countx1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 4.194      ;
; 0.471  ; countx1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.322      ; 4.021      ;
; 0.488  ; countx1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.324      ; 4.151      ;
; 0.514  ; county1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 4.094      ;
; 0.585  ; county1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.296      ; 4.021      ;
; 0.614  ; countx1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.309      ; 4.005      ;
; 0.655  ; county1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 3.953      ;
; 0.666  ; county1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.308      ; 3.952      ;
; 0.672  ; countx1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 3.936      ;
; 0.713  ; countx1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.905      ;
; 0.728  ; countx1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 3.753      ;
; 0.732  ; countx1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.309      ; 3.887      ;
; 0.745  ; countx1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 3.883      ;
; 0.749  ; county1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.869      ;
; 0.789  ; county1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.308      ; 3.829      ;
; 0.823  ; countx1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 3.785      ;
; 0.844  ; currentstate.LEFT  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.218      ; 3.544      ;
; 0.858  ; county1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.760      ;
; 0.877  ; countx1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.309      ; 3.742      ;
; 0.920  ; county1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 3.561      ;
; 0.929  ; county1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.301      ; 3.687      ;
; 0.932  ; countx1[7]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.311      ; 3.549      ;
; 0.937  ; county1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 3.691      ;
; 0.949  ; countx1[7]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 3.679      ;
; 0.958  ; countx1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.314      ; 3.671      ;
; 0.999  ; county1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.619      ;
; 1.010  ; county1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 3.618      ;
; 1.016  ; countx1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.602      ;
; 1.076  ; countx1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.314      ; 3.553      ;
; 1.133  ; county1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 3.495      ;
; 1.134  ; countx1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 3.474      ;
; 1.167  ; countx1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.451      ;
; 1.179  ; currentstate.UP    ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.219      ; 3.355      ;
; 1.208  ; currentstate.UP    ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.217      ; 3.179      ;
; 1.221  ; countx1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.314      ; 3.408      ;
; 1.233  ; currentstate.RIGHT ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.216      ; 3.153      ;
; 1.326  ; county1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 3.282      ;
; 1.338  ; countx1[7]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.298      ; 3.270      ;
; 1.456  ; currentstate.DOWN  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.210      ; 3.069      ;
; 1.478  ; countx1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 3.140      ;
; 1.503  ; countx2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.321      ; 2.988      ;
; 1.520  ; countx2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.323      ; 3.118      ;
; 1.532  ; currentstate.RIGHT ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.218      ; 3.001      ;
; 1.566  ; currentstate.LEFT  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.210      ; 2.959      ;
; 1.642  ; county2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.321      ; 2.849      ;
; 1.659  ; county2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.323      ; 2.979      ;
; 1.670  ; county1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 2.948      ;
; 1.673  ; currentstate.UP    ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.204      ; 2.841      ;
; 1.674  ; currentstate.UP    ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.209      ; 2.850      ;
; 1.682  ; countx1[7]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.303      ; 2.936      ;
; 1.752  ; currentstate.000   ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 2.876      ;
; 1.763  ; currentstate.LEFT  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.205      ; 2.752      ;
; 1.868  ; currentstate.DOWN  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.205      ; 2.647      ;
; 1.909  ; countx2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.308      ; 2.709      ;
; 1.932  ; currentstate.DOWN  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.220      ; 2.603      ;
; 1.964  ; currentstate.RIGHT ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.208      ; 2.559      ;
; 1.970  ; currentstate.LEFT  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.220      ; 2.565      ;
; 1.974  ; currentstate.000   ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.323      ; 2.664      ;
; 2.002  ; currentstate.000   ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.321      ; 2.489      ;
; 2.042  ; currentstate.000   ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.308      ; 2.576      ;
; 2.048  ; county2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.308      ; 2.570      ;
; 2.094  ; currentstate.DOWN  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.218      ; 2.294      ;
; 2.253  ; countx2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 2.375      ;
; 2.392  ; county2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.313      ; 2.236      ;
; 2.467  ; currentstate.RIGHT ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 4.203      ; 2.046      ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                        ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
; 36.836 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.026     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -2.477 ; currentstate.RIGHT ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.208      ; 1.731      ;
; -2.465 ; currentstate.DOWN  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.218      ; 1.753      ;
; -2.319 ; county2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.323      ; 2.004      ;
; -2.180 ; countx2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.323      ; 2.143      ;
; -2.157 ; currentstate.RIGHT ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.203      ; 2.046      ;
; -2.077 ; county2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 2.236      ;
; -1.938 ; countx2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 2.375      ;
; -1.832 ; currentstate.000   ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.321      ; 2.489      ;
; -1.738 ; county2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.308      ; 2.570      ;
; -1.732 ; currentstate.000   ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.308      ; 2.576      ;
; -1.659 ; currentstate.000   ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.323      ; 2.664      ;
; -1.655 ; currentstate.LEFT  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.220      ; 2.565      ;
; -1.617 ; currentstate.DOWN  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.220      ; 2.603      ;
; -1.609 ; countx1[7]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 2.704      ;
; -1.599 ; countx2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.308      ; 2.709      ;
; -1.597 ; county1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 2.716      ;
; -1.558 ; currentstate.DOWN  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.205      ; 2.647      ;
; -1.472 ; county2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.321      ; 2.849      ;
; -1.453 ; currentstate.LEFT  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.205      ; 2.752      ;
; -1.437 ; currentstate.000   ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 2.876      ;
; -1.405 ; countx1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 2.908      ;
; -1.367 ; countx1[7]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 2.936      ;
; -1.363 ; currentstate.UP    ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.204      ; 2.841      ;
; -1.359 ; currentstate.UP    ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.209      ; 2.850      ;
; -1.355 ; county1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 2.948      ;
; -1.333 ; countx2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.321      ; 2.988      ;
; -1.251 ; currentstate.LEFT  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.210      ; 2.959      ;
; -1.217 ; currentstate.RIGHT ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.218      ; 3.001      ;
; -1.163 ; countx1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.140      ;
; -1.148 ; countx1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.324      ; 3.176      ;
; -1.141 ; currentstate.DOWN  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.210      ; 3.069      ;
; -1.094 ; countx1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.219      ;
; -1.063 ; currentstate.RIGHT ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.216      ; 3.153      ;
; -1.060 ; county1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.323      ; 3.263      ;
; -1.038 ; currentstate.UP    ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.217      ; 3.179      ;
; -1.028 ; countx1[7]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 3.270      ;
; -1.016 ; county1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 3.282      ;
; -1.003 ; countx1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.324      ; 3.321      ;
; -0.943 ; countx1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.370      ;
; -0.937 ; county1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.323      ; 3.386      ;
; -0.926 ; county1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.387      ;
; -0.906 ; countx1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.314      ; 3.408      ;
; -0.885 ; countx1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.324      ; 3.439      ;
; -0.864 ; currentstate.UP    ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.219      ; 3.355      ;
; -0.856 ; county1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 3.455      ;
; -0.852 ; countx1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.451      ;
; -0.824 ; countx1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 3.474      ;
; -0.818 ; county1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.495      ;
; -0.785 ; county1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.528      ;
; -0.762 ; countx1[7]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 3.549      ;
; -0.761 ; countx1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.314      ; 3.553      ;
; -0.750 ; county1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 3.561      ;
; -0.701 ; countx1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.602      ;
; -0.695 ; county1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.618      ;
; -0.684 ; county1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.619      ;
; -0.676 ; county1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.637      ;
; -0.674 ; currentstate.LEFT  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.218      ; 3.544      ;
; -0.643 ; countx1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.314      ; 3.671      ;
; -0.640 ; countx1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.313      ; 3.673      ;
; -0.614 ; county1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.301      ; 3.687      ;
; -0.567 ; countx1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.309      ; 3.742      ;
; -0.558 ; countx1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 3.753      ;
; -0.543 ; county1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.760      ;
; -0.513 ; countx1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 3.785      ;
; -0.479 ; county1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.308      ; 3.829      ;
; -0.434 ; county1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.869      ;
; -0.422 ; countx1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.309      ; 3.887      ;
; -0.398 ; countx1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.303      ; 3.905      ;
; -0.362 ; countx1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 3.936      ;
; -0.356 ; county1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.308      ; 3.952      ;
; -0.345 ; county1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 3.953      ;
; -0.304 ; countx1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.309      ; 4.005      ;
; -0.301 ; countx1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.322      ; 4.021      ;
; -0.275 ; county1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.296      ; 4.021      ;
; -0.247 ; countx1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 4.064      ;
; -0.213 ; county1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.321      ; 4.108      ;
; -0.204 ; county1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 4.094      ;
; -0.156 ; countx1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.322      ; 4.166      ;
; -0.096 ; countx1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 4.215      ;
; -0.095 ; county1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 4.203      ;
; -0.090 ; county1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.321      ; 4.231      ;
; -0.079 ; county1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 4.232      ;
; -0.059 ; countx1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.298      ; 4.239      ;
; -0.038 ; countx1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.322      ; 4.284      ;
; -0.009 ; county1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.309      ; 4.300      ;
; 0.062  ; county1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 4.373      ;
; 0.171  ; county1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 4.482      ;
; 0.207  ; countx1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 4.311      ; 4.518      ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; countx1[0]       ; countx1[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[1]       ; countx1[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[2]       ; countx1[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[3]       ; countx1[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[4]       ; countx1[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; county1[3]       ; county1[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx2[0]       ; countx2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[5]       ; countx1[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[6]       ; countx1[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; countx1[7]       ; countx1[7]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; county1[6]       ; county1[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; county1[5]       ; county1[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; county1[4]       ; county1[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; county2[0]       ; county2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; xx[7]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.793      ;
; 0.556 ; yy[6]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.822      ;
; 0.801 ; xx[2]            ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; xx[4]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; xx[6]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.804 ; yy[1]            ; yy[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.812 ; yy[2]            ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; yy[4]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.079      ;
; 0.819 ; currentstate.000 ; county2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.085      ;
; 0.824 ; currentstate.000 ; countx2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.090      ;
; 0.838 ; xx[1]            ; xx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; xx[3]            ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; xx[5]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.846 ; countx2[0]       ; xx[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 1.228      ;
; 0.861 ; yy[5]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.127      ;
; 0.863 ; yy[3]            ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.129      ;
; 0.893 ; color[0]         ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.196      ;
; 0.899 ; color[2]         ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.202      ;
; 0.922 ; xx[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.241      ;
; 0.933 ; xx[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.252      ;
; 0.938 ; xx[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.257      ;
; 0.939 ; xx[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.258      ;
; 0.973 ; countx1[5]       ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.356      ;
; 0.975 ; countx1[2]       ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.358      ;
; 0.976 ; countx1[1]       ; xx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 1.348      ;
; 0.980 ; countx1[0]       ; xx[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 1.352      ;
; 0.982 ; countx1[6]       ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 1.354      ;
; 1.004 ; xx[0]            ; xx[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 1.014 ; xx[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.333      ;
; 1.033 ; countx1[3]       ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 1.416      ;
; 1.034 ; yy[0]            ; yy[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.035 ; writeEn          ; writeEn                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.045 ; county2[0]       ; countx2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.311      ;
; 1.064 ; countx1[4]       ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 1.436      ;
; 1.178 ; color[1]         ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.485      ;
; 1.184 ; xx[2]            ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; xx[6]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; xx[4]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.187 ; yy[1]            ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.453      ;
; 1.195 ; yy[2]            ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.461      ;
; 1.196 ; yy[4]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.462      ;
; 1.198 ; countx1[7]       ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 1.570      ;
; 1.211 ; xx[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.532      ;
; 1.220 ; xx[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.543      ;
; 1.223 ; county2[0]       ; yy[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.607      ;
; 1.224 ; xx[1]            ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; xx[3]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; xx[5]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.228 ; xx[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.549      ;
; 1.232 ; county1[1]       ; county1[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.238 ; xx[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.559      ;
; 1.245 ; xx[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.568      ;
; 1.247 ; yy[5]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.513      ;
; 1.249 ; yy[3]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.515      ;
; 1.255 ; xx[2]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; xx[4]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.522      ;
; 1.258 ; yy[1]            ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.524      ;
; 1.266 ; yy[2]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.532      ;
; 1.267 ; yy[4]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.533      ;
; 1.278 ; county1[3]       ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 1.652      ;
; 1.285 ; county1[4]       ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 1.659      ;
; 1.295 ; xx[1]            ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; xx[5]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; xx[3]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.300 ; county1[2]       ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 1.684      ;
; 1.316 ; countx2[0]       ; county2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.582      ;
; 1.320 ; yy[3]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.586      ;
; 1.321 ; countx2[0]       ; xx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 1.703      ;
; 1.323 ; county1[3]       ; county1[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.591      ;
; 1.326 ; xx[2]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; xx[4]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.593      ;
; 1.329 ; yy[1]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.595      ;
; 1.336 ; county1[0]       ; yy[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 1.708      ;
; 1.337 ; yy[2]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.603      ;
; 1.362 ; county1[2]       ; county1[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.628      ;
; 1.366 ; xx[1]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; xx[3]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.632      ;
; 1.391 ; yy[3]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.657      ;
; 1.392 ; countx2[0]       ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 1.774      ;
; 1.397 ; xx[2]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.663      ;
; 1.400 ; yy[1]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.666      ;
; 1.408 ; yy[2]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.674      ;
; 1.415 ; countx1[7]       ; countx1[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.670      ;
; 1.415 ; currentstate.000 ; countx1[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.680      ;
; 1.416 ; currentstate.000 ; countx1[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.681      ;
; 1.416 ; countx1[7]       ; countx1[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.011     ; 1.671      ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                        ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.026     ; 3.103      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; Selector23~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; Selector23~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; Selector23~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; Selector23~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; Selector23~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; Selector23~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; Selector23~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; Selector23~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.DOWN_1567          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.DOWN_1567          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.DOWN_1567|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.DOWN_1567|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.LEFT_1516          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.LEFT_1516          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.LEFT_1516|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.LEFT_1516|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.RIGHT_1465         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.RIGHT_1465         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.RIGHT_1465|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.RIGHT_1465|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.UP_1618            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.UP_1618            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.UP_1618|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.UP_1618|datad      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; color[0]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; color[0]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; color[1]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; color[1]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; color[2]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; color[2]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; countx1[0]                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; countx1[0]                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; countx1[1]                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; countx1[1]                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 3.928 ; 3.928 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 3.734 ; 3.734 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 3.665 ; 3.665 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 3.928 ; 3.928 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; KEY[0]     ; 3.512 ; 3.512 ; Rise       ; KEY[0]          ;
;  KEY[1]   ; KEY[0]     ; 2.984 ; 2.984 ; Rise       ; KEY[0]          ;
;  KEY[2]   ; KEY[0]     ; 2.666 ; 2.666 ; Rise       ; KEY[0]          ;
;  KEY[3]   ; KEY[0]     ; 3.512 ; 3.512 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -3.435 ; -3.435 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -3.504 ; -3.504 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -3.435 ; -3.435 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -3.698 ; -3.698 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; KEY[0]     ; -0.551 ; -0.551 ; Rise       ; KEY[0]          ;
;  KEY[1]   ; KEY[0]     ; -1.905 ; -1.905 ; Rise       ; KEY[0]          ;
;  KEY[2]   ; KEY[0]     ; -0.551 ; -0.551 ; Rise       ; KEY[0]          ;
;  KEY[3]   ; KEY[0]     ; -1.384 ; -1.384 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDR[*]   ; KEY[0]     ; 15.819 ; 15.819 ; Rise       ; KEY[0]                                ;
;  LEDR[0]  ; KEY[0]     ; 15.378 ; 15.378 ; Rise       ; KEY[0]                                ;
;  LEDR[1]  ; KEY[0]     ; 15.819 ; 15.819 ; Rise       ; KEY[0]                                ;
;  LEDR[2]  ; KEY[0]     ; 13.732 ; 13.732 ; Rise       ; KEY[0]                                ;
; VGA_B[*]  ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.224  ; 6.224  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.214  ; 6.214  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.507  ; 6.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.497  ; 6.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.479  ; 6.479  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.479  ; 6.479  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.216  ; 6.216  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.236  ; 6.236  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.779  ; 5.779  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.565  ; 5.565  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.765  ; 5.765  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.769  ; 5.769  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.779  ; 5.779  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDR[*]   ; KEY[0]     ; 13.732 ; 13.732 ; Rise       ; KEY[0]                                ;
;  LEDR[0]  ; KEY[0]     ; 14.445 ; 14.445 ; Rise       ; KEY[0]                                ;
;  LEDR[1]  ; KEY[0]     ; 15.573 ; 15.573 ; Rise       ; KEY[0]                                ;
;  LEDR[2]  ; KEY[0]     ; 13.732 ; 13.732 ; Rise       ; KEY[0]                                ;
; VGA_B[*]  ; CLOCK_50   ; 6.214  ; 6.214  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.224  ; 6.224  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.214  ; 6.214  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.507  ; 6.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.497  ; 6.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.479  ; 6.479  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.479  ; 6.479  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.216  ; 6.216  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.236  ; 6.236  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.565  ; 5.565  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.765  ; 5.765  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.769  ; 5.769  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.779  ; 5.779  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; -1.313 ; -4.761        ;
; KEY[0]                                ; 0.958  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 38.021 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[0]                                ; -1.367 ; -4.992        ;
; CLOCK_50                              ; 0.191  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 1.840  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; KEY[0]                                ; -1.222 ; -1.222        ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                             ;
+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.313 ; nextstate.UP_1618    ; currentstate.UP                                                                                                                    ; KEY[0]       ; CLOCK_50    ; 1.000        ; -2.046     ; 0.299      ;
; -1.313 ; nextstate.RIGHT_1465 ; currentstate.RIGHT                                                                                                                 ; KEY[0]       ; CLOCK_50    ; 1.000        ; -2.050     ; 0.295      ;
; -1.068 ; nextstate.LEFT_1516  ; currentstate.LEFT                                                                                                                  ; KEY[0]       ; CLOCK_50    ; 1.000        ; -2.058     ; 0.042      ;
; -1.067 ; nextstate.DOWN_1567  ; currentstate.DOWN                                                                                                                  ; KEY[0]       ; CLOCK_50    ; 1.000        ; -2.057     ; 0.042      ;
; 16.968 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.094      ;
; 16.983 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 3.081      ;
; 16.984 ; xx[3]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 16.984 ; xx[3]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.048      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 3.032      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.028 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.034      ;
; 17.052 ; xx[2]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.052 ; xx[2]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.980      ;
; 17.054 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 3.008      ;
; 17.062 ; xx[6]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.062 ; xx[6]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.970      ;
; 17.069 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 2.995      ;
; 17.089 ; xx[4]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.089 ; xx[4]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.943      ;
; 17.095 ; xx[0]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; xx[7]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; color[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.095 ; xx[0]                ; color[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.937      ;
; 17.111 ; xx[3]                ; color[2]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.111 ; xx[3]                ; yy[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 2.923      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.061      ; 2.946      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.114 ; yy[2]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.063      ; 2.948      ;
; 17.118 ; yy[5]                ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 2.948      ;
; 17.119 ; xx[5]                ; xx[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
; 17.119 ; xx[5]                ; xx[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
; 17.119 ; xx[5]                ; xx[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
; 17.119 ; xx[5]                ; xx[3]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
; 17.119 ; xx[5]                ; xx[4]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
; 17.119 ; xx[5]                ; xx[5]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
; 17.119 ; xx[5]                ; xx[6]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.913      ;
+--------+----------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                              ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; 0.958 ; countx1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.999      ;
; 0.976 ; countx1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 2.053      ;
; 0.986 ; county1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.971      ;
; 1.004 ; county1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 2.025      ;
; 1.031 ; county1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.926      ;
; 1.049 ; county1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.980      ;
; 1.056 ; countx1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.893      ;
; 1.070 ; county1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.887      ;
; 1.074 ; countx1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.296      ; 1.947      ;
; 1.088 ; county1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.941      ;
; 1.094 ; county1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.294      ; 1.854      ;
; 1.104 ; countx1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.845      ;
; 1.108 ; countx1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.849      ;
; 1.109 ; county1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.848      ;
; 1.112 ; county1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.908      ;
; 1.122 ; countx1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.296      ; 1.899      ;
; 1.126 ; countx1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.903      ;
; 1.127 ; county1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.902      ;
; 1.129 ; countx1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.885      ;
; 1.137 ; currentstate.LEFT  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.057      ; 1.574      ;
; 1.157 ; county1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.857      ;
; 1.165 ; county1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.294      ; 1.783      ;
; 1.183 ; county1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.837      ;
; 1.189 ; countx1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.768      ;
; 1.202 ; county1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.812      ;
; 1.204 ; countx1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.745      ;
; 1.207 ; countx1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.822      ;
; 1.222 ; countx1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.296      ; 1.799      ;
; 1.227 ; countx1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.284      ; 1.779      ;
; 1.241 ; county1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.773      ;
; 1.265 ; county1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.283      ; 1.740      ;
; 1.275 ; countx1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.284      ; 1.731      ;
; 1.276 ; countx1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.747      ;
; 1.279 ; countx1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.735      ;
; 1.280 ; county1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.734      ;
; 1.287 ; currentstate.UP    ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.058      ; 1.496      ;
; 1.290 ; countx1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.667      ;
; 1.290 ; currentstate.UP    ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.057      ; 1.421      ;
; 1.304 ; county1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.719      ;
; 1.308 ; countx1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.721      ;
; 1.309 ; currentstate.RIGHT ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.055      ; 1.400      ;
; 1.336 ; county1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.283      ; 1.669      ;
; 1.349 ; county1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.674      ;
; 1.360 ; countx1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.654      ;
; 1.374 ; countx1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.290      ; 1.641      ;
; 1.375 ; countx1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.284      ; 1.631      ;
; 1.387 ; currentstate.DOWN  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.052      ; 1.390      ;
; 1.388 ; county1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.635      ;
; 1.393 ; countx1[7]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.564      ;
; 1.397 ; county1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.303      ; 1.560      ;
; 1.411 ; countx1[7]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.618      ;
; 1.412 ; county1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.289      ; 1.602      ;
; 1.415 ; county1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.304      ; 1.614      ;
; 1.422 ; countx1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.290      ; 1.593      ;
; 1.426 ; countx1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.597      ;
; 1.427 ; county1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.596      ;
; 1.447 ; currentstate.RIGHT ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.056      ; 1.334      ;
; 1.452 ; currentstate.LEFT  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.052      ; 1.325      ;
; 1.461 ; countx1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.553      ;
; 1.482 ; currentstate.UP    ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.046      ; 1.286      ;
; 1.483 ; currentstate.UP    ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.052      ; 1.294      ;
; 1.483 ; county1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.289      ; 1.531      ;
; 1.497 ; currentstate.LEFT  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.046      ; 1.271      ;
; 1.507 ; countx1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.516      ;
; 1.522 ; countx1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.290      ; 1.493      ;
; 1.564 ; countx1[7]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.450      ;
; 1.568 ; county1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.292      ; 1.446      ;
; 1.573 ; currentstate.DOWN  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.046      ; 1.195      ;
; 1.599 ; currentstate.LEFT  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.058      ; 1.184      ;
; 1.608 ; countx1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.415      ;
; 1.616 ; currentstate.RIGHT ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.050      ; 1.159      ;
; 1.618 ; currentstate.DOWN  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.058      ; 1.165      ;
; 1.628 ; countx2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.294      ; 1.320      ;
; 1.646 ; countx2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.374      ;
; 1.665 ; county2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.294      ; 1.283      ;
; 1.683 ; county2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.337      ;
; 1.690 ; currentstate.DOWN  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.057      ; 1.021      ;
; 1.711 ; countx1[7]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.312      ;
; 1.715 ; county1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.298      ; 1.308      ;
; 1.728 ; currentstate.000   ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.289      ; 1.286      ;
; 1.799 ; countx2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.283      ; 1.206      ;
; 1.807 ; currentstate.000   ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.295      ; 1.213      ;
; 1.830 ; currentstate.RIGHT ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.044      ; 0.936      ;
; 1.836 ; county2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.283      ; 1.169      ;
; 1.836 ; currentstate.000   ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.283      ; 1.169      ;
; 1.840 ; currentstate.000   ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.294      ; 1.108      ;
; 1.946 ; countx2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.289      ; 1.068      ;
; 1.983 ; county2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 1.000        ; 2.289      ; 1.031      ;
+-------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                        ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
; 38.021 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; -0.018     ; 1.960      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+
; -1.367 ; county2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 0.928      ;
; -1.330 ; countx2[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 0.965      ;
; -1.260 ; currentstate.RIGHT ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.050      ; 0.790      ;
; -1.258 ; county2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.289      ; 1.031      ;
; -1.251 ; currentstate.DOWN  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.057      ; 0.806      ;
; -1.221 ; countx2[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.289      ; 1.068      ;
; -1.186 ; currentstate.000   ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.294      ; 1.108      ;
; -1.114 ; currentstate.000   ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.283      ; 1.169      ;
; -1.114 ; county2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.283      ; 1.169      ;
; -1.108 ; currentstate.RIGHT ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.044      ; 0.936      ;
; -1.099 ; county1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.205      ;
; -1.095 ; countx1[7]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.209      ;
; -1.082 ; currentstate.000   ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 1.213      ;
; -1.077 ; countx2[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.283      ; 1.206      ;
; -1.011 ; county2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.294      ; 1.283      ;
; -1.003 ; currentstate.000   ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.289      ; 1.286      ;
; -0.992 ; countx1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.312      ;
; -0.990 ; county1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.308      ;
; -0.986 ; countx1[7]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.312      ;
; -0.974 ; countx2[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.294      ; 1.320      ;
; -0.906 ; countx1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.296      ; 1.390      ;
; -0.893 ; currentstate.DOWN  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.058      ; 1.165      ;
; -0.891 ; countx1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.413      ;
; -0.883 ; countx1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.415      ;
; -0.874 ; currentstate.LEFT  ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.058      ; 1.184      ;
; -0.867 ; county1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 1.428      ;
; -0.851 ; currentstate.DOWN  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.046      ; 1.195      ;
; -0.846 ; county1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.446      ;
; -0.842 ; countx1[7]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.450      ;
; -0.811 ; county1[5]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.493      ;
; -0.810 ; countx1[1]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.494      ;
; -0.806 ; countx1[3]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.296      ; 1.490      ;
; -0.797 ; countx1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.290      ; 1.493      ;
; -0.796 ; county1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 1.499      ;
; -0.782 ; countx1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.516      ;
; -0.775 ; currentstate.LEFT  ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.046      ; 1.271      ;
; -0.772 ; county1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.532      ;
; -0.760 ; currentstate.UP    ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.046      ; 1.286      ;
; -0.758 ; currentstate.UP    ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.052      ; 1.294      ;
; -0.758 ; county1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.289      ; 1.531      ;
; -0.758 ; countx1[2]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.296      ; 1.538      ;
; -0.743 ; county1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.560      ;
; -0.739 ; countx1[7]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.564      ;
; -0.739 ; countx1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.553      ;
; -0.733 ; county1[4]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.571      ;
; -0.727 ; currentstate.LEFT  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.052      ; 1.325      ;
; -0.722 ; currentstate.RIGHT ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.056      ; 1.334      ;
; -0.702 ; county1[5]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.596      ;
; -0.701 ; countx1[1]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.597      ;
; -0.697 ; countx1[3]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.290      ; 1.593      ;
; -0.688 ; county1[6]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.616      ;
; -0.687 ; county1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.289      ; 1.602      ;
; -0.663 ; county1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.635      ;
; -0.662 ; currentstate.DOWN  ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.052      ; 1.390      ;
; -0.660 ; countx1[0]         ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.304      ; 1.644      ;
; -0.655 ; currentstate.RIGHT ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.055      ; 1.400      ;
; -0.653 ; countx1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.284      ; 1.631      ;
; -0.649 ; countx1[2]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.290      ; 1.641      ;
; -0.638 ; countx1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.654      ;
; -0.636 ; countx1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.667      ;
; -0.636 ; currentstate.UP    ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.057      ; 1.421      ;
; -0.624 ; county1[4]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.674      ;
; -0.614 ; county1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.283      ; 1.669      ;
; -0.579 ; county1[6]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.719      ;
; -0.562 ; currentstate.UP    ; nextstate.LEFT_1516  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.058      ; 1.496      ;
; -0.558 ; county1[5]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.734      ;
; -0.557 ; countx1[1]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.735      ;
; -0.553 ; countx1[3]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.284      ; 1.731      ;
; -0.551 ; countx1[0]         ; nextstate.RIGHT_1465 ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.298      ; 1.747      ;
; -0.550 ; countx1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 1.745      ;
; -0.543 ; county1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.283      ; 1.740      ;
; -0.535 ; countx1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.768      ;
; -0.519 ; county1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.773      ;
; -0.511 ; county1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.294      ; 1.783      ;
; -0.505 ; countx1[2]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.284      ; 1.779      ;
; -0.483 ; currentstate.LEFT  ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.057      ; 1.574      ;
; -0.480 ; county1[4]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.812      ;
; -0.455 ; county1[5]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.848      ;
; -0.454 ; countx1[1]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.849      ;
; -0.450 ; countx1[3]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 1.845      ;
; -0.440 ; county1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.294      ; 1.854      ;
; -0.435 ; county1[6]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.857      ;
; -0.416 ; county1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.887      ;
; -0.407 ; countx1[0]         ; nextstate.UP_1618    ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.292      ; 1.885      ;
; -0.402 ; countx1[2]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.295      ; 1.893      ;
; -0.377 ; county1[4]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.926      ;
; -0.332 ; county1[6]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.971      ;
; -0.304 ; countx1[0]         ; nextstate.DOWN_1567  ; CLOCK_50     ; KEY[0]      ; 0.000        ; 2.303      ; 1.999      ;
+--------+--------------------+----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; countx2[0]       ; xx[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.594      ;
; 0.215 ; countx1[0]       ; countx1[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[1]       ; countx1[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[2]       ; countx1[2]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[3]       ; countx1[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[4]       ; countx1[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; county1[3]       ; county1[3]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx2[0]       ; countx2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[5]       ; countx1[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[6]       ; countx1[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; countx1[7]       ; countx1[7]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; county1[6]       ; county1[6]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; county1[5]       ; county1[5]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; county1[4]       ; county1[4]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; county2[0]       ; county2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; xx[7]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.254 ; countx1[1]       ; xx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.666      ;
; 0.258 ; countx1[0]       ; xx[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.670      ;
; 0.258 ; yy[6]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.410      ;
; 0.259 ; countx1[6]       ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.671      ;
; 0.267 ; countx1[5]       ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 0.671      ;
; 0.268 ; countx1[2]       ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 0.672      ;
; 0.310 ; countx1[4]       ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.722      ;
; 0.315 ; countx1[3]       ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 0.719      ;
; 0.350 ; countx1[7]       ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.762      ;
; 0.358 ; xx[2]            ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; xx[4]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; yy[1]            ; yy[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; xx[6]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; county2[0]       ; yy[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.765      ;
; 0.364 ; yy[4]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; yy[2]            ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; currentstate.000 ; county2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.370 ; currentstate.000 ; countx2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; xx[1]            ; xx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; xx[3]            ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; xx[5]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.380 ; color[0]         ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.581      ;
; 0.381 ; countx2[0]       ; xx[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.784      ;
; 0.384 ; yy[3]            ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.384 ; yy[5]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.536      ;
; 0.386 ; color[2]         ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.587      ;
; 0.387 ; county1[3]       ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.801      ;
; 0.395 ; county1[4]       ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.809      ;
; 0.410 ; xx[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.613      ;
; 0.416 ; countx2[0]       ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.819      ;
; 0.420 ; xx[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.623      ;
; 0.420 ; xx[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.623      ;
; 0.422 ; xx[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.625      ;
; 0.425 ; county1[0]       ; yy[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.839      ;
; 0.433 ; county1[2]       ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.838      ;
; 0.443 ; county1[3]       ; color[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.855      ;
; 0.444 ; county1[3]       ; color[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.260      ; 0.856      ;
; 0.451 ; countx2[0]       ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.854      ;
; 0.458 ; xx[0]            ; xx[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.458 ; yy[0]            ; yy[0]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.610      ;
; 0.465 ; writeEn          ; writeEn                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.617      ;
; 0.466 ; county2[0]       ; countx2[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.618      ;
; 0.470 ; xx[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.673      ;
; 0.486 ; county1[6]       ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.900      ;
; 0.486 ; countx2[0]       ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.889      ;
; 0.495 ; county2[0]       ; yy[1]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.900      ;
; 0.496 ; xx[6]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; yy[1]            ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; xx[4]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; xx[2]            ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.502 ; yy[2]            ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.502 ; yy[4]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.510 ; color[1]         ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.715      ;
; 0.511 ; xx[1]            ; xx[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; xx[3]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; xx[5]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; currentstate.000 ; writeEn                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.901      ;
; 0.521 ; countx2[0]       ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.924      ;
; 0.523 ; county1[5]       ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.262      ; 0.937      ;
; 0.524 ; yy[5]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.676      ;
; 0.524 ; yy[3]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.676      ;
; 0.530 ; county2[0]       ; yy[2]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.935      ;
; 0.531 ; xx[2]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; yy[1]            ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; xx[4]            ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.537 ; county1[1]       ; county1[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; yy[4]            ; yy[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; yy[2]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; xx[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.744      ;
; 0.546 ; xx[1]            ; xx[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; xx[3]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; xx[5]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; xx[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.753      ;
; 0.549 ; xx[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg4 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.756      ;
; 0.555 ; xx[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.760      ;
; 0.556 ; countx2[0]       ; xx[6]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.959      ;
; 0.559 ; yy[3]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.711      ;
; 0.564 ; xx[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.771      ;
; 0.565 ; county2[0]       ; yy[3]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.253      ; 0.970      ;
; 0.566 ; xx[2]            ; xx[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; yy[1]            ; yy[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; xx[4]            ; xx[7]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.572 ; yy[2]            ; yy[5]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.724      ;
; 0.581 ; xx[1]            ; xx[4]                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                        ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; Selector23~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; Selector23~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; Selector23~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; Selector23~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; Selector23~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; Selector23~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; Selector23~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; Selector23~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.DOWN_1567          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.DOWN_1567          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.DOWN_1567|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.DOWN_1567|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.LEFT_1516          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.LEFT_1516          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.LEFT_1516|datad    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.LEFT_1516|datad    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.RIGHT_1465         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.RIGHT_1465         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.RIGHT_1465|datad   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.RIGHT_1465|datad   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; nextstate.UP_1618            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; nextstate.UP_1618            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Fall       ; nextstate.UP_1618|datad      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Fall       ; nextstate.UP_1618|datad      ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~portb_we_reg        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; color[0]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; color[0]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; color[1]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; color[1]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; color[2]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; color[2]                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; countx1[0]                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; countx1[0]                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; countx1[1]                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; countx1[1]                                                                                                                         ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a0~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a1~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_d3g1:auto_generated|altsyncram_dtq1:altsyncram1|ram_block2a2~porta_address_reg9  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a0|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a1|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|VideoMemory|auto_generated|altsyncram1|ram_block2a2|clk0                                                                       ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                  ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|inclk[0]                                                                                  ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; VGA|mypll|altpll_component|_clk0~clkctrl|outclk                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 2.140 ; 2.140 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 2.053 ; 2.053 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 2.010 ; 2.010 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 2.140 ; 2.140 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; KEY[0]     ; 1.791 ; 1.791 ; Rise       ; KEY[0]          ;
;  KEY[1]   ; KEY[0]     ; 1.532 ; 1.532 ; Rise       ; KEY[0]          ;
;  KEY[2]   ; KEY[0]     ; 1.366 ; 1.366 ; Rise       ; KEY[0]          ;
;  KEY[3]   ; KEY[0]     ; 1.791 ; 1.791 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -1.890 ; -1.890 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -1.933 ; -1.933 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -1.890 ; -1.890 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.020 ; -2.020 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; KEY[0]     ; -0.484 ; -0.484 ; Rise       ; KEY[0]          ;
;  KEY[1]   ; KEY[0]     ; -1.094 ; -1.094 ; Rise       ; KEY[0]          ;
;  KEY[2]   ; KEY[0]     ; -0.484 ; -0.484 ; Rise       ; KEY[0]          ;
;  KEY[3]   ; KEY[0]     ; -0.874 ; -0.874 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR[*]   ; KEY[0]     ; 8.364 ; 8.364 ; Rise       ; KEY[0]                                ;
;  LEDR[0]  ; KEY[0]     ; 8.040 ; 8.040 ; Rise       ; KEY[0]                                ;
;  LEDR[1]  ; KEY[0]     ; 8.364 ; 8.364 ; Rise       ; KEY[0]                                ;
;  LEDR[2]  ; KEY[0]     ; 7.316 ; 7.316 ; Rise       ; KEY[0]                                ;
; VGA_B[*]  ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.144 ; 3.144 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.300 ; 3.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.290 ; 3.290 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.279 ; 3.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.279 ; 3.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.269 ; 3.269 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.269 ; 3.269 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.055 ; 3.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.055 ; 3.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.148 ; 3.148 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.947 ; 2.947 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.940 ; 2.940 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.930 ; 2.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.930 ; 2.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR[*]   ; KEY[0]     ; 7.316 ; 7.316 ; Rise       ; KEY[0]                                ;
;  LEDR[0]  ; KEY[0]     ; 7.496 ; 7.496 ; Rise       ; KEY[0]                                ;
;  LEDR[1]  ; KEY[0]     ; 8.258 ; 8.258 ; Rise       ; KEY[0]                                ;
;  LEDR[2]  ; KEY[0]     ; 7.316 ; 7.316 ; Rise       ; KEY[0]                                ;
; VGA_B[*]  ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.144 ; 3.144 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.300 ; 3.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.290 ; 3.290 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.279 ; 3.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.279 ; 3.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.269 ; 3.269 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.269 ; 3.269 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.055 ; 3.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.055 ; 3.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.148 ; 3.148 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.947 ; 2.947 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.940 ; 2.940 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.930 ; 2.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.930 ; 2.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+----------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -3.800  ; -2.477 ; N/A      ; N/A     ; -1.222              ;
;  CLOCK_50                              ; -3.800  ; 0.191  ; N/A      ; N/A     ; 7.620               ;
;  KEY[0]                                ; -0.037  ; -2.477 ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 36.836  ; 1.840  ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; -14.19  ; -9.418 ; 0.0      ; 0.0     ; -1.222              ;
;  CLOCK_50                              ; -14.133 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  KEY[0]                                ; -0.057  ; -9.418 ; N/A      ; N/A     ; -1.222              ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 3.928 ; 3.928 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; 3.734 ; 3.734 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; 3.665 ; 3.665 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 3.928 ; 3.928 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; KEY[0]     ; 3.512 ; 3.512 ; Rise       ; KEY[0]          ;
;  KEY[1]   ; KEY[0]     ; 2.984 ; 2.984 ; Rise       ; KEY[0]          ;
;  KEY[2]   ; KEY[0]     ; 2.666 ; 2.666 ; Rise       ; KEY[0]          ;
;  KEY[3]   ; KEY[0]     ; 3.512 ; 3.512 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; -1.890 ; -1.890 ; Rise       ; CLOCK_50        ;
;  SW[15]   ; CLOCK_50   ; -1.933 ; -1.933 ; Rise       ; CLOCK_50        ;
;  SW[16]   ; CLOCK_50   ; -1.890 ; -1.890 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.020 ; -2.020 ; Rise       ; CLOCK_50        ;
; KEY[*]    ; KEY[0]     ; -0.484 ; -0.484 ; Rise       ; KEY[0]          ;
;  KEY[1]   ; KEY[0]     ; -1.094 ; -1.094 ; Rise       ; KEY[0]          ;
;  KEY[2]   ; KEY[0]     ; -0.484 ; -0.484 ; Rise       ; KEY[0]          ;
;  KEY[3]   ; KEY[0]     ; -0.874 ; -0.874 ; Rise       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDR[*]   ; KEY[0]     ; 15.819 ; 15.819 ; Rise       ; KEY[0]                                ;
;  LEDR[0]  ; KEY[0]     ; 15.378 ; 15.378 ; Rise       ; KEY[0]                                ;
;  LEDR[1]  ; KEY[0]     ; 15.819 ; 15.819 ; Rise       ; KEY[0]                                ;
;  LEDR[2]  ; KEY[0]     ; 13.732 ; 13.732 ; Rise       ; KEY[0]                                ;
; VGA_B[*]  ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 6.708  ; 6.708  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 6.224  ; 6.224  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 6.214  ; 6.214  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 6.507  ; 6.507  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 6.497  ; 6.497  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 6.489  ; 6.489  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 6.479  ; 6.479  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 6.479  ; 6.479  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 6.010  ; 6.010  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 6.000  ; 6.000  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.005  ; 6.005  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.216  ; 6.216  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.236  ; 6.236  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.246  ; 6.246  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.779  ; 5.779  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.565  ; 5.565  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.545  ; 5.545  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.613  ; 5.613  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.765  ; 5.765  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.769  ; 5.769  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.779  ; 5.779  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.759  ; 5.759  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDR[*]   ; KEY[0]     ; 7.316 ; 7.316 ; Rise       ; KEY[0]                                ;
;  LEDR[0]  ; KEY[0]     ; 7.496 ; 7.496 ; Rise       ; KEY[0]                                ;
;  LEDR[1]  ; KEY[0]     ; 8.258 ; 8.258 ; Rise       ; KEY[0]                                ;
;  LEDR[2]  ; KEY[0]     ; 7.316 ; 7.316 ; Rise       ; KEY[0]                                ;
; VGA_B[*]  ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.363 ; 3.363 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 3.144 ; 3.144 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 3.134 ; 3.134 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 3.300 ; 3.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 3.290 ; 3.290 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 3.279 ; 3.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 3.279 ; 3.279 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 3.269 ; 3.269 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 3.269 ; 3.269 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.055 ; 3.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.055 ; 3.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.045 ; 3.045 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.051 ; 3.051 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.128 ; 3.128 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.148 ; 3.148 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.158 ; 3.158 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.851 ; 2.851 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.831 ; 2.831 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.873 ; 2.873 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.947 ; 2.947 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.940 ; 2.940 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.950 ; 2.950 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.930 ; 2.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.930 ; 2.930 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 10573    ; 0        ; 0        ; 0        ;
; KEY[0]                                ; CLOCK_50                              ; 4        ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; KEY[0]                                ; 107      ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 10573    ; 0        ; 0        ; 0        ;
; KEY[0]                                ; CLOCK_50                              ; 4        ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; KEY[0]                                ; 107      ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 36       ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 12 01:08:21 2014
Info: Command: quartus_sta sketch -c sketch
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "nextstate.UP_1618|combout" is a latch
    Warning (335094): Node "nextstate.DOWN_1567|combout" is a latch
    Warning (335094): Node "nextstate.LEFT_1516|combout" is a latch
    Warning (335094): Node "nextstate.RIGHT_1465|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sketch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.800
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.800       -14.133 CLOCK_50 
    Info (332119):    -0.037        -0.057 KEY[0] 
    Info (332119):    36.836         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.477        -9.418 KEY[0] 
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     2.895         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 40 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.313        -4.761 CLOCK_50 
    Info (332119):     0.958         0.000 KEY[0] 
    Info (332119):    38.021         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.367
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.367        -4.992 KEY[0] 
    Info (332119):     0.191         0.000 CLOCK_50 
    Info (332119):     1.840         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 310 megabytes
    Info: Processing ended: Wed Nov 12 01:08:23 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


