<stg><name>dct_write_data</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="7">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="33">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="3" to="4">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="6" to="2">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %r = phi i4 [ 0, %0 ], [ %r_1, %2 ]

]]></node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %r, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %r_1 = add i4 %r, 1

]]></node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="64" op_0_bw="7">
<![CDATA[
:5  %tmp_3 = zext i7 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %buf_addr = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_4 = or i7 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:8  %tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_addr_1 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="3" op_0_bw="4">
<![CDATA[
:28  %tmp_18 = trunc i4 %r to i3

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="6">
<![CDATA[
:30  %buf_load = load i16* %buf_addr, align 2

]]></node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="6">
<![CDATA[
:34  %buf_load_1 = load i16* %buf_addr_1, align 2

]]></node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_7 = or i7 %tmp, 2

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:11  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_7)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %buf_addr_2 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13  %tmp_9 = or i7 %tmp, 3

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:14  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_9)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %buf_addr_3 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="buf_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:29  %tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_18, i3 0)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="6">
<![CDATA[
:30  %buf_load = load i16* %buf_addr, align 2

]]></node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="6">
<![CDATA[
:31  %tmp_5 = zext i6 %tmp_1 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:33  store i16 %buf_load, i16* %output_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="6">
<![CDATA[
:34  %buf_load_1 = load i16* %buf_addr_1, align 2

]]></node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:35  %tmp_4_s = or i6 %tmp_1, 1

]]></node>
<StgValue><ssdm name="tmp_4_s"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="6">
<![CDATA[
:36  %tmp_5_1 = zext i6 %tmp_4_s to i64

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %output_addr_1 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_1

]]></node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:38  store i16 %buf_load_1, i16* %output_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="6">
<![CDATA[
:39  %buf_load_2 = load i16* %buf_addr_2, align 2

]]></node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="6">
<![CDATA[
:44  %buf_load_3 = load i16* %buf_addr_3, align 2

]]></node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16  %tmp_10 = or i7 %tmp, 4

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:17  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_10)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %buf_addr_4 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="buf_addr_4"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19  %tmp_12 = or i7 %tmp, 5

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:20  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %buf_addr_5 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="16" op_0_bw="6">
<![CDATA[
:39  %buf_load_2 = load i16* %buf_addr_2, align 2

]]></node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:40  %tmp_4_1 = or i6 %tmp_1, 2

]]></node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="6">
<![CDATA[
:41  %tmp_5_2 = zext i6 %tmp_4_1 to i64

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %output_addr_2 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_2

]]></node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:43  store i16 %buf_load_2, i16* %output_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="6">
<![CDATA[
:44  %buf_load_3 = load i16* %buf_addr_3, align 2

]]></node>
<StgValue><ssdm name="buf_load_3"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:45  %tmp_4_2 = or i6 %tmp_1, 3

]]></node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="6">
<![CDATA[
:46  %tmp_5_3 = zext i6 %tmp_4_2 to i64

]]></node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %output_addr_3 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_3

]]></node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:48  store i16 %buf_load_3, i16* %output_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="6">
<![CDATA[
:49  %buf_load_4 = load i16* %buf_addr_4, align 2

]]></node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="6">
<![CDATA[
:54  %buf_load_5 = load i16* %buf_addr_5, align 2

]]></node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:22  %tmp_14 = or i7 %tmp, 6

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:23  %tmp_15 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_14)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %buf_addr_6 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:25  %tmp_16 = or i7 %tmp, 7

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:26  %tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_16)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %buf_addr_7 = getelementptr [64 x i16]* %buf_r, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="6">
<![CDATA[
:49  %buf_load_4 = load i16* %buf_addr_4, align 2

]]></node>
<StgValue><ssdm name="buf_load_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:50  %tmp_4_3 = or i6 %tmp_1, 4

]]></node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="6">
<![CDATA[
:51  %tmp_5_4 = zext i6 %tmp_4_3 to i64

]]></node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %output_addr_4 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_4

]]></node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:53  store i16 %buf_load_4, i16* %output_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="16" op_0_bw="6">
<![CDATA[
:54  %buf_load_5 = load i16* %buf_addr_5, align 2

]]></node>
<StgValue><ssdm name="buf_load_5"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:55  %tmp_4_4 = or i6 %tmp_1, 5

]]></node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="64" op_0_bw="6">
<![CDATA[
:56  %tmp_5_5 = zext i6 %tmp_4_4 to i64

]]></node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %output_addr_5 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_5

]]></node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:58  store i16 %buf_load_5, i16* %output_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="16" op_0_bw="6">
<![CDATA[
:59  %buf_load_6 = load i16* %buf_addr_6, align 2

]]></node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="6">
<![CDATA[
:64  %buf_load_7 = load i16* %buf_addr_7, align 2

]]></node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="16" op_0_bw="6">
<![CDATA[
:59  %buf_load_6 = load i16* %buf_addr_6, align 2

]]></node>
<StgValue><ssdm name="buf_load_6"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:60  %tmp_4_5 = or i6 %tmp_1, 6

]]></node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="6">
<![CDATA[
:61  %tmp_5_6 = zext i6 %tmp_4_5 to i64

]]></node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %output_addr_6 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_6

]]></node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:63  store i16 %buf_load_6, i16* %output_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="16" op_0_bw="6">
<![CDATA[
:64  %buf_load_7 = load i16* %buf_addr_7, align 2

]]></node>
<StgValue><ssdm name="buf_load_7"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:65  %tmp_4_6 = or i6 %tmp_1, 7

]]></node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="6">
<![CDATA[
:66  %tmp_5_7 = zext i6 %tmp_4_6 to i64

]]></node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %output_addr_7 = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_5_7

]]></node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:68  store i16 %buf_load_7, i16* %output_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:69  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
:70  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="108" name="buf_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="111" from="stg_110" to="r" fromId="110" toId="9">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="stg_8" to="r" fromId="8" toId="9">
</dataflow>
<dataflow id="113" from="r_1" to="r" fromId="11" toId="9">
<BackEdge/>
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="stg_91" to="r" fromId="91" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="115" from="r" to="exitcond1" fromId="9" toId="10">
</dataflow>
<dataflow id="117" from="stg_116" to="exitcond1" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="r" to="r_1" fromId="9" toId="11">
</dataflow>
<dataflow id="120" from="stg_119" to="r_1" fromId="119" toId="11">
</dataflow>
<dataflow id="121" from="exitcond1" to="stg_12" fromId="10" toId="12">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp" fromId="122" toId="13">
</dataflow>
<dataflow id="124" from="r" to="tmp" fromId="9" toId="13">
</dataflow>
<dataflow id="126" from="stg_125" to="tmp" fromId="125" toId="13">
</dataflow>
<dataflow id="127" from="tmp" to="tmp_3" fromId="13" toId="14">
</dataflow>
<dataflow id="128" from="buf_r" to="buf_addr" fromId="108" toId="15">
</dataflow>
<dataflow id="130" from="stg_129" to="buf_addr" fromId="129" toId="15">
</dataflow>
<dataflow id="131" from="tmp_3" to="buf_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="132" from="tmp" to="tmp_4" fromId="13" toId="16">
</dataflow>
<dataflow id="134" from="stg_133" to="tmp_4" fromId="133" toId="16">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_6" fromId="135" toId="17">
</dataflow>
<dataflow id="138" from="stg_137" to="tmp_6" fromId="137" toId="17">
</dataflow>
<dataflow id="139" from="tmp_4" to="tmp_6" fromId="16" toId="17">
</dataflow>
<dataflow id="140" from="buf_r" to="buf_addr_1" fromId="108" toId="18">
</dataflow>
<dataflow id="141" from="stg_129" to="buf_addr_1" fromId="129" toId="18">
</dataflow>
<dataflow id="142" from="tmp_6" to="buf_addr_1" fromId="17" toId="18">
</dataflow>
<dataflow id="143" from="r" to="tmp_18" fromId="9" toId="19">
</dataflow>
<dataflow id="144" from="buf_addr" to="buf_load" fromId="15" toId="20">
</dataflow>
<dataflow id="145" from="buf_addr_1" to="buf_load_1" fromId="18" toId="21">
</dataflow>
<dataflow id="146" from="tmp" to="tmp_7" fromId="13" toId="22">
</dataflow>
<dataflow id="148" from="stg_147" to="tmp_7" fromId="147" toId="22">
</dataflow>
<dataflow id="149" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_8" fromId="135" toId="23">
</dataflow>
<dataflow id="150" from="stg_137" to="tmp_8" fromId="137" toId="23">
</dataflow>
<dataflow id="151" from="tmp_7" to="tmp_8" fromId="22" toId="23">
</dataflow>
<dataflow id="152" from="buf_r" to="buf_addr_2" fromId="108" toId="24">
</dataflow>
<dataflow id="153" from="stg_129" to="buf_addr_2" fromId="129" toId="24">
</dataflow>
<dataflow id="154" from="tmp_8" to="buf_addr_2" fromId="23" toId="24">
</dataflow>
<dataflow id="155" from="tmp" to="tmp_9" fromId="13" toId="25">
</dataflow>
<dataflow id="157" from="stg_156" to="tmp_9" fromId="156" toId="25">
</dataflow>
<dataflow id="158" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_s" fromId="135" toId="26">
</dataflow>
<dataflow id="159" from="stg_137" to="tmp_s" fromId="137" toId="26">
</dataflow>
<dataflow id="160" from="tmp_9" to="tmp_s" fromId="25" toId="26">
</dataflow>
<dataflow id="161" from="buf_r" to="buf_addr_3" fromId="108" toId="27">
</dataflow>
<dataflow id="162" from="stg_129" to="buf_addr_3" fromId="129" toId="27">
</dataflow>
<dataflow id="163" from="tmp_s" to="buf_addr_3" fromId="26" toId="27">
</dataflow>
<dataflow id="165" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="tmp_1" fromId="164" toId="28">
</dataflow>
<dataflow id="166" from="tmp_18" to="tmp_1" fromId="19" toId="28">
</dataflow>
<dataflow id="167" from="stg_125" to="tmp_1" fromId="125" toId="28">
</dataflow>
<dataflow id="168" from="buf_addr" to="buf_load" fromId="15" toId="29">
</dataflow>
<dataflow id="169" from="tmp_1" to="tmp_5" fromId="28" toId="30">
</dataflow>
<dataflow id="170" from="output_r" to="output_addr" fromId="109" toId="31">
</dataflow>
<dataflow id="171" from="stg_129" to="output_addr" fromId="129" toId="31">
</dataflow>
<dataflow id="172" from="tmp_5" to="output_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="173" from="buf_load" to="stg_32" fromId="29" toId="32">
</dataflow>
<dataflow id="174" from="output_addr" to="stg_32" fromId="31" toId="32">
</dataflow>
<dataflow id="175" from="buf_addr_1" to="buf_load_1" fromId="18" toId="33">
</dataflow>
<dataflow id="176" from="tmp_1" to="tmp_4_s" fromId="28" toId="34">
</dataflow>
<dataflow id="178" from="stg_177" to="tmp_4_s" fromId="177" toId="34">
</dataflow>
<dataflow id="179" from="tmp_4_s" to="tmp_5_1" fromId="34" toId="35">
</dataflow>
<dataflow id="180" from="output_r" to="output_addr_1" fromId="109" toId="36">
</dataflow>
<dataflow id="181" from="stg_129" to="output_addr_1" fromId="129" toId="36">
</dataflow>
<dataflow id="182" from="tmp_5_1" to="output_addr_1" fromId="35" toId="36">
</dataflow>
<dataflow id="183" from="buf_load_1" to="stg_37" fromId="33" toId="37">
</dataflow>
<dataflow id="184" from="output_addr_1" to="stg_37" fromId="36" toId="37">
</dataflow>
<dataflow id="185" from="buf_addr_2" to="buf_load_2" fromId="24" toId="38">
</dataflow>
<dataflow id="186" from="buf_addr_3" to="buf_load_3" fromId="27" toId="39">
</dataflow>
<dataflow id="187" from="tmp" to="tmp_10" fromId="13" toId="40">
</dataflow>
<dataflow id="189" from="stg_188" to="tmp_10" fromId="188" toId="40">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_11" fromId="135" toId="41">
</dataflow>
<dataflow id="191" from="stg_137" to="tmp_11" fromId="137" toId="41">
</dataflow>
<dataflow id="192" from="tmp_10" to="tmp_11" fromId="40" toId="41">
</dataflow>
<dataflow id="193" from="buf_r" to="buf_addr_4" fromId="108" toId="42">
</dataflow>
<dataflow id="194" from="stg_129" to="buf_addr_4" fromId="129" toId="42">
</dataflow>
<dataflow id="195" from="tmp_11" to="buf_addr_4" fromId="41" toId="42">
</dataflow>
<dataflow id="196" from="tmp" to="tmp_12" fromId="13" toId="43">
</dataflow>
<dataflow id="198" from="stg_197" to="tmp_12" fromId="197" toId="43">
</dataflow>
<dataflow id="199" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_13" fromId="135" toId="44">
</dataflow>
<dataflow id="200" from="stg_137" to="tmp_13" fromId="137" toId="44">
</dataflow>
<dataflow id="201" from="tmp_12" to="tmp_13" fromId="43" toId="44">
</dataflow>
<dataflow id="202" from="buf_r" to="buf_addr_5" fromId="108" toId="45">
</dataflow>
<dataflow id="203" from="stg_129" to="buf_addr_5" fromId="129" toId="45">
</dataflow>
<dataflow id="204" from="tmp_13" to="buf_addr_5" fromId="44" toId="45">
</dataflow>
<dataflow id="205" from="buf_addr_2" to="buf_load_2" fromId="24" toId="46">
</dataflow>
<dataflow id="206" from="tmp_1" to="tmp_4_1" fromId="28" toId="47">
</dataflow>
<dataflow id="208" from="stg_207" to="tmp_4_1" fromId="207" toId="47">
</dataflow>
<dataflow id="209" from="tmp_4_1" to="tmp_5_2" fromId="47" toId="48">
</dataflow>
<dataflow id="210" from="output_r" to="output_addr_2" fromId="109" toId="49">
</dataflow>
<dataflow id="211" from="stg_129" to="output_addr_2" fromId="129" toId="49">
</dataflow>
<dataflow id="212" from="tmp_5_2" to="output_addr_2" fromId="48" toId="49">
</dataflow>
<dataflow id="213" from="buf_load_2" to="stg_50" fromId="46" toId="50">
</dataflow>
<dataflow id="214" from="output_addr_2" to="stg_50" fromId="49" toId="50">
</dataflow>
<dataflow id="215" from="buf_addr_3" to="buf_load_3" fromId="27" toId="51">
</dataflow>
<dataflow id="216" from="tmp_1" to="tmp_4_2" fromId="28" toId="52">
</dataflow>
<dataflow id="218" from="stg_217" to="tmp_4_2" fromId="217" toId="52">
</dataflow>
<dataflow id="219" from="tmp_4_2" to="tmp_5_3" fromId="52" toId="53">
</dataflow>
<dataflow id="220" from="output_r" to="output_addr_3" fromId="109" toId="54">
</dataflow>
<dataflow id="221" from="stg_129" to="output_addr_3" fromId="129" toId="54">
</dataflow>
<dataflow id="222" from="tmp_5_3" to="output_addr_3" fromId="53" toId="54">
</dataflow>
<dataflow id="223" from="buf_load_3" to="stg_55" fromId="51" toId="55">
</dataflow>
<dataflow id="224" from="output_addr_3" to="stg_55" fromId="54" toId="55">
</dataflow>
<dataflow id="225" from="buf_addr_4" to="buf_load_4" fromId="42" toId="56">
</dataflow>
<dataflow id="226" from="buf_addr_5" to="buf_load_5" fromId="45" toId="57">
</dataflow>
<dataflow id="227" from="tmp" to="tmp_14" fromId="13" toId="58">
</dataflow>
<dataflow id="229" from="stg_228" to="tmp_14" fromId="228" toId="58">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_15" fromId="135" toId="59">
</dataflow>
<dataflow id="231" from="stg_137" to="tmp_15" fromId="137" toId="59">
</dataflow>
<dataflow id="232" from="tmp_14" to="tmp_15" fromId="58" toId="59">
</dataflow>
<dataflow id="233" from="buf_r" to="buf_addr_6" fromId="108" toId="60">
</dataflow>
<dataflow id="234" from="stg_129" to="buf_addr_6" fromId="129" toId="60">
</dataflow>
<dataflow id="235" from="tmp_15" to="buf_addr_6" fromId="59" toId="60">
</dataflow>
<dataflow id="236" from="tmp" to="tmp_16" fromId="13" toId="61">
</dataflow>
<dataflow id="238" from="stg_237" to="tmp_16" fromId="237" toId="61">
</dataflow>
<dataflow id="239" from="_ssdm_op_BitConcatenate.i64.i57.i7" to="tmp_17" fromId="135" toId="62">
</dataflow>
<dataflow id="240" from="stg_137" to="tmp_17" fromId="137" toId="62">
</dataflow>
<dataflow id="241" from="tmp_16" to="tmp_17" fromId="61" toId="62">
</dataflow>
<dataflow id="242" from="buf_r" to="buf_addr_7" fromId="108" toId="63">
</dataflow>
<dataflow id="243" from="stg_129" to="buf_addr_7" fromId="129" toId="63">
</dataflow>
<dataflow id="244" from="tmp_17" to="buf_addr_7" fromId="62" toId="63">
</dataflow>
<dataflow id="245" from="buf_addr_4" to="buf_load_4" fromId="42" toId="64">
</dataflow>
<dataflow id="246" from="tmp_1" to="tmp_4_3" fromId="28" toId="65">
</dataflow>
<dataflow id="248" from="stg_247" to="tmp_4_3" fromId="247" toId="65">
</dataflow>
<dataflow id="249" from="tmp_4_3" to="tmp_5_4" fromId="65" toId="66">
</dataflow>
<dataflow id="250" from="output_r" to="output_addr_4" fromId="109" toId="67">
</dataflow>
<dataflow id="251" from="stg_129" to="output_addr_4" fromId="129" toId="67">
</dataflow>
<dataflow id="252" from="tmp_5_4" to="output_addr_4" fromId="66" toId="67">
</dataflow>
<dataflow id="253" from="buf_load_4" to="stg_68" fromId="64" toId="68">
</dataflow>
<dataflow id="254" from="output_addr_4" to="stg_68" fromId="67" toId="68">
</dataflow>
<dataflow id="255" from="buf_addr_5" to="buf_load_5" fromId="45" toId="69">
</dataflow>
<dataflow id="256" from="tmp_1" to="tmp_4_4" fromId="28" toId="70">
</dataflow>
<dataflow id="258" from="stg_257" to="tmp_4_4" fromId="257" toId="70">
</dataflow>
<dataflow id="259" from="tmp_4_4" to="tmp_5_5" fromId="70" toId="71">
</dataflow>
<dataflow id="260" from="output_r" to="output_addr_5" fromId="109" toId="72">
</dataflow>
<dataflow id="261" from="stg_129" to="output_addr_5" fromId="129" toId="72">
</dataflow>
<dataflow id="262" from="tmp_5_5" to="output_addr_5" fromId="71" toId="72">
</dataflow>
<dataflow id="263" from="buf_load_5" to="stg_73" fromId="69" toId="73">
</dataflow>
<dataflow id="264" from="output_addr_5" to="stg_73" fromId="72" toId="73">
</dataflow>
<dataflow id="265" from="buf_addr_6" to="buf_load_6" fromId="60" toId="74">
</dataflow>
<dataflow id="266" from="buf_addr_7" to="buf_load_7" fromId="63" toId="75">
</dataflow>
<dataflow id="268" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="267" toId="76">
</dataflow>
<dataflow id="270" from="stg_269" to="empty" fromId="269" toId="76">
</dataflow>
<dataflow id="271" from="stg_269" to="empty" fromId="269" toId="76">
</dataflow>
<dataflow id="272" from="stg_269" to="empty" fromId="269" toId="76">
</dataflow>
<dataflow id="274" from="_ssdm_op_SpecLoopName" to="stg_77" fromId="273" toId="77">
</dataflow>
<dataflow id="276" from="p_str10" to="stg_77" fromId="275" toId="77">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecRegionBegin" to="tmp_2" fromId="277" toId="78">
</dataflow>
<dataflow id="279" from="p_str10" to="tmp_2" fromId="275" toId="78">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecPipeline" to="stg_79" fromId="280" toId="79">
</dataflow>
<dataflow id="283" from="stg_282" to="stg_79" fromId="282" toId="79">
</dataflow>
<dataflow id="284" from="stg_282" to="stg_79" fromId="282" toId="79">
</dataflow>
<dataflow id="285" from="stg_282" to="stg_79" fromId="282" toId="79">
</dataflow>
<dataflow id="287" from="stg_286" to="stg_79" fromId="286" toId="79">
</dataflow>
<dataflow id="289" from="p_str1" to="stg_79" fromId="288" toId="79">
</dataflow>
<dataflow id="290" from="buf_addr_6" to="buf_load_6" fromId="60" toId="80">
</dataflow>
<dataflow id="291" from="tmp_1" to="tmp_4_5" fromId="28" toId="81">
</dataflow>
<dataflow id="293" from="stg_292" to="tmp_4_5" fromId="292" toId="81">
</dataflow>
<dataflow id="294" from="tmp_4_5" to="tmp_5_6" fromId="81" toId="82">
</dataflow>
<dataflow id="295" from="output_r" to="output_addr_6" fromId="109" toId="83">
</dataflow>
<dataflow id="296" from="stg_129" to="output_addr_6" fromId="129" toId="83">
</dataflow>
<dataflow id="297" from="tmp_5_6" to="output_addr_6" fromId="82" toId="83">
</dataflow>
<dataflow id="298" from="buf_load_6" to="stg_84" fromId="80" toId="84">
</dataflow>
<dataflow id="299" from="output_addr_6" to="stg_84" fromId="83" toId="84">
</dataflow>
<dataflow id="300" from="buf_addr_7" to="buf_load_7" fromId="63" toId="85">
</dataflow>
<dataflow id="301" from="tmp_1" to="tmp_4_6" fromId="28" toId="86">
</dataflow>
<dataflow id="303" from="stg_302" to="tmp_4_6" fromId="302" toId="86">
</dataflow>
<dataflow id="304" from="tmp_4_6" to="tmp_5_7" fromId="86" toId="87">
</dataflow>
<dataflow id="305" from="output_r" to="output_addr_7" fromId="109" toId="88">
</dataflow>
<dataflow id="306" from="stg_129" to="output_addr_7" fromId="129" toId="88">
</dataflow>
<dataflow id="307" from="tmp_5_7" to="output_addr_7" fromId="87" toId="88">
</dataflow>
<dataflow id="308" from="buf_load_7" to="stg_89" fromId="85" toId="89">
</dataflow>
<dataflow id="309" from="output_addr_7" to="stg_89" fromId="88" toId="89">
</dataflow>
<dataflow id="311" from="_ssdm_op_SpecRegionEnd" to="empty_7" fromId="310" toId="90">
</dataflow>
<dataflow id="312" from="p_str10" to="empty_7" fromId="275" toId="90">
</dataflow>
<dataflow id="313" from="tmp_2" to="empty_7" fromId="78" toId="90">
</dataflow>
<dataflow id="314" from="exitcond1" to="stg_2" fromId="10" toId="2">
</dataflow>
<dataflow id="315" from="exitcond1" to="stg_3" fromId="10" toId="3">
</dataflow>
<dataflow id="316" from="exitcond1" to="stg_4" fromId="10" toId="4">
</dataflow>
<dataflow id="317" from="exitcond1" to="stg_5" fromId="10" toId="5">
</dataflow>
<dataflow id="318" from="exitcond1" to="stg_6" fromId="10" toId="6">
</dataflow>
</dataflows>


</stg>
