INFO:sim:172 - Generating IP...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Resolving generics for 'sin_cos'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Applying external generics to 'sin_cos'...
Delivering associated files for 'sin_cos'...
Generating implementation netlist for 'sin_cos'...
INFO:sim - Pre-processing HDL files for 'sin_cos'...
Running synthesis for 'sin_cos'
Running ngcbuild...
Writing VEO instantiation template for 'sin_cos'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'sin_cos'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 2 files into directory
E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'sin_cos'...
Generating metadata file...
Generating ISE project...
XCO file found: sin_cos.xco
XMDF file found: sin_cos_xmdf.tcl
Adding E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.asy -view
all -origin_type imported
Adding E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.ngc -view
all -origin_type created
Checking file "E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.ngc"
for project device match ...
File "E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.ngc" device
information matches project device.
Adding E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.sym -view
all -origin_type imported
Adding E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/Project/AX545/verilog/dds_wave/ipcore_dir/tmp/_cg/sin_cos.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sin_cos"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'sin_cos'.
