// Seed: 3171425649
module module_0 ();
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1;
  always id_1 = id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2, id_3;
endmodule
module module_3 (
    output wire id_0,
    input wor id_1,
    output supply1 id_2,
    output wor id_3,
    input wor id_4,
    output uwire id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    output wor id_9,
    input tri1 id_10,
    output tri1 id_11
);
  rtran (-1'h0, -1'b0, id_0);
  assign id_2 = -1'b0;
  module_2 modCall_1 ();
  assign id_11 = 1;
endmodule
