csi-ncelab - CSI: Command line:
ncelab
    -f /home/yutongshen/IC_contest/ICContest100_final/sim/INCA_libs/irun.lnx8664.14.10.nc/ncelab.args
        +define+SDF+FSDB
        +nc64bit
        +access+r
        -noshowtop
        -ACCESS +r
        -MESSAGES
        -XLMODE ./INCA_libs/irun.lnx8664.14.10.nc
        -RUNMODE
        -CDSLIB ./INCA_libs/irun.lnx8664.14.10.nc/cds.lib
        -HDLVAR ./INCA_libs/irun.lnx8664.14.10.nc/hdl.var
        -WORK worklib
        -HASXLMODE
    -CHECK_VERSION TOOL:	ncverilog	14.10-s005
    -LOG_FD 4

csi-ncelab - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncelab(64)	14.10-s005
  HOSTNAME: ideal125
  OPERATING SYSTEM: Linux 2.6.32-431.el6.x86_64 #1 SMP Fri Nov 22 03:15:09 UTC 2013 x86_64
  MESSAGE: nettmp_replace - equivalent IDs (0) being requested.
-----------------------------------------------------------------

csi-ncelab - CSI: Cadence Support Investigation, recording details
Intermediate File: root (IF_ROOT) in module tsmc13_neg.ADDHXL:v (VST)
Verilog Syntax Tree: specify block declaration (VST_D_SPECIFY_BLOCK) in module tsmc13_neg.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 13989, position 8
	Scope: ADDHXL
	Decompile: unable to decompile type 539
	Source  :   specify
	Position:         ^
Verilog Syntax Tree: always statement declaration (VST_D_ALWAYS_STMT) in module worklib.rom_1024x4_t13:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/rom_1024x4_t13_sim1.v, line 283, position 8
	Scope: rom_1024x4_t13
	Source  :    always @( _CLK )
	Position:         ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.INVX12:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 498, position 6
	Scope: INVX12
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 8, position 10
	Scope: test
	Decompile: test#(N_EXP)
	Source  : module test;
	Position:           ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.test:v (SIG) <0x48fb7c0b>
	Decompile: test#(N_EXP)
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.DFFNSRX2:v (SIG) <0x0532a6ad>
	Decompile: DFFNSRX2
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.DFFNSRX2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 19288, position 16
	Scope: DFFNSRX2
	Decompile: logic SN
	Source  : input  D, CKN, SN, RN;
	Position:                 ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 25, position 10
	Scope: test
	Decompile: MBF
	Source  :    MBF  MBF(.clk(clk), .reset(reset), .y_valid(y_valid), .z_valid(z_valid), .y(y), .z(z));
	Position:           ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.MBF:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/dc/MBF_syn.v, line 2791, position 9
	Scope: MBF
	Decompile: MBF
	Source  : module MBF ( clk, reset, y_valid, z_valid, y, z );
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.MBF:v (SIG) <0x5f138e33>
	Decompile: MBF
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.MBF:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/dc/MBF_syn.v, line 4938, position 14
	Scope: MBF
	Decompile: U868
	Source  :   CLKBUFX3 U868 ( .A(n1432), .Y(n1425) );
	Position:               ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 12177, position 14
	Scope: CLKBUFX3
	Decompile: CLKBUFX3
	Source  : module CLKBUFX3 (Y, A);
	Position:               ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.CLKBUFX3:v (SIG) <0x6d5985f8>
	Decompile: CLKBUFX3
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.INVX12:v (SIG) <0x41b1c149>
	Decompile: INVX12
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module tsmc13_neg.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 12181, position 7
	Scope: CLKBUFX3
	Decompile: I0
	Source  :   buf I0(Y, A);
	Position:        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 12181, position 12
	Scope: CLKBUFX3
	Decompile: A
	Source  :   buf I0(Y, A);
	Position:             ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 12181, position 9
	Scope: CLKBUFX3
	Decompile: Y
	Source  :   buf I0(Y, A);
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.DFFTRX2:v (SIG) <0x74047e93>
	Decompile: DFFTRX2
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.MBF:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/dc/MBF_syn.v, line 3020, position 55
	Scope: MBF
	Decompile: logic n1425
	Source  :          n1419, n1420, n1421, n1422, n1423, n1424, n1425, n1426, n1427, n1428,
	Position:                                                        ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 12178, position 7
	Scope: CLKBUFX3
	Decompile: logic Y
	Source  : output Y;
	Position:        ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module tsmc13_neg.CLKBUFX3:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 12179, position 6
	Scope: CLKBUFX3
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.DFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 19531, position 21
	Scope: DFFTRX1
	Decompile: dD
	Source  :   udp_edfft I0 (n0, dD, clk, dRN, dSN, dEN, NOTIFIER);
	Position:                      ^
Verilog Syntax Tree: udp declaration (VST_D_UDP) in udp tsmc13_neg.udp_edfft:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 28606, position 18
	Scope: udp_edfft
	Decompile: unable to decompile type 515
	Source  : primitive udp_edfft (out, in, clk, clr_, set_, en, NOTIFIER);
	Position:                   ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.DFFTRX1:v (SIG) <0x3a80d52a>
	Decompile: DFFTRX1
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.DFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 19526, position 6
	Scope: DFFTRX1
	Decompile: logic dD
	Source  : wire dD;
	Position:       ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module tsmc13_neg.DFFTRX1:v (VST)
	Decompile: logic
Verilog Syntax Tree: logical and expression (VST_E_LOGICAL_AND) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4626, position 22
	Decompile: ((A == 1'b1) && (B == 1'b0))
	Source  :      if ((A == 1'b1) && (B == 1'b0))
	Position:                       ^
Verilog Syntax Tree: logical and expression (VST_E_LOGICAL_AND) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4628, position 22
	Decompile: ((A == 1'b0) && (B == 1'b1))
	Source  :      if ((A == 1'b0) && (B == 1'b1))
	Position:                       ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.DFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 19519, position 11
	Scope: DFFTRX1
	Decompile: logic QN
	Source  : output Q, QN;
	Position:            ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.DFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 19520, position 7
	Scope: DFFTRX1
	Decompile: logic D
	Source  : input  D, CK, RN;
	Position:        ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.EDFFTRX1:v (SIG) <0x5976e5b5>
	Decompile: EDFFTRX1
ot: s aca (OT_ACA_S) in module worklib.MBF:v (SIG) <0x5f138e33>
	Decompile: unable to decompile type 912
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.rom_1024x4_t13:v (VST)
	Decompile: reg
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.rom_1024x4_t13:v (SIG) <0x1deb04f9>
	Decompile: rom_1024x4_t13#(BITS,word_depth,addr_width,wordx,addrx)
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.MBF:v (VST)
	Scope: MBF
	Decompile: logic
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.rom_1024x4_t13:v (VST)
	Scope: rom_1024x4_t13.valid_address
	Decompile: reg
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.NOR2X2:v (SIG) <0x50e2d44a>
	Decompile: NOR2X2
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.NOR3BX1:v (SIG) <0x7c978a96>
	Decompile: NOR3BX1
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.NOR3BX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 7699, position 13
	Scope: NOR3BX1
	Decompile: NOR3BX1
	Source  : module NOR3BX1 (Y, AN, B, C);
	Position:              ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.NOR3BX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 7701, position 13
	Scope: NOR3BX1
	Decompile: logic C
	Source  : input AN, B, C;
	Position:              ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.NOR3BX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 7704, position 17
	Scope: NOR3BX1
	Decompile: C
	Source  :   nor (Y, Ax, B, C);
	Position:                  ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.NOR3BX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 7703, position 8
	Scope: NOR3BX1
	Decompile: logic Ax
	Source  :   not (Ax, AN);
	Position:         ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module tsmc13_neg.NOR3BX1:v (VST)
	Decompile: logic
Verilog Syntax Tree: register declaration (VST_D_REG) in module tsmc13_neg.DFFHQX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 23445, position 11
	Scope: DFFHQX4
	Decompile: reg NOTIFIER
	Source  : reg NOTIFIER;
	Position:            ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 13985, position 9
	Scope: ADDHXL
	Decompile: logic B
	Source  : input A, B;
	Position:          ^
Verilog Syntax Tree: ele wait (VST_WAIT_ELE) in module worklib.test:v (SIG) <0x48fb7c0b>
	Decompile: unable to decompile type 1019
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 22, position 25
	Scope: test
	Decompile: reg over2
	Source  : reg           over1, over2;
	Position:                          ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module tsmc13_neg.EDFFTRX1:v (VST)
	Decompile: reg
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 100, position 16
	Scope: test
	Decompile: pass2
	Source  :             pass2 = pass2 + 1 ;
	Position:                 ^
Verilog Syntax Tree: always statement declaration (VST_D_ALWAYS_STMT) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 90, position 5
	Scope: test
	Source  : always @(posedge clk)begin
	Position:      ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20033, position 14
	Scope: EDFFTRX1
	Decompile: EDFFTRX1
	Source  : module EDFFTRX1 (Q, QN, D, CK, E, RN);
	Position:               ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20036, position 11
	Scope: EDFFTRX1
	Decompile: reg NOTIFIER
	Source  : reg NOTIFIER;
	Position:            ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.rom_1024x4_t13:v (VST)
	Scope: rom_1024x4_t13
	Decompile: reg
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module tsmc13_neg.DFFHQX4:v (VST)
	Decompile: reg
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.DFFHQX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 23451, position 44
	Scope: DFFHQX4
	Decompile: NOTIFIER
	Source  :   udp_dff I0 (n0, dD, clk, dRN, dSN, NOTIFIER);
	Position:                                             ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module tsmc13_neg.DFFHQX4:v (SIG) <0x6fdcb31b>
	Decompile: DFFHQX4
Intermediate File: root (IF_ROOT) in module tsmc13_neg.DFFHQX4:v (VST)
Verilog Syntax Tree: root (VST_ROOT) in module tsmc13_neg.DFFHQX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 23442, position 5
	Decompile: DFFHQX4
	Source  : module DFFHQX4 (Q, D, CK);
	Position:      ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.DFFHQX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 23442, position 13
	Scope: DFFHQX4
	Decompile: DFFHQX4
	Source  : module DFFHQX4 (Q, D, CK);
	Position:              ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4628, position 30
	Decompile: 1'b1
	Source  :      if ((A == 1'b0) && (B == 1'b1))
	Position:                               ^
Verilog Syntax Tree: root (VST_ROOT) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4609, position 5
	Decompile: MXI2X4
	Source  : module MXI2X4 (Y, A, B, S0);
	Position:      ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.DFFHQX4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 23452, position 17
	Scope: DFFHQX4
	Decompile: logic flag
	Source  :   and     I4 (flag, dRN, dSN);
	Position:                  ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.rom_1024x4_t13:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/rom_1024x4_t13_sim1.v, line 72, position 15
	Scope: rom_1024x4_t13
	Decompile: logic A
	Source  :    input [9:0] A;
	Position:                ^
Verilog Syntax Tree: unspecified type (VST_T_UNSPECIFIED) in module worklib.rom_1024x4_t13:v (VST)
	Scope: rom_1024x4_t13
	Decompile: unspecified
Verilog Syntax Tree: root (VST_ROOT) in module tsmc13_neg.NOR2X2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 6881, position 5
	Decompile: NOR2X2
	Source  : module NOR2X2 (Y, A, B);
	Position:      ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.NOR2X2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 6881, position 12
	Scope: NOR2X2
	Decompile: NOR2X2
	Source  : module NOR2X2 (Y, A, B);
	Position:             ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module tsmc13_neg.NOR2X2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 6885, position 6
	Scope: NOR2X2
	Decompile: <instance>
	Source  :   nor (Y, A, B);
	Position:       ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.NOR2X2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 6883, position 9
	Scope: NOR2X2
	Decompile: logic B
	Source  : input A, B;
	Position:          ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4613, position 11
	Scope: MXI2X4
	Decompile: <instance>
	Source  :   udp_mux2 (YN, A, B, S0);
	Position:            ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in module tsmc13_neg.NOR2X2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 6893, position 13
	Scope: NOR2X2
	Decompile: unspecified tphl$B$Y
	Source  :       tphl$B$Y = 1.0;
	Position:              ^
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in module worklib.rom_1024x4_t13:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/rom_1024x4_t13_sim1.v, line 65, position 26
	Scope: rom_1024x4_t13
	Decompile: unspecified addr_width
	Source  :    parameter		   addr_width = 10;
	Position:             		            ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4611, position 9
	Scope: MXI2X4
	Decompile: logic B
	Source  : input A, B, S0;
	Position:          ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4628, position 25
	Scope: MXI2X4
	Decompile: B
	Source  :      if ((A == 1'b0) && (B == 1'b1))
	Position:                          ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.rom_1024x4_t13:v (VST)
	Decompile: logic signed
Verilog Syntax Tree: real type (VST_T_REAL) in module tsmc13_neg.NOR2X2:v (VST)
	Decompile: real
Verilog Syntax Tree: real number expression (VST_E_REAL_NUMBER) in module tsmc13_neg.NOR2X2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 6893, position 19
	Decompile: 1.000000000000000
	Source  :       tphl$B$Y = 1.0;
	Position:                    ^
Verilog Syntax Tree: unspecified type (VST_T_UNSPECIFIED) in module tsmc13_neg.NOR2X2:v (VST)
	Scope: NOR2X2
	Decompile: unspecified
Verilog Syntax Tree: udp declaration (VST_D_UDP) in udp tsmc13_neg.udp_mux2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 28760, position 17
	Scope: udp_mux2
	Decompile: unable to decompile type 515
	Source  : primitive udp_mux2 (out, in0, in1, sel);
	Position:                  ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.rom_1024x4_t13:v (VST)
	Decompile: logic
Verilog Syntax Tree: root overlay table (VST_OT_ROOT) in module worklib.test:v (SIG) <0x48fb7c0b>
	Decompile: test#(N_EXP)
Verilog Syntax Tree: root (VST_ROOT) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 8, position 5
	Decompile: test#(N_EXP)
	Source  : module test;
	Position:      ^
Intermediate File: string (IF_STRING) in module worklib.test:v (VST)
	Decompile: worklib
Verilog Syntax Tree: root overlay table (VST_OT_ROOT) in module tsmc13_neg.EDFFTRX1:v (SIG) <0x5976e5b5>
	Decompile: EDFFTRX1
Verilog Syntax Tree: root (VST_ROOT) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20033, position 5
	Decompile: EDFFTRX1
	Source  : module EDFFTRX1 (Q, QN, D, CK, E, RN);
	Position:      ^
Intermediate File: string (IF_STRING) in module tsmc13_neg.EDFFTRX1:v (VST)
	Decompile: tsmc13_neg
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20033, position 35
	Scope: EDFFTRX1
	Decompile: RN
	Source  : module EDFFTRX1 (Q, QN, D, CK, E, RN);
	Position:                                    ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20051, position 11
	Scope: EDFFTRX1
	Decompile: I5
	Source  :   and     I5 (check,dE, dD);
	Position:            ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20051, position 18
	Scope: EDFFTRX1
	Decompile: logic check
	Source  :   and     I5 (check,dE, dD);
	Position:                   ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20051, position 25
	Scope: EDFFTRX1
	Decompile: dD
	Source  :   and     I5 (check,dE, dD);
	Position:                          ^
ot: s aca (OT_ACA_S) in module tsmc13_neg.EDFFTRX1:v (SIG) <0x5976e5b5>
	Decompile: unable to decompile type 912
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module tsmc13_neg.EDFFTRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 20046, position 49
	Scope: EDFFTRX1
	Decompile: NOTIFIER
	Source  :   udp_edfft I0 (n0, dD, dCK, dRN, dSN, E, NOTIFIER);
	Position:                                                  ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.test:v (VST)
	Decompile: reg
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in module worklib.MBF:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/dc/MBF_syn.v, line 4151, position 11
	Decompile: INVX12
	Source  :   INVX12 U89 ( .A(n972), .Y(n8101) );
	Position:            ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.MBF:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/dc/MBF_syn.v, line 2791, position 5
	Decompile: MBF
	Source  : module MBF ( clk, reset, y_valid, z_valid, y, z );
	Position:      ^
Intermediate File: string (IF_STRING) in module worklib.MBF:v (VST)
	Decompile: U341
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.INVX12:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 496, position 12
	Scope: INVX12
	Decompile: INVX12
	Source  : module INVX12 (Y, A);
	Position:             ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module tsmc13_neg.MXI2X4:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/sim/tsmc13_neg.v, line 4609, position 12
	Scope: MXI2X4
	Decompile: MXI2X4
	Source  : module MXI2X4 (Y, A, B, S0);
	Position:             ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest100_final/src/testfixture1.v, line 12, position 10
	Scope: test
	Decompile: reg reset
	Source  : reg   reset ;
	Position:           ^
csi-ncelab - CSI: investigation output 1st 100 entries took 0.056 secs, send this file to Cadence Support
