set ::env(PROJECT_NAME) mem_ctl
set ::env(DESIGN_TOP) mc
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/iwls2005_designs/mem_ctl/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/iwls2005_designs/mem_ctl/rtl/verilog/mem_ctl.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) controller
