# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex3_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ex3.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:34 on Nov 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex3.vo 
# -- Compiling module ex3
# -- Compiling module hard_block
# 
# Top level modules:
# 	ex3
# End time: 00:24:36 on Nov 06,2020, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 10/ex3 {C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/full.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:36 on Nov 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 10/ex3" C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/full.v 
# -- Compiling module full
# 
# Top level modules:
# 	full
# End time: 00:24:37 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 10/ex3 {C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ripple_carry_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:37 on Nov 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 10/ex3" C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ripple_carry_testbench.v 
# -- Compiling module ripple_carry_testbench
# 
# Top level modules:
# 	ripple_carry_testbench
# End time: 00:24:38 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mosab/Desktop/CA\ LABS/Week\ 10/ex3 {C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ex3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:24:38 on Nov 06,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mosab/Desktop/CA LABS/Week 10/ex3" C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ex3.v 
# -- Compiling module ex3
# 
# Top level modules:
# 	ex3
# End time: 00:24:39 on Nov 06,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 00:24:39 on Nov 06,2020
# ** Error: (vsim-3170) Could not find 'testbench'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/simulation/modelsim/gate_work
#             C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ex3_run_msim_gate_verilog.do PAUSED at line 14
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\" work.ripple_carry_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" work.ripple_carry_testbench 
# Start time: 00:24:39 on Nov 06,2020
# Loading work.ripple_carry_testbench
# Loading work.ex3
# Loading work.full
# ** Warning: (vsim-3015) C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ripple_carry_testbench.v(10): [PCDPC] - Port size (2) does not match connection size (1) for port 'bit'. The port definition is at: C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ex3.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /ripple_carry_testbench/rc File: C:/Users/mosab/Desktop/CA LABS/Week 10/ex3/ex3.v
run -all
# in1 = 0000000000000000 in2 = 0000000000000000 out = 0000000000000000 overflow = 0
# in1 = 0000000000000001 in2 = 0000000000000000 out = 0000000000000001 overflow = 0
# in1 = 0000000000000001 in2 = 0000000000000001 out = 0000000000000010 overflow = 0
# in1 = 0000000000000010 in2 = 0000000000000001 out = 0000000000000011 overflow = 0
# in1 = 0000000011000111 in2 = 0000000001100001 out = 0000000100101000 overflow = 0
# in1 = 0000000010000001 in2 = 0000000000000000 out = 0000000010000001 overflow = 0
# in1 = 1111111111111111 in2 = 1111111111111111 out = 1111111111111110 overflow = 1
# in1 = 1111111111111111 in2 = 0000000000000001 out = 0000000000000000 overflow = 1
# in1 = 1111111111111111 in2 = 0000000000000000 out = 1111111111111111 overflow = 0
# End time: 00:25:32 on Nov 06,2020, Elapsed time: 0:00:53
# Errors: 1, Warnings: 1
