5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (race7.vcd) 2 -o (race7.cdd) 2 -v (race7.v) 1 -rI=foo 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 race7.v 8 24 1
1 x 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
3 0 foo "main.a" 0 race7.v 26 41 1
2 1 3d 32 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 36 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 2 27 8 1 0 0 0 1 17 1 1 0 0 0 0
1 b 3 30 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 1 32 8 1 0 0 1
4 2 36 8 1 0 0 2
3 1 foo.$u0 "main.a.$u0" 0 race7.v 0 34 1
2 3 1 33 50005 0 1010 0 0 1 1 a
2 4 1 33 10001 0 1410 0 0 1 1 b
2 5 37 33 10005 1 32 3 4
4 5 33 1 11 0 0 5
3 1 foo.$u1 "main.a.$u1" 0 race7.v 0 39 1
2 6 0 37 20002 1 1008 0 0 32 48 5 0
2 7 2c 37 10002 2 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 1 38 60006 1 1004 0 0 1 1 a
2 9 1b 38 50005 1 1008 8 0 1 18 0 1 0 1 0 0
2 10 1 38 10001 0 1410 0 0 1 1 b
2 11 37 38 10006 1 1a 9 10
4 7 37 1 11 11 0 7
4 11 38 1 0 0 0 7
3 0 bar "main.b" 0 race7.v 43 58 1
1 a 4 44 8 1 0 0 0 1 17 1 1 0 0 0 0
1 b 5 47 70004 1 0 0 0 1 17 0 1 0 0 1 0
7 4 53 53
3 1 main.$u0 "main.$u0" 0 race7.v 0 22 1
