{
  "creator": "Yosys 0.42+40 (git sha1 a739e21a5, x86_64-w64-mingw32-g++ 13.2.1 -Os)",
  "modules": {
    "full_adder": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "generated\\full_adder\\full_adder.v:1.1-25.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "cin": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "sum": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "cout": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$abc$84$auto$blifparse.cc:396:parse_blif$85": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 8 ],
            "Y": [ 6 ]
          }
        },
        "u1": {
          "hide_name": 0,
          "type": "half_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "generated\\full_adder\\full_adder.v:10.16-15.6"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "cout": "output",
            "sum": "output"
          },
          "connections": {
            "a": [ 2 ],
            "b": [ 3 ],
            "cout": [ 8 ],
            "sum": [ 9 ]
          }
        },
        "u2": {
          "hide_name": 0,
          "type": "half_adder",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "generated\\full_adder\\full_adder.v:17.16-22.6"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "cout": "output",
            "sum": "output"
          },
          "connections": {
            "a": [ 9 ],
            "b": [ 4 ],
            "cout": [ 7 ],
            "sum": [ 5 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:2.16-2.17"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:3.16-3.17"
          }
        },
        "c1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:8.10-8.12"
          }
        },
        "c2": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:8.18-8.20"
          }
        },
        "cin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:4.16-4.19"
          }
        },
        "cout": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:6.17-6.21"
          }
        },
        "s1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:8.14-8.16"
          }
        },
        "sum": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "generated\\full_adder\\full_adder.v:5.17-5.20"
          }
        }
      }
    },
    "half_adder": {
      "attributes": {
        "src": "generated\\full_adder\\half_adder\\half_adder.v:2.1-10.10"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "sum": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "cout": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$abc$86$auto$blifparse.cc:396:parse_blif$87": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 5 ]
          }
        },
        "$abc$86$auto$blifparse.cc:396:parse_blif$88": {
          "hide_name": 1,
          "type": "$_XOR_",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 2 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "generated\\full_adder\\half_adder\\half_adder.v:3.16-3.17"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "generated\\full_adder\\half_adder\\half_adder.v:4.16-4.17"
          }
        },
        "cout": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "generated\\full_adder\\half_adder\\half_adder.v:6.17-6.21"
          }
        },
        "sum": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "generated\\full_adder\\half_adder\\half_adder.v:5.17-5.20"
          }
        }
      }
    }
  }
}
