Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 08:36:19 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (80)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/TILEDRIVE/FSM_sequential_currState_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.706        0.000                      0                  330        0.114        0.000                      0                  330        4.020        0.000                       0                   267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.706        0.000                      0                  330        0.114        0.000                      0                  330        4.020        0.000                       0                   267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 2.228ns (24.315%)  route 6.935ns (75.685%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=32, routed)          1.229     6.843    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.152     6.995 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_46/O
                         net (fo=1, routed)           0.813     7.808    MINESWEEP/RANDOM/bomb1Col0[3]_i_46_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.326     8.134 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_37/O
                         net (fo=2, routed)           0.515     8.649    MINESWEEP/RANDOM/bomb1Col0[3]_i_37_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_27/O
                         net (fo=8, routed)           0.843     9.616    MINESWEEP/RANDOM/bomb1Col0[3]_i_27_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I1_O)        0.116     9.732 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=1, routed)           0.718    10.451    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.328    10.779 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=12, routed)          0.650    11.429    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I1_O)        0.150    11.579 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_31/O
                         net (fo=2, routed)           0.876    12.455    MINESWEEP/RANDOM/bomb1Col0[3]_i_31_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I1_O)        0.328    12.783 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_15/O
                         net (fo=1, routed)           0.635    13.418    MINESWEEP/RANDOM/bomb1Col0[3]_i_15_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I4_O)        0.124    13.542 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.654    14.196    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I3_O)        0.124    14.320 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_1/O
                         net (fo=1, routed)           0.000    14.320    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.031    15.026    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.154ns  (logic 2.228ns (24.340%)  route 6.926ns (75.660%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=32, routed)          1.229     6.843    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.152     6.995 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_46/O
                         net (fo=1, routed)           0.813     7.808    MINESWEEP/RANDOM/bomb1Col0[3]_i_46_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.326     8.134 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_37/O
                         net (fo=2, routed)           0.515     8.649    MINESWEEP/RANDOM/bomb1Col0[3]_i_37_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_27/O
                         net (fo=8, routed)           0.843     9.616    MINESWEEP/RANDOM/bomb1Col0[3]_i_27_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I1_O)        0.116     9.732 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=1, routed)           0.718    10.451    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.328    10.779 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=12, routed)          0.650    11.429    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I1_O)        0.150    11.579 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_31/O
                         net (fo=2, routed)           0.876    12.455    MINESWEEP/RANDOM/bomb1Col0[3]_i_31_n_0
    SLICE_X2Y51          LUT6 (Prop_lut6_I1_O)        0.328    12.783 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_15/O
                         net (fo=1, routed)           0.635    13.418    MINESWEEP/RANDOM/bomb1Col0[3]_i_15_n_0
    SLICE_X3Y51          LUT5 (Prop_lut5_I4_O)        0.124    13.542 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.645    14.187    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.311 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_1/O
                         net (fo=1, routed)           0.000    14.311    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X3Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.029    15.024    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 2.584ns (27.867%)  route 6.689ns (72.133%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.625     5.146    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/Q
                         net (fo=23, routed)          0.886     6.488    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[0]
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.150     6.638 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56/O
                         net (fo=1, routed)           0.998     7.636    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.326     7.962 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_53/O
                         net (fo=3, routed)           0.614     8.576    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_53_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.150     8.726 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.499     9.225    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.328     9.553 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32/O
                         net (fo=8, routed)           0.620    10.173    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.118    10.291 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29/O
                         net (fo=2, routed)           0.603    10.893    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I4_O)        0.326    11.219 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=6, routed)           0.628    11.848    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.972 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_36/O
                         net (fo=1, routed)           0.573    12.545    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_36_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.150    12.695 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.645    13.340    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.332    13.672 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.622    14.294    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I3_O)        0.124    14.418 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_1/O
                         net (fo=1, routed)           0.000    14.418    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X6Y57          FDCE (Setup_fdce_C_D)        0.077    15.147    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.418    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.109ns  (logic 1.998ns (21.934%)  route 7.111ns (78.066%))
  Logic Levels:           9  (LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.636     5.157    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/RANDOM/bomb1_reg[0]/Q
                         net (fo=32, routed)          1.229     6.843    MINESWEEP/RANDOM/bomb1Temp__0[0]
    SLICE_X0Y50          LUT4 (Prop_lut4_I2_O)        0.152     6.995 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_46/O
                         net (fo=1, routed)           0.813     7.808    MINESWEEP/RANDOM/bomb1Col0[3]_i_46_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I2_O)        0.326     8.134 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_37/O
                         net (fo=2, routed)           0.515     8.649    MINESWEEP/RANDOM/bomb1Col0[3]_i_37_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I0_O)        0.124     8.773 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_27/O
                         net (fo=8, routed)           0.843     9.616    MINESWEEP/RANDOM/bomb1Col0[3]_i_27_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I1_O)        0.116     9.732 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=1, routed)           0.718    10.451    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X2Y50          LUT5 (Prop_lut5_I4_O)        0.328    10.779 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_6/O
                         net (fo=12, routed)          0.665    11.443    MINESWEEP/RANDOM/bomb1Col0[2]_i_6_n_0
    SLICE_X1Y51          LUT6 (Prop_lut6_I1_O)        0.124    11.567 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_10/O
                         net (fo=2, routed)           0.854    12.421    MINESWEEP/RANDOM/bomb1Col0[3]_i_10_n_0
    SLICE_X1Y51          LUT4 (Prop_lut4_I3_O)        0.124    12.545 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_13/O
                         net (fo=2, routed)           0.809    13.355    MINESWEEP/RANDOM/bomb1Col0[3]_i_13_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I2_O)        0.124    13.479 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_5/O
                         net (fo=4, routed)           0.664    14.142    MINESWEEP/RANDOM/bomb1Col0[3]_i_5_n_0
    SLICE_X3Y52          LUT6 (Prop_lut6_I4_O)        0.124    14.266 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_1/O
                         net (fo=1, routed)           0.000    14.266    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.510    14.851    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                         clock pessimism              0.180    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X3Y52          FDCE (Setup_fdce_C_D)        0.031    15.026    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 2.584ns (28.204%)  route 6.578ns (71.796%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.625     5.146    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg[0]/Q
                         net (fo=23, routed)          0.886     6.488    MINESWEEP/COLLISIONCHAIN/bomb3Col1_reg_n_0_[0]
    SLICE_X3Y57          LUT4 (Prop_lut4_I1_O)        0.150     6.638 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56/O
                         net (fo=1, routed)           0.998     7.636    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_56_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.326     7.962 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_53/O
                         net (fo=3, routed)           0.614     8.576    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_53_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I1_O)        0.150     8.726 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.499     9.225    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.328     9.553 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32/O
                         net (fo=8, routed)           0.620    10.173    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32_n_0
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.118    10.291 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29/O
                         net (fo=2, routed)           0.603    10.893    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I4_O)        0.326    11.219 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=6, routed)           0.628    11.848    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.124    11.972 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_36/O
                         net (fo=1, routed)           0.573    12.545    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_36_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I0_O)        0.150    12.695 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.645    13.340    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.332    13.672 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.512    14.184    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.124    14.308 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.308    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X7Y57          FDCE (Setup_fdce_C_D)        0.029    15.099    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 2.384ns (26.032%)  route 6.774ns (73.968%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.114     6.717    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.146     6.863 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26/O
                         net (fo=1, routed)           0.709     7.573    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.328     7.901 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22/O
                         net (fo=7, routed)           0.612     8.513    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.637 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=1, routed)           0.587     9.224    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I3_O)        0.124     9.348 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.832    10.180    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.150    10.330 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.634    10.964    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.332    11.296 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3/O
                         net (fo=3, routed)           0.588    11.884    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.008 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.756    12.764    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.914 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.614    13.528    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.326    13.854 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.328    14.182    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I4_O)        0.124    14.306 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.306    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X7Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y54          FDCE (Setup_fdce_C_D)        0.032    15.103    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.306    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.153ns  (logic 2.384ns (26.046%)  route 6.769ns (73.954%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.114     6.717    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.146     6.863 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26/O
                         net (fo=1, routed)           0.709     7.573    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.328     7.901 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22/O
                         net (fo=7, routed)           0.612     8.513    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.637 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=1, routed)           0.587     9.224    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I3_O)        0.124     9.348 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.832    10.180    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.150    10.330 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.634    10.964    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.332    11.296 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3/O
                         net (fo=3, routed)           0.588    11.884    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.008 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.756    12.764    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.914 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.614    13.528    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.326    13.854 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.323    14.177    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I3_O)        0.124    14.301 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.301    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X7Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y54          FDCE (Setup_fdce_C_D)        0.031    15.102    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 2.384ns (26.080%)  route 6.757ns (73.920%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.114     6.717    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.146     6.863 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26/O
                         net (fo=1, routed)           0.709     7.573    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.328     7.901 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22/O
                         net (fo=7, routed)           0.612     8.513    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.637 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=1, routed)           0.587     9.224    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I3_O)        0.124     9.348 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.832    10.180    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.150    10.330 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.634    10.964    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.332    11.296 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3/O
                         net (fo=3, routed)           0.588    11.884    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.008 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.756    12.764    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.914 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.614    13.528    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.326    13.854 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.311    14.165    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I3_O)        0.124    14.289 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.289    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y54          FDCE (Setup_fdce_C_D)        0.029    15.100    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 2.576ns (28.267%)  route 6.537ns (71.733%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.456     5.603 f  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/Q
                         net (fo=25, routed)          1.067     6.670    MINESWEEP/COLLISIONCHAIN/bomb1[2]
    SLICE_X2Y59          LUT2 (Prop_lut2_I1_O)        0.146     6.816 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47/O
                         net (fo=2, routed)           0.629     7.445    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_47_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.328     7.773 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19/O
                         net (fo=5, routed)           0.514     8.287    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_19_n_0
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.150     8.437 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9/O
                         net (fo=6, routed)           0.781     9.218    MINESWEEP/COLLISIONCHAIN/bomb3Col2[1]_i_9_n_0
    SLICE_X6Y58          LUT2 (Prop_lut2_I1_O)        0.352     9.570 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15/O
                         net (fo=1, routed)           0.580    10.150    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_15_n_0
    SLICE_X6Y57          LUT6 (Prop_lut6_I2_O)        0.328    10.478 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8/O
                         net (fo=4, routed)           0.511    10.990    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_8_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I0_O)        0.124    11.114 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23/O
                         net (fo=5, routed)           0.616    11.730    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_23_n_0
    SLICE_X7Y56          LUT4 (Prop_lut4_I2_O)        0.118    11.848 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8/O
                         net (fo=5, routed)           0.674    12.522    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_8_n_0
    SLICE_X6Y56          LUT6 (Prop_lut6_I2_O)        0.326    12.848 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7/O
                         net (fo=3, routed)           0.627    13.475    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_7_n_0
    SLICE_X6Y57          LUT4 (Prop_lut4_I2_O)        0.124    13.599 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2/O
                         net (fo=1, routed)           0.537    14.136    MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_2_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124    14.260 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.260    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.506    14.847    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X5Y57          FDCE (Setup_fdce_C_D)        0.029    15.099    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 2.384ns (26.095%)  route 6.752ns (73.905%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.627     5.148    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X3Y52          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/Q
                         net (fo=19, routed)          1.114     6.717    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg_n_0_[3]
    SLICE_X2Y54          LUT2 (Prop_lut2_I0_O)        0.146     6.863 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26/O
                         net (fo=1, routed)           0.709     7.573    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_26_n_0
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.328     7.901 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22/O
                         net (fo=7, routed)           0.612     8.513    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_22_n_0
    SLICE_X1Y53          LUT6 (Prop_lut6_I0_O)        0.124     8.637 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44/O
                         net (fo=1, routed)           0.587     9.224    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_44_n_0
    SLICE_X3Y53          LUT6 (Prop_lut6_I3_O)        0.124     9.348 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28/O
                         net (fo=5, routed)           0.832    10.180    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_28_n_0
    SLICE_X5Y54          LUT3 (Prop_lut3_I0_O)        0.150    10.330 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7/O
                         net (fo=8, routed)           0.634    10.964    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_7_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I4_O)        0.332    11.296 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3/O
                         net (fo=3, routed)           0.588    11.884    MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_3_n_0
    SLICE_X0Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.008 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.756    12.764    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.914 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.614    13.528    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.326    13.854 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.306    14.160    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X6Y54          LUT5 (Prop_lut5_I3_O)        0.124    14.284 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_1/O
                         net (fo=1, routed)           0.000    14.284    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X6Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X6Y54          FDCE (Setup_fdce_C_D)        0.079    15.150    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/PLAYER_EDGE[9].LEVEL_DETECT/held_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.625%)  route 0.277ns (68.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.277     1.854    MINESWEEP/CLEARTILE/PLAYER_EDGE[9].LEVEL_DETECT/playerMoveSync[0]
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[9].LEVEL_DETECT/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.962    MINESWEEP/CLEARTILE/PLAYER_EDGE[9].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[9].LEVEL_DETECT/held_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.022     1.740    MINESWEEP/CLEARTILE/PLAYER_EDGE[9].LEVEL_DETECT/held_reg
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.565     1.448    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[4]/Q
                         net (fo=2, routed)           0.065     1.654    MINESWEEP/CLEARTILE/clearTilesMask[4]
    SLICE_X8Y50          LUT5 (Prop_lut5_I0_O)        0.045     1.699 r  MINESWEEP/CLEARTILE/tiles[4]_i_1/O
                         net (fo=1, routed)           0.000     1.699    MINESWEEP/TILEDRIVE/D[4]
    SLICE_X8Y50          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.962    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y50          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y50          FDPE (Hold_fdpe_C_D)         0.121     1.582    MINESWEEP/TILEDRIVE/tiles_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.220%)  route 0.328ns (63.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.328     1.918    MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/playerMoveSync[0]
    SLICE_X10Y50         LUT2 (Prop_lut2_I0_O)        0.045     1.963 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/pulseOut_i_1__8/O
                         net (fo=1, routed)           0.000     1.963    MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/pulseOut_i_1__8_n_0
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.962    MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X10Y50         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y50         FDCE (Hold_fdce_C_D)         0.121     1.839    MINESWEEP/CLEARTILE/PLAYER_EDGE[6].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 f  MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.087     1.677    MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/held_reg_n_0
    SLICE_X10Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.722 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/pulseOut_i_1__12/O
                         net (fo=1, routed)           0.000     1.722    MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/pulseOut_i_1__12_n_0
    SLICE_X10Y45         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.836     1.963    MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X10Y45         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y45         FDCE (Hold_fdce_C_D)         0.120     1.582    MINESWEEP/CLEARTILE/PLAYER_EDGE[2].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/held_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/pulseOut_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.593     1.476    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X7Y46          FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/held_reg/Q
                         net (fo=1, routed)           0.087     1.704    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/held_reg_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.749 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/pulseOut_i_1__13/O
                         net (fo=1, routed)           0.000     1.749    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/pulseOut_i_1__13_n_0
    SLICE_X6Y46          FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/pulseOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X6Y46          FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/pulseOut_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y46          FDCE (Hold_fdce_C_D)         0.120     1.609    MINESWEEP/CLEARTILE/PLAYER_EDGE[1].LEVEL_DETECT/pulseOut_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/TILEDRIVE/tiles_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.116%)  route 0.325ns (60.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.565     1.448    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X12Y51         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[7]/Q
                         net (fo=2, routed)           0.325     1.938    MINESWEEP/CLEARTILE/clearTilesMask[7]
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.983 r  MINESWEEP/CLEARTILE/tiles[7]_i_1/O
                         net (fo=1, routed)           0.000     1.983    MINESWEEP/TILEDRIVE/D[7]
    SLICE_X10Y49         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.837     1.964    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y49         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y49         FDPE (Hold_fdpe_C_D)         0.121     1.841    MINESWEEP/TILEDRIVE/tiles_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT/pulseOut_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.627%)  route 0.311ns (57.373%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.450    MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X11Y49         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT/pulseOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[15].LEVEL_DETECT/pulseOut_reg/Q
                         net (fo=4, routed)           0.197     1.788    MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT/p_4_in
    SLICE_X11Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.833 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT/HIT_SCAN.clearTemp[14]_i_2/O
                         net (fo=1, routed)           0.114     1.947    MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT/HIT_SCAN.clearTemp[14]_i_2_n_0
    SLICE_X10Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.992 r  MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT/HIT_SCAN.clearTemp[14]_i_1/O
                         net (fo=1, routed)           0.000     1.992    MINESWEEP/CLEARTILE/PLAYER_EDGE[14].LEVEL_DETECT_n_1
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.962    MINESWEEP/CLEARTILE/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[14]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X10Y52         FDCE (Hold_fdce_C_D)         0.121     1.839    MINESWEEP/CLEARTILE/HIT_SCAN.clearTemp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.226ns (41.225%)  route 0.322ns (58.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.596     1.479    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X3Y48          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.128     1.607 r  MINESWEEP/RANDOM/bomb1_reg[4]/Q
                         net (fo=6, routed)           0.322     1.929    MINESWEEP/RANDOM/bomb1_reg[4]_0[0]
    SLICE_X6Y51          LUT6 (Prop_lut6_I1_O)        0.098     2.027 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_1/O
                         net (fo=1, routed)           0.000     2.027    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X6Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y51          FDCE (Hold_fdce_C_D)         0.121     1.867    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/CLEARTILE/PLAYER_EDGE[10].LEVEL_DETECT/held_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.139%)  route 0.346ns (67.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y45         FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.346     1.959    MINESWEEP/CLEARTILE/PLAYER_EDGE[10].LEVEL_DETECT/playerMoveSync[0]
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[10].LEVEL_DETECT/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.834     1.962    MINESWEEP/CLEARTILE/PLAYER_EDGE[10].LEVEL_DETECT/clk_IBUF_BUFG
    SLICE_X13Y50         FDCE                                         r  MINESWEEP/CLEARTILE/PLAYER_EDGE[10].LEVEL_DETECT/held_reg/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDCE (Hold_fdce_C_D)         0.075     1.793    MINESWEEP/CLEARTILE/PLAYER_EDGE[10].LEVEL_DETECT/held_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/RANDOM/bomb3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.185ns (32.276%)  route 0.388ns (67.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.592     1.475    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/RANDOM/bomb3_reg[0]/Q
                         net (fo=25, routed)          0.388     2.004    MINESWEEP/RANDOM/bomb3_reg[4]_0[0]
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.044     2.048 r  MINESWEEP/RANDOM/bomb3[2]_i_1/O
                         net (fo=1, routed)           0.000     2.048    MINESWEEP/RANDOM/plusOp__0[2]
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.865     1.992    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[2]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.133     1.881    MINESWEEP/RANDOM/bomb3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y44    MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y44    MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y44    MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y45    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y46    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y45   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[14]_MINESWEEP_MOVE_SYNC_c_13/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X14Y45   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y45    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y45    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y45    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y45    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y44   MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y46   MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.039ns (49.966%)  route 4.045ns (50.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y51         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.045     9.642    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.163 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.163    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.872ns  (logic 3.963ns (50.348%)  route 3.909ns (49.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.557     5.078    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X11Y53         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.909     9.443    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.950 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.950    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.791ns  (logic 4.024ns (51.651%)  route 3.767ns (48.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y50          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.767     9.364    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.870 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.870    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.022ns (51.743%)  route 3.751ns (48.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y51         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.751     9.348    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.852 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.852    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 4.023ns (52.756%)  route 3.603ns (47.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y51         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.603     9.199    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.704 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.704    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 3.974ns (52.340%)  route 3.619ns (47.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y51         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.619     9.154    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.672 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.672    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 4.032ns (53.855%)  route 3.455ns (46.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X8Y50          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDPE (Prop_fdpe_C_Q)         0.518     5.597 r  MINESWEEP/TILEDRIVE/tiles_reg[5]/Q
                         net (fo=1, routed)           3.455     9.052    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.567 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.567    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.019ns (53.807%)  route 3.450ns (46.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.570     5.091    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X10Y49         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.518     5.609 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.450     9.059    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.560 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.560    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 3.960ns (52.978%)  route 3.515ns (47.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y51         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           3.515     9.049    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.553 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.553    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.981ns (54.413%)  route 3.336ns (45.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.558     5.079    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X13Y51         FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.336     8.870    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.396 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.396    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.049%)  route 0.165ns (46.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.165     1.755    MINESWEEP/MOVEDETECT/playerMoveSync[8]
    SLICE_X15Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.800    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X15Y46         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.209ns (50.085%)  route 0.208ns (49.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.450    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=57, routed)          0.208     1.822    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X12Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.867 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.867    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]_i_1_n_0
    SLICE_X12Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.246ns (58.151%)  route 0.177ns (41.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.148     1.598 r  MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.177     1.775    MINESWEEP/MOVEDETECT/playerMoveSync[15]
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.098     1.873 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.873    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X15Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.771%)  route 0.239ns (56.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.239     1.829    MINESWEEP/MOVEDETECT/playerMoveSync[4]
    SLICE_X13Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.874    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X13Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.209ns (46.742%)  route 0.238ns (53.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.238     1.852    MINESWEEP/MOVEDETECT/playerMoveSync[12]
    SLICE_X14Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.897 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.897    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]_i_1_n_0
    SLICE_X14Y50         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.227ns (45.964%)  route 0.267ns (54.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X15Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.267     1.844    MINESWEEP/MOVEDETECT/playerMoveSync[9]
    SLICE_X15Y45         LUT2 (Prop_lut2_I1_O)        0.099     1.943 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.943    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]_i_1_n_0
    SLICE_X15Y45         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.209ns (37.049%)  route 0.355ns (62.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.450    MINESWEEP/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.355     1.969    MINESWEEP/MOVEDETECT/playerMoveSync[14]
    SLICE_X14Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.014 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.014    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X14Y49         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.226ns (39.880%)  route 0.341ns (60.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.341     1.918    MINESWEEP/MOVEDETECT/playerMoveSync[7]
    SLICE_X15Y48         LUT2 (Prop_lut2_I1_O)        0.098     2.016 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.016    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X15Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.084%)  route 0.412ns (68.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.566     1.449    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[15]/Q
                         net (fo=6, routed)           0.412     2.002    MINESWEEP/MOVEDETECT/playerMoveSync[6]
    SLICE_X14Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.047 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.047    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X14Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.209ns (34.028%)  route 0.405ns (65.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.567     1.450    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X12Y47         FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=57, routed)          0.405     2.019    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.064    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X13Y48         LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 2.404ns (30.134%)  route 5.574ns (69.866%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.958     7.978    MINESWEEP/finalBombLocations0
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.442     4.783    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[11]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 2.404ns (30.134%)  route 5.574ns (69.866%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.958     7.978    MINESWEEP/finalBombLocations0
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.442     4.783    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[12]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 2.404ns (30.134%)  route 5.574ns (69.866%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.958     7.978    MINESWEEP/finalBombLocations0
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.442     4.783    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MINESWEEP/finalBombLocations_reg[3]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[0]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[10]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[13]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[15]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X8Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[1]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            MINESWEEP/finalBombLocations_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.404ns (30.728%)  route 5.420ns (69.272%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=3, routed)           3.395     4.851    MINESWEEP/MOVEDETECT/sw_IBUF[15]
    SLICE_X12Y46         LUT2 (Prop_lut2_I1_O)        0.124     4.975 r  MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.975    MINESWEEP/MOVEDETECT/nextState2_carry__0_i_1_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     5.467 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=4, routed)           1.221     6.688    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X10Y46         LUT6 (Prop_lut6_I3_O)        0.332     7.020 r  MINESWEEP/MOVEDETECT/finalBombLocations[15]_i_1/O
                         net (fo=16, routed)          0.804     7.824    MINESWEEP/finalBombLocations0
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         1.441     4.782    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MINESWEEP/finalBombLocations_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X7Y44          FDCE                                         f  MINESWEEP/FIRST_MOVE.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X7Y44          FDCE                                         f  MINESWEEP/FIRST_MOVE.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  MINESWEEP/FIRST_MOVE.count_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X7Y44          FDCE                                         f  MINESWEEP/FIRST_MOVE.first_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X6Y44          FDCE                                         f  MINESWEEP/MOVE_SYNC_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC_c/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_0/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X6Y44          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_0/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X6Y44          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_1/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC_c_2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X6Y44          FDCE                                         f  MINESWEEP/MOVE_SYNC_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC_c_2/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/firstMoveDet_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.222ns (23.309%)  route 0.730ns (76.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=234, routed)         0.730     0.952    MINESWEEP/btnU_IBUF
    SLICE_X7Y44          FDCE                                         f  MINESWEEP/firstMoveDet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  MINESWEEP/firstMoveDet_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.229ns (24.014%)  route 0.726ns (75.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           0.726     0.955    MINESWEEP/sw_IBUF[1]
    SLICE_X6Y45          SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y45          SRL16E                                       r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.217ns (21.361%)  route 0.798ns (78.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=3, routed)           0.798     1.014    MINESWEEP/sw_IBUF[3]
    SLICE_X6Y45          SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=266, routed)         0.864     1.991    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y45          SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[13]_srl14_MINESWEEP_MOVE_SYNC_c_12/CLK





