module wideexpr_00606(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = $signed(((ctrl[4]?((u2)+((1'sb1)>>($signed(s3))))<<<(((ctrl[3]?((3'sb011)>>>(s2))^((5'sb00101)|(4'sb0011)):-(6'sb010010)))<=($signed(+((ctrl[5]?4'sb1000:s2))))):{4{((ctrl[7]?s5:-((u0)!=(1'b1))))|((((ctrl[2]?5'sb00010:5'sb00010))>>((u6)&(4'b0010)))<<<(((ctrl[5]?1'sb1:s4))+(s3)))}}))>(|($signed(5'sb00100))));
  assign y1 = (3'b011)>>>(6'b001100);
  assign y2 = (({2{u6}})>>>(-($unsigned((ctrl[1]?((s2)>>>(6'b011100))<<<({4{3'sb100}}):s0)))))|(+(1'sb0));
  assign y3 = $signed($signed(((ctrl[4]?$signed($signed(3'sb001)):(ctrl[3]?+((ctrl[2]?s3:$signed(4'sb0011))):(ctrl[7]?((s6)>>>({u4,s2,s0}))&(+((ctrl[2]?s1:2'sb01))):(+(s0))|($signed((s5)>>(6'sb111100)))))))^((ctrl[6]?(-(s0))-(+((($signed(6'sb111010))&((1'sb1)^(3'sb111)))-((ctrl[1]?s2:(ctrl[4]?3'sb101:4'sb0010))))):(-(({1{u7}})<<<($signed((1'b0)>>(4'b1001)))))+((4'sb0100)+(6'sb101100))))));
  assign y4 = (((ctrl[3]?(ctrl[3]?(u1)+(6'sb010001):(s7)==(s7)):(-(6'sb101010))<=(s2)))<<<(+($signed(&(s0)))))==(!(-(s5)));
  assign y5 = 4'b1110;
  assign y6 = (1'sb1)<<<(({3{$signed({1{{4{{1{(s3)>($signed(3'sb101))}}}}}})}})^((s5)>(s2)));
  assign y7 = s1;
endmodule
