 -osyn  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/synwork/top_comp.srs  -top  top  -hdllog  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/synlog/top_compiler.srr  -encrypt  -mp  4  -prodtype  protocompiler_s  -licensetype  ProtoCompiler100  -distcompmode 1 -verification_mode 0  -verilog  -prodtype  protocompiler_s  -diagmode  -haps_target HAPS-100 -dspmac -pqdpadd -use_vivado -primux -fixsmult -sdff_counter -infer_seqShift -verification_mode 0 -nram -divnmod -continue_on_error -loadunimacro -incremental_debug 0 -debug_visibility 0 -verdi_integration 0   -I /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board  -I /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/  -I /home/u108/u108061217/RISC-V-pipeline-CPU  -I /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib   -v2001  -devicelib  /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v  -devicelib  /usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v  -sm  -encrypt  -slp  -pro  -dmgen  /home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/rtl_diagnostics/root.rtl0/dm  -auto_infer_blackbox 0 -proto -ui -fid2 -ram -sharing off -ll 2000  -latch_effort normal  -ttfpmode  -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/ALUControl.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/Adder.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/Control.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/DM.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/EX_MEM.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/Forwarding.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/Hazard.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/ID_EX.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/MEM_WB.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX3_1.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/Registers.v -lib work /home/u108/u108061217/RISC-V-pipeline-CPU/src/comparator.v  -jobname  "compiler" 