msgid ""
msgstr ""
"Project-Id-Version: SpinalHDLReport-Msgid-Bugs-To:POT-Creation-Date:2023-12-"
"01 11:48+0800PO-Revision-Date:YEAR-MO-DA HO:MI+ZONELast-Translator:FULL NAME "
"<EMAIL@ADDRESS>Language:zh_CNLanguage-Team:zh_CN <LL@li.org>Plural-"
"Forms:nplurals=1; plural=0;MIME-Version:1.0Content-Type:text/plain; "
"charset=UTF-8\n"
"PO-Revision-Date: 2024-01-02 16:08+0000\n"
"Last-Translator: Readon <xydarcher@qq.com>\n"
"Language-Team: Chinese (Simplified) <https://hosted.weblate.org/projects/"
"spinaldoc-rtd/spinalhdllibrariesvexriscv/zh_Hans/>\n"
"Language: zh_CN\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bitGenerated-By:Babel 2.13.1\n"
"Plural-Forms: nplurals=1; plural=0;\n"
"X-Generator: Weblate 5.4-dev\n"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:3
msgid "VexRiscv (RV32IM CPU)"
msgstr "VexRiscv（RV32IM CPU）"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:5
msgid ""
"VexRiscv is an fpga friendly RISC-V ISA CPU implementation with following "
"features :"
msgstr "VexRiscv 是一款 fpga 友好的 RISC-V 指令集架构（ISA）的 CPU "
"实现，具有以下功能："

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:8
msgid "RV32IM instruction set"
msgstr "RV32IM指令集"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:9
msgid "Pipelined on 5 stages (Fetch, Decode, Execute, Memory, WriteBack)"
msgstr "分 5 级流水线处理（取指令、解码、执行、内存操作、回写）"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:10
msgid "1.44 DMIPS/Mhz when all features are enabled"
msgstr "启用所有功能时其性能为 1.44 DMIPS/Mhz"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:11
msgid "Optimized for FPGA"
msgstr "针对 FPGA 进行了优化"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:12
msgid "Optional MUL/DIV extension"
msgstr "可选的 MUL/DIV 扩展"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:13
msgid "Optional instruction and data caches"
msgstr "指令和数据缓存可选"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:14
msgid "Optional MMU"
msgstr "MMU 可选"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:15
msgid ""
"Optional debug extension allowing eclipse debugging via an GDB >> openOCD >>"
" JTAG connection"
msgstr "具有可选的调试扩展，它允许通过 GDB >> openOCD >> JTAG 连接并进行 Eclipse 调试"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:16
msgid ""
"Optional interrupts and exception handling with the Machine and the User "
"mode from the riscv-privileged-v1.9.1 spec."
msgstr "支持可选中断和异常处理，用于处理机器和用户模式下的中断、异常。（riscv-"
"privileged-v1.9.1 规范规定）。"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:17
msgid ""
"Two implementation of shift instructions, Single cycle / shiftNumber cycles"
msgstr "移位指令的两种实现方式，单周期/shiftNumber 周期"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:18
msgid "Each stage could have bypass or interlock hazard logic"
msgstr "每个流水线级中都可以有旁路或互锁冒险逻辑"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:19
msgid "FreeRTOS port https://github.com/Dolu1990/FreeRTOS-RISCV"
msgstr "FreeRTOS 移植版本在这里 https://github.com/Dolu1990/FreeRTOS-RISCV"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:21
msgid ""
"Much more information there : `https://github.com/SpinalHDL/VexRiscv "
"<https://github.com/SpinalHDL/VexRiscv>`_"
msgstr ""
"更多信息在这里：`https://github.com/SpinalHDL/VexRiscv <https://github.com/"
"SpinalHDL/VexRiscv>`_"
