
---------- Begin Simulation Statistics ----------
final_tick                               63243579428000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843904                       # Number of bytes of host memory used
host_op_rate                                   124324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9031.08                       # Real time elapsed on the host
host_tick_rate                             7002880842                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1122776445                       # Number of ops (including micro ops) simulated
sim_seconds                                 63.243579                       # Number of seconds simulated
sim_ticks                                63243579428000                       # Number of ticks simulated
system.cpu.Branches                          41943650                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1122776445                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     126487158856                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               126487158856                       # Number of busy cycles
system.cpu.num_cc_register_reads            101393715                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           106406779                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     35479863                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                     5255407                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             479052769                       # Number of integer alu accesses
system.cpu.num_int_insts                    479052769                       # number of integer instructions
system.cpu.num_int_register_reads          2874449856                       # number of times the integer registers were read
system.cpu.num_int_register_writes          795876024                       # number of times the integer registers were written
system.cpu.num_load_insts                   150504998                       # Number of load instructions
system.cpu.num_mem_refs                     296749530                       # number of memory refs
system.cpu.num_store_insts                  146244532                       # Number of store instructions
system.cpu.num_vec_alu_accesses             881570763                       # Number of vector alu accesses
system.cpu.num_vec_insts                    881570763                       # number of vector instructions
system.cpu.num_vec_register_reads          1607152336                       # number of times the vector registers were read
system.cpu.num_vec_register_writes          792023312                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    33      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 206861739     18.42%     18.42% # Class of executed instruction
system.cpu.op_class::IntMult                   120216      0.01%     18.43% # Class of executed instruction
system.cpu.op_class::IntDiv                         7      0.00%     18.43% # Class of executed instruction
system.cpu.op_class::FloatAdd               249573406     22.23%     40.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                 5013352      0.45%     41.11% # Class of executed instruction
system.cpu.op_class::FloatCvt                 5073338      0.45%     41.56% # Class of executed instruction
system.cpu.op_class::FloatMult               79306428      7.06%     48.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc           255524418     22.76%     71.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                11343159      1.01%     72.39% # Class of executed instruction
system.cpu.op_class::FloatMisc               13315392      1.19%     73.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      2      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                       86      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                      143      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                      132      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                      95      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     73.57% # Class of executed instruction
system.cpu.op_class::MemRead                150504998     13.40%     86.98% # Class of executed instruction
system.cpu.op_class::MemWrite               146244532     13.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1122881476                       # Class of executed instruction
system.cpu.valuePred.lookups                172628498                       # Number of VP lookups
system.cpu.valuePred.numCorrectPredicted     24534028                       # Number of value predictions
system.cpu.valuePred.numIncorrectPredicted      4403490                       # Number of incorrect value predictions
system.cpu.valuePred.numLoadCorrectPredicted      9194679                       # Number of Correct Load value predictions
system.cpu.valuePred.numLoadPredicted         9335226                       # Number of Load value predictions
system.cpu.valuePred.numPredicted            28937518                       # Number of value predictions
system.cpu.valuePred.valuePredAccuracy       0.847828                       # VP Accuracy
system.cpu.valuePred.valuePredCoverage       0.142120                       # VP Coverage
system.cpu.workload.numSyscalls                   338                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1164932867                       # Transaction distribution
system.membus.trans_dist::ReadResp         1164932902                       # Transaction distribution
system.membus.trans_dist::WriteReq          146139812                       # Transaction distribution
system.membus.trans_dist::WriteResp         146139812                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                50                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               50                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            36                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             36                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            36                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000210065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    621935536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2622145601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000420128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   2740328813                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6740748941                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1311072801                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1311072801    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1311072801                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1457212670000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2269708233500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy       523230467500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 63243579428000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000420128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1582694096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5583114224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000420128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000420128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data   1157634717                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1157634717                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000105032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       164827920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1164932952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      146139848                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          146139848                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63254170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25025372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              88279542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63254170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63254170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         18304383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             18304383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63254170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         43329755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            106583925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000105033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 227048745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      11.549906368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      4614767                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      4614767                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2463376679                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           69295752                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1164932953                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  146139848                       # Number of write requests accepted
system.mem_ctrls.readBursts                1164932953                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                146139848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ               11620827                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              72298196                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0         967615425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7830669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7832462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7838826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7832700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          26816356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7831885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          14979901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7831895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7832209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7826623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         49845641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7847437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7854911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7829956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7865230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           4235008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           4357243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           4363159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           4365847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           4364704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           8652374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           4342397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           4361512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           4309677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           4331659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          4361017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          4365984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          4372628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          4368355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          4350988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          4339073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4102285392250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5766560630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            25726887754750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      3556.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22306.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1054449021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                57781560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0               2626917                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    18                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1007790171                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3             115365867                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              39149980                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  192                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   18                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2              2870749                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3            143268882                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    7                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1140602696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12709430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                4610487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                4614768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                4615159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                4614768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                4614768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                4614768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                4615560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                4614768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                4614874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                4618012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                4614849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                4614771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                4614812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                4614767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                4614767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                4614767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    114923168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    683.394309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   482.973846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.908514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     14659110     12.76%     12.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     14111801     12.28%     25.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7071644      6.15%     31.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      6047906      5.26%     36.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4861515      4.23%     40.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2467826      2.15%     42.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2155163      1.88%     44.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2816965      2.45%     47.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     60731238     52.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    114923168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      4614767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     249.917714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    183.467929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  53843.900476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4.1943e+06      4614764    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+07-2.51658e+07            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.09052e+08-1.13246e+08            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       4614767                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      4614767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.050723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          4612286     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2090      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              391      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       4614767                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            73811976064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               743732928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              4725864000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5583114228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1157634717                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1167.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        74.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     88.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  63243579351000                       # Total gap between requests
system.mem_ctrls.avgGap                      48238.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000420132                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1489730387                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data    579253748                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 63254170.117842562497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23555440.733647782356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 9159091.772461339831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000105033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    164827920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    146139848                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 22027589516250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 3699298238500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1525942186235750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     22025.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22443.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  10441657.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         116364664080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          61849281945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        747800060280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       181652768820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4992394346160.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     13300797569460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     13084862863200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       32485721553945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.660388                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 33839480733250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2111841940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 27292256754750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         704186769720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         374284140615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7486848519360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       203800513680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4992394346160.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     28212199938270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     527892447360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       42501606675165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        672.030379                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 771681023750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2111841940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 60360056464250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 63243579428000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 63243579428000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 63243579428000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 63243579428000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 63243579428000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 63243579428000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
