
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032722                       # Number of seconds simulated
sim_ticks                                 32722064226                       # Number of ticks simulated
final_tick                               604224987345                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58170                       # Simulator instruction rate (inst/s)
host_op_rate                                    75831                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 835844                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891224                       # Number of bytes of host memory used
host_seconds                                 39148.54                       # Real time elapsed on the host
sim_insts                                  2277288033                       # Number of instructions simulated
sim_ops                                    2968678904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2070016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1097216                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3170944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       875520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            875520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16172                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8572                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24773                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6840                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6840                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63260557                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33531381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                96905378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58676                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54764                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113440                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          26756258                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               26756258                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          26756258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58676                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63260557                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33531381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              123661636                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78470179                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28427672                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24855658                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801223                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14215535                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13682566                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043350                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56888                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33521579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158159173                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28427672                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15725916                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845963                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3932648                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523038                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       712469                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77057640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.362736                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44488747     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615019      2.10%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2964366      3.85%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763925      3.59%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4561788      5.92%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4741648      6.15%     79.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126394      1.46%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848470      1.10%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13947283     18.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77057640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362274                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.015532                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34580905                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3801616                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31520121                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125692                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029296                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3094410                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176955281                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029296                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36036083                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1357576                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       428185                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30179331                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2027160                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172299382                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           39                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691064                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       824109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228722806                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784272187                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784272187                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79826634                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20284                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5406645                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26512617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97505                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1987792                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163097781                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137671411                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181712                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48907156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134340237                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77057640                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786603                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839825                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26678681     34.62%     34.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14375297     18.66%     53.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12569303     16.31%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7667670      9.95%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8017742     10.40%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730403      6.14%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080565      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555707      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382272      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77057640                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540694     66.21%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175569     21.50%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100319     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107986413     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085396      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23697989     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4891692      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137671411                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754442                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816582                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353398756                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212025220                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133181533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138487993                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340089                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7582546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          422                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408769                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029296                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         751868                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        60412                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163117646                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26512617                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762124                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          422                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958081                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1062114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020195                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135101406                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22776923                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570005                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27550303                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20419099                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.721691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133330314                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133181533                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832683                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199717895                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697225                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409741                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49506703                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805977                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70028344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622366                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318853                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32219195     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844416     21.20%     67.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303821     11.86%     79.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815410      4.02%     83.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696025      3.85%     86.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125068      1.61%     88.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007471      4.29%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876473      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4140465      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70028344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4140465                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229006167                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333271642                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31212                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1412539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.784702                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.784702                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.274369                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.274369                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624942234                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174560535                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182394383                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78470179                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28837834                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23510549                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1926073                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12156239                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11260616                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3111983                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85243                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28853193                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             158394505                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28837834                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14372599                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35177193                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10235529                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5031593                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14244610                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       935998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77347781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537768                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292931                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42170588     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2328630      3.01%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4334111      5.60%     63.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4339651      5.61%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2684258      3.47%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2151381      2.78%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1338141      1.73%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1256016      1.62%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16745005     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77347781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367501                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018531                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30082670                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4978825                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33793445                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       207394                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8285446                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4878965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          312                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190049344                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1575                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8285446                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32263992                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         911266                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1082700                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31777379                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3026994                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     183267797                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1258957                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       925845                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    257416057                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    854933050                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    854933050                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159092968                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        98323075                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32631                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15664                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8427020                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16951638                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8646512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       107628                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3009630                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172761255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31328                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137597563                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       271147                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58454449                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178782173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     77347781                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778946                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896840                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26544489     34.32%     34.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16787735     21.70%     56.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11128206     14.39%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7262433      9.39%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7662003      9.91%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3684368      4.76%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2933603      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       664905      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       680039      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77347781                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         857337     72.56%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162473     13.75%     86.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161797     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115093219     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1847964      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15664      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13316633      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7324083      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137597563                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.753501                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1181607                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    353995661                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    231247333                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134445601                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138779170                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       428452                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6580346                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1759                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2076387                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8285446                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         470141                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82451                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172792590                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       343094                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16951638                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8646512                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15664                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         64788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          301                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1206317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1067121                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2273438                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135773940                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12702343                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1823623                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19854277                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19249058                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7151934                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730262                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134488374                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134445601                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85678582                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        245890188                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713334                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348442                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92655994                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114086840                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58706135                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1949275                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69062335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651940                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148227                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26237710     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19334226     28.00%     65.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8035228     11.63%     77.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4003464      5.80%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3995713      5.79%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1616929      2.34%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1620804      2.35%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       866643      1.25%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3351618      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69062335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92655994                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114086840                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16941417                       # Number of memory references committed
system.switch_cpus1.commit.loads             10371292                       # Number of loads committed
system.switch_cpus1.commit.membars              15664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16467358                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102783359                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2353104                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3351618                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238503692                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          353876714                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1122398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92655994                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114086840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92655994                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846898                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846898                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.180780                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.180780                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609918347                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186785909                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      174570746                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31328                       # number of misc regfile writes
system.l2.replacements                          24777                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           344628                       # Total number of references to valid blocks.
system.l2.sampled_refs                          32969                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.453092                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            95.923232                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      3.310767                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3700.706816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      3.341547                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2068.879641                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1232.407170                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1087.430827                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011709                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000404                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.451746                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.252549                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.150440                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.132743                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33428                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27466                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   60894                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16383                       # number of Writeback hits
system.l2.Writeback_hits::total                 16383                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27466                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60894                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33428                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27466                       # number of overall hits
system.l2.overall_hits::total                   60894                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16172                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24773                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16172                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24773                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16172                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8572                       # number of overall misses
system.l2.overall_misses::total                 24773                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       779730                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    994714760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       616998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    554164497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1550275985                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       779730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    994714760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       616998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    554164497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1550275985                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       779730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    994714760                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       616998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    554164497                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1550275985                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49600                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        36038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               85667                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16383                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16383                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49600                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85667                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49600                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85667                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.326048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.237860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.289178                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.326048                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.237860                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289178                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.326048                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.237860                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289178                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61508.456592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44071.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64648.214769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62579.259072                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51982                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61508.456592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44071.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64648.214769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62579.259072                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51982                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61508.456592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44071.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64648.214769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62579.259072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6840                       # number of writebacks
system.l2.writebacks::total                      6840                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24773                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24773                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24773                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       694664                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    900975440                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       535955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    504583530                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1406789589                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       694664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    900975440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       535955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    504583530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1406789589                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       694664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    900975440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       535955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    504583530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1406789589                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.326048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.237860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.289178                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.326048                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.237860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.289178                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.326048                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.237860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.289178                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46310.933333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55712.060351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38282.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58864.154223                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56787.211440                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46310.933333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55712.060351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38282.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58864.154223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56787.211440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46310.933333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55712.060351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38282.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58864.154223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56787.211440                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990558                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555133                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875562.976015                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990558                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523019                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523019                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523019                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523019                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523019                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523019                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       974781                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       974781                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       974781                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       974781                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       974781                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       974781                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523038                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51304.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51304.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51304.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51304.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51304.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51304.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       797017                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       797017                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       797017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       797017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       797017                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       797017                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53134.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53134.466667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53134.466667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49600                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246453164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49856                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.299984                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.200633                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.799367                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825002                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174998                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20670393                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20670393                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25003885                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25003885                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25003885                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25003885                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       162910                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162910                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       162910                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        162910                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       162910                       # number of overall misses
system.cpu0.dcache.overall_misses::total       162910                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7653016774                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7653016774                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7653016774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7653016774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7653016774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7653016774                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20833303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20833303                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25166795                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25166795                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25166795                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25166795                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007820                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007820                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006473                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006473                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006473                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46976.961353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46976.961353                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46976.961353                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46976.961353                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46976.961353                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46976.961353                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8576                       # number of writebacks
system.cpu0.dcache.writebacks::total             8576                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       113310                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       113310                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       113310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       113310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       113310                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       113310                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49600                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49600                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49600                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1256654375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1256654375                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1256654375                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1256654375                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1256654375                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1256654375                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25335.773690                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25335.773690                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25335.773690                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25335.773690                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25335.773690                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25335.773690                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995789                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098884278                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373400.168467                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995789                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14244594                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14244594                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14244594                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14244594                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14244594                       # number of overall hits
system.cpu1.icache.overall_hits::total       14244594                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       753617                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       753617                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       753617                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       753617                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       753617                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       753617                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14244610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14244610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14244610                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14244610                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14244610                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14244610                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47101.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47101.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47101.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47101.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47101.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47101.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       648008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       648008                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       648008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       648008                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       648008                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       648008                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46286.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46286.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46286.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36038                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180821385                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36294                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4982.128864                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.426101                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.573899                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907914                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092086                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9694311                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9694311                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6539304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6539304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15664                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15664                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16233615                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16233615                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16233615                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16233615                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        93621                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        93621                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        93621                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         93621                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        93621                       # number of overall misses
system.cpu1.dcache.overall_misses::total        93621                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3570796917                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3570796917                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3570796917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3570796917                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3570796917                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3570796917                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9787932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9787932                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6539304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6539304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16327236                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16327236                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16327236                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16327236                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009565                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009565                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005734                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38140.982440                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38140.982440                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38140.982440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38140.982440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38140.982440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38140.982440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7807                       # number of writebacks
system.cpu1.dcache.writebacks::total             7807                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57583                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57583                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57583                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57583                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57583                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57583                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36038                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36038                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36038                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36038                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36038                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36038                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    747334279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    747334279                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    747334279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    747334279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    747334279                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    747334279                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20737.396054                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20737.396054                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20737.396054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20737.396054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20737.396054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20737.396054                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
