<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="1" showResetDomains="0">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1332" height="939" x="240" y="165" />
 <generation path="" simulation="VERILOG" clear_previous="1" greybox="1" />
 <clocktool showOnlyClockDomainInterfaces="1" />
</preferences>
