RADIX hex
CDEBUG 0
DEBUGVARS {input IN transactor_input 0 output OUT transactor_output 0 coeffs IN transactor_coeffs 0 }
WAVELIST {{DUT input:rsc input_rsc_rdy {scverify_top rtl dut_inst input_rsc_rdy} {}} {DUT input:rsc input_rsc_vld {scverify_top rtl dut_inst input_rsc_vld} {}} {DUT input:rsc input_rsc_dat {scverify_top rtl dut_inst input_rsc_dat} {}} {DUT output:rsc output_rsc_rdy {scverify_top rtl dut_inst output_rsc_rdy} {}} {DUT output:rsc output_rsc_vld {scverify_top rtl dut_inst output_rsc_vld} {}} {DUT output:rsc output_rsc_dat {scverify_top rtl dut_inst output_rsc_dat} {}} {DUT coeffs:rsc coeffs_rsc_dat {scverify_top rtl dut_inst coeffs_rsc_dat} {}} {DUT {} coeffs_triosy_lz {scverify_top rtl dut_inst coeffs_triosy_lz} {}} {OutputCompare output output-TRANS# {scverify_top user_tb output_comp _compare_cnt_sig} blue} {OutputCompare output output-GOLDEN {scverify_top user_tb output_comp _golden_sig} {}} {OutputCompare output output-DUT {scverify_top user_tb output_comp _dut_sig} {}} {OutputCompare output output-ERR# {scverify_top user_tb output_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl dut_inst clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl dut_inst rst} {}} {Active_Processes {} fir_run_inst {scverify_top rtl dut_inst fir_run_inst fir_run_staller_inst run_wen} {}} {Active_Processes idle design_is_idle_reg {scverify_top TLS_design_is_idle_reg} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
STALL_CTRLS_ADDED 1
