<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: ArmISA::ArmStaticInst Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="namespaceArmISA.html">ArmISA</a>::<a class="el" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>
  </div>
</div>
<div class="contents">
<h1>ArmISA::ArmStaticInst Class Reference</h1><!-- doxytag: class="ArmISA::ArmStaticInst" --><!-- doxytag: inherits="StaticInst" -->
<p><code>#include &lt;<a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for ArmISA::ArmStaticInst:</div>
<div class="dynsection">
 <div class="center">
  <img src="classArmISA_1_1ArmStaticInst.gif" usemap="#ArmISA::ArmStaticInst_map" alt=""/>
  <map id="ArmISA::ArmStaticInst_map" name="ArmISA::ArmStaticInst_map">
<area href="classStaticInst.html" alt="StaticInst" shape="rect" coords="0,56,197,80"/>
<area href="classRefCounted.html" alt="RefCounted" shape="rect" coords="0,0,197,24"/>
<area href="classArmISA_1_1BranchEret64.html" alt="ArmISA::BranchEret64" shape="rect" coords="207,168,404,192"/>
<area href="classArmISA_1_1BranchImm64.html" alt="ArmISA::BranchImm64" shape="rect" coords="207,224,404,248"/>
<area href="classArmISA_1_1BranchImmImmReg64.html" alt="ArmISA::BranchImmImmReg64" shape="rect" coords="207,280,404,304"/>
<area href="classArmISA_1_1BranchImmReg64.html" alt="ArmISA::BranchImmReg64" shape="rect" coords="207,336,404,360"/>
<area href="classArmISA_1_1BranchReg64.html" alt="ArmISA::BranchReg64" shape="rect" coords="207,392,404,416"/>
<area href="classArmISA_1_1DataX1Reg2ImmOp.html" alt="ArmISA::DataX1Reg2ImmOp" shape="rect" coords="207,448,404,472"/>
<area href="classArmISA_1_1DataX1RegImmOp.html" alt="ArmISA::DataX1RegImmOp" shape="rect" coords="207,504,404,528"/>
<area href="classArmISA_1_1DataX1RegOp.html" alt="ArmISA::DataX1RegOp" shape="rect" coords="207,560,404,584"/>
<area href="classArmISA_1_1DataX2RegImmOp.html" alt="ArmISA::DataX2RegImmOp" shape="rect" coords="207,616,404,640"/>
<area href="classArmISA_1_1DataX2RegOp.html" alt="ArmISA::DataX2RegOp" shape="rect" coords="207,672,404,696"/>
<area href="classArmISA_1_1DataX3RegOp.html" alt="ArmISA::DataX3RegOp" shape="rect" coords="207,728,404,752"/>
<area href="classArmISA_1_1DataXCondCompImmOp.html" alt="ArmISA::DataXCondCompImmOp" shape="rect" coords="207,784,404,808"/>
<area href="classArmISA_1_1DataXCondCompRegOp.html" alt="ArmISA::DataXCondCompRegOp" shape="rect" coords="207,840,404,864"/>
<area href="classArmISA_1_1DataXCondSelOp.html" alt="ArmISA::DataXCondSelOp" shape="rect" coords="207,896,404,920"/>
<area href="classArmISA_1_1DataXERegOp.html" alt="ArmISA::DataXERegOp" shape="rect" coords="207,952,404,976"/>
<area href="classArmISA_1_1DataXImmOnlyOp.html" alt="ArmISA::DataXImmOnlyOp" shape="rect" coords="207,1008,404,1032"/>
<area href="classArmISA_1_1DataXImmOp.html" alt="ArmISA::DataXImmOp" shape="rect" coords="207,1064,404,1088"/>
<area href="classArmISA_1_1DataXSRegOp.html" alt="ArmISA::DataXSRegOp" shape="rect" coords="207,1120,404,1144"/>
<area href="classArmISA_1_1MicroOpX.html" alt="ArmISA::MicroOpX" shape="rect" coords="207,1176,404,1200"/>
<area href="classArmISA_1_1MightBeMicro64.html" alt="ArmISA::MightBeMicro64" shape="rect" coords="207,1232,404,1256"/>
<area href="classArmISA_1_1PredOp.html" alt="ArmISA::PredOp" shape="rect" coords="207,1288,404,1312"/>
<area href="classArmISA_1_1SysDC64.html" alt="ArmISA::SysDC64" shape="rect" coords="207,1344,404,1368"/>
<area href="classDecoderFaultInst.html" alt="DecoderFaultInst" shape="rect" coords="207,1400,404,1424"/>
<area href="classFailUnimplemented.html" alt="FailUnimplemented" shape="rect" coords="207,1456,404,1480"/>
<area href="classFlushPipeInst.html" alt="FlushPipeInst" shape="rect" coords="207,1512,404,1536"/>
<area href="classRegRegImmImmOp64.html" alt="RegRegImmImmOp64" shape="rect" coords="207,1568,404,1592"/>
<area href="classRegRegRegImmOp64.html" alt="RegRegRegImmOp64" shape="rect" coords="207,1624,404,1648"/>
<area href="classUnknownOp64.html" alt="UnknownOp64" shape="rect" coords="207,1680,404,1704"/>
<area href="classWarnUnimplemented.html" alt="WarnUnimplemented" shape="rect" coords="207,1736,404,1760"/>
</map>
 </div>
</div>

<p><a href="classArmISA_1_1ArmStaticInst-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a6be8bd653539bbcc6a2bff4c0c2ed4a1">annotateFault</a> (<a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a> *fault)</td></tr>
<tr><td colspan="2"><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ab2cae74ae8afd85489888ceec5d12578">shift_rm_imm</a> (uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a240b0474d3d69ebffe35381392452aad">shift_rm_rs</a> (uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a0f17acd90e1c1d90373b2893ba4c61b6">shift_carry_imm</a> (uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#af0ac22bbf37bb0707f0f93b0345f3a6b">shift_carry_rs</a> (uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ac687ea9c42ca321c2a4a4342d92e976e">shiftReg64</a> (uint64_t base, uint64_t shiftAmt, <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> type, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#af3e76305e410c11039a6a6a04777b1f7">extendReg64</a> (uint64_t base, <a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> type, uint64_t shiftAmt, uint8_t <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ad2b88138610e1f49dafb22df2d3c8733">ArmStaticInst</a> (const char *mnem, <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a88deb5cd701b7e9b0972acb12a09d68f">printReg</a> (std::ostream &amp;os, int reg) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Print a register name for disassembly given the unique dependence tag number (FP or int).  <a href="#a88deb5cd701b7e9b0972acb12a09d68f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aec2f0770593b8b5cf31b5078e82c144a">printMnemonic</a> (std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, <a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> cond64=COND_UC) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a0b7c304eaf283d92d105ded0a8332ea9">printTarget</a> (std::ostream &amp;os, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> target, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a6320a381aaa8ba9dbe88b217349dbc80">printCondition</a> (std::ostream &amp;os, unsigned code, bool noImplicit=false) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ab7eecb933c15fd5e5f70dc301c005ff7">printMemSymbol</a> (std::ostream &amp;os, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab, const std::string &amp;prefix, const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, const std::string &amp;suffix) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a57f741c9e825095a185e03bd72398e25">printShiftOperand</a> (std::ostream &amp;os, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, bool immShift, uint32_t shiftAmt, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a>, <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> type) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a04b492b43163e575ebe0500a03e927b5">printExtendOperand</a> (bool firstOperand, std::ostream &amp;os, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a> type, int64_t shiftAmt) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a6fafc1cba8bc2806c65c8fc887eb01a4">printDataInst</a> (std::ostream &amp;os, bool withImm) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a28ee326c9c08f7d7099aaeeb6834cf3f">printDataInst</a> (std::ostream &amp;os, bool withImm, bool immShift, bool <a class="el" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">s</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#ada4e065139ef501b35aaec37db4a76cb">rd</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#ae0fcbaa83545f8509301d6dee28c0775">rn</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a5cc244c12e01dc5f49d25a5c28c45b91">rm</a>, <a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="el" href="namespaceArmISA.html#a4bad5cc5c9b261061b70f032741fb163">rs</a>, uint32_t shiftAmt, <a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a> type, uint32_t <a class="el" href="namespaceArmISA.html#a6fcf5d70f200e4511a440bf788ea99e8">imm</a>) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#acb723a3bab770acd584db69a77d53ffc">advancePC</a> (PCState &amp;pcState) const </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a5b3b2a37d2ebc3034b7bc5dc95e8005b">generateDisassembly</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal function to generate disassembly string.  <a href="#a5b3b2a37d2ebc3034b7bc5dc95e8005b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ada2ed4d640925f7a2afd909fe9388915">disabledFault</a> () const </td></tr>
<tr><td colspan="2"><h2>Static Protected Member Functions</h2></td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;int width&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a4eb47bd9709d9ccb0806fec84f6a87e0">saturateOp</a> (int32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ac3ee8b49f102dcfb025c5b52efb04751">satInt</a> (int32_t &amp;res, int64_t op, int <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;int width&gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#af43c99e79cf25806bb67245179d71efd">uSaturateOp</a> (uint32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#aeec6e68879d2b739f1066b2dd02da0fa">uSatInt</a> (int32_t &amp;res, int64_t op, int <a class="el" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ada2d1752b617cf5b82dd2c5f5da849cd">cpsrWriteByInstr</a> (CPSR <a class="el" href="namespaceArmISA.html#a28eb434b8e612e94308a551ad1ece71a">cpsr</a>, uint32_t val, SCR <a class="el" href="namespaceArmISA.html#a4982970a6e14df1bcdec992e13010ea6">scr</a>, NSACR nsacr, uint8_t byteMask, bool affectState, bool <a class="el" href="namespaceArmISA.html#a1e2e2ee4ddd793196769ceafc5203864">nmfi</a>, <a class="el" href="classThreadContext.html">ThreadContext</a> *<a class="el" href="namespaceArmISA.html#ad231afd8f3ee15e80991d6fbd5ba2e9a">tc</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a7e259fd3a7508458183d2cd17f8cd6bd">spsrWriteByInstr</a> (uint32_t spsr, uint32_t val, uint8_t byteMask, bool affectState)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#ad0f655bd42cf391b1773b7906946d4d9">readPC</a> (XC *xc)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a035550cbacbf63096fe8cb40d8c2cf43">setNextPC</a> (XC *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a040fd651b40f5fcf00a2294ab64d63ff">cSwap</a> (T val, bool big)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class T , class E &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static T&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a040fd651b40f5fcf00a2294ab64d63ff">cSwap</a> (T val, bool big)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a9daa62f041e64cf00cca5c0c068e1926">setIWNextPC</a> (XC *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr><td class="memTemplParams" colspan="2">template&lt;class XC &gt; </td></tr>
<tr><td class="memTemplItemLeft" align="right" valign="top">static void&nbsp;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a6d034d9eed31170295917ff99b4dd705">setAIWNextPC</a> (XC *xc, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a99efe0e18dff07cbd529c387398e9606">aarch64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">intWidth</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00058">58</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ad2b88138610e1f49dafb22df2d3c8733"></a><!-- doxytag: member="ArmISA::ArmStaticInst::ArmStaticInst" ref="ad2b88138610e1f49dafb22df2d3c8733" args="(const char *mnem, ExtMachInst _machInst, OpClass __opClass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ArmISA::ArmStaticInst::ArmStaticInst </td>
          <td>(</td>
          <td class="paramtype">const char *&nbsp;</td>
          <td class="paramname"> <em>mnem</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&nbsp;</td>
          <td class="paramname"> <em>_machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&nbsp;</td>
          <td class="paramname"> <em>__opClass</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00145">145</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00061">aarch64</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">intWidth</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00218">StaticInst::machInst</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="acb723a3bab770acd584db69a77d53ffc"></a><!-- doxytag: member="ArmISA::ArmStaticInst::advancePC" ref="acb723a3bab770acd584db69a77d53ffc" args="(PCState &amp;pcState) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::advancePC </td>
          <td>(</td>
          <td class="paramtype">PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>pcState</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classArmISA_1_1MicroOp.html#aa5d283f36f8b81c994c953a932d590b9">ArmISA::MicroOp</a>, <a class="el" href="classArmISA_1_1MicroOpX.html#a8da269fc9eb465648101c1fc9ac7cb12">ArmISA::MicroOpX</a>, <a class="el" href="classArmISA_1_1MightBeMicro.html#a76fff287cbcf049cd7ba731a47c0b882">ArmISA::MightBeMicro</a>, <a class="el" href="classArmISA_1_1MightBeMicro64.html#adbb03232fee6cc49a7ab179a199715be">ArmISA::MightBeMicro64</a>, <a class="el" href="classArmISA_1_1PredMicroop.html#a68b29412e1314969dd1d628c324b98c9">ArmISA::PredMicroop</a>, and <a class="el" href="classArmISA_1_1FpOp.html#ac122286587285a02d6d26789e954b91a">ArmISA::FpOp</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00186">186</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a6be8bd653539bbcc6a2bff4c0c2ed4a1"></a><!-- doxytag: member="ArmISA::ArmStaticInst::annotateFault" ref="a6be8bd653539bbcc6a2bff4c0c2ed4a1" args="(ArmFault *fault)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void ArmISA::ArmStaticInst::annotateFault </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classArmISA_1_1ArmFault.html">ArmFault</a> *&nbsp;</td>
          <td class="paramname"> <em>fault</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00368">368</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2faults_8cc_source.html#l00429">ArmISA::ArmFault::invoke()</a>.</p>

</div>
</div>
<a class="anchor" id="ada2d1752b617cf5b82dd2c5f5da849cd"></a><!-- doxytag: member="ArmISA::ArmStaticInst::cpsrWriteByInstr" ref="ada2d1752b617cf5b82dd2c5f5da849cd" args="(CPSR cpsr, uint32_t val, SCR scr, NSACR nsacr, uint8_t byteMask, bool affectState, bool nmfi, ThreadContext *tc)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::ArmStaticInst::cpsrWriteByInstr </td>
          <td>(</td>
          <td class="paramtype">CPSR&nbsp;</td>
          <td class="paramname"> <em>cpsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SCR&nbsp;</td>
          <td class="paramname"> <em>scr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">NSACR&nbsp;</td>
          <td class="paramname"> <em>nsacr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>byteMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>affectState</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>nmfi</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td>
          <td class="paramname"> <em>tc</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00194">194</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00696">ArmISA::badMode()</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00144">ArmSystem::haveSecurity()</a>, <a class="el" href="arch_2arm_2system_8hh_source.html#l00153">ArmSystem::haveVirtualization()</a>, <a class="el" href="namespaceArmISA.html#abb263f4ec2a2852ac26b5c33c6f5897b">ArmISA::inSecureState()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00582">ArmISA::MODE_FIQ</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00587">ArmISA::MODE_HYP</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00585">ArmISA::MODE_MON</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00581">ArmISA::MODE_USER</a>, and <a class="el" href="base_2misc_8hh_source.html#l00214">warn_once</a>.</p>

</div>
</div>
<a class="anchor" id="a040fd651b40f5fcf00a2294ab64d63ff"></a><!-- doxytag: member="ArmISA::ArmStaticInst::cSwap" ref="a040fd651b40f5fcf00a2294ab64d63ff" args="(T val, bool big)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T , class E &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::ArmStaticInst::cSwap </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>big</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00318">318</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="refcnt_8hh_source.html#l00052">RefCounted::count</a>, <a class="el" href="int_8hh_source.html#l00053">X86ISA::E</a>, <a class="el" href="byteswap_8hh_source.html#l00174">BigEndianGuest::gtobe()</a>, <a class="el" href="byteswap_8hh_source.html#l00180">BigEndianGuest::gtoh()</a>, <a class="el" href="byteswap_8hh_source.html#l00170">BigEndianGuest::gtole()</a>, <a class="el" href="byteswap_8hh_source.html#l00178">BigEndianGuest::htog()</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01377">ArmISA::i</a>.</p>

</div>
</div>
<a class="anchor" id="a040fd651b40f5fcf00a2294ab64d63ff"></a><!-- doxytag: member="ArmISA::ArmStaticInst::cSwap" ref="a040fd651b40f5fcf00a2294ab64d63ff" args="(T val, bool big)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class T &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static T ArmISA::ArmStaticInst::cSwap </td>
          <td>(</td>
          <td class="paramtype">T&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>big</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00307">307</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="byteswap_8hh_source.html#l00174">BigEndianGuest::gtobe()</a>, and <a class="el" href="byteswap_8hh_source.html#l00170">BigEndianGuest::gtole()</a>.</p>

</div>
</div>
<a class="anchor" id="ada2ed4d640925f7a2afd909fe9388915"></a><!-- doxytag: member="ArmISA::ArmStaticInst::disabledFault" ref="ada2ed4d640925f7a2afd909fe9388915" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> ArmISA::ArmStaticInst::disabledFault </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00360">360</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="cpu_2static__inst_8hh_source.html#l00218">StaticInst::machInst</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">StaticInst::mnemonic</a>.</p>

</div>
</div>
<a class="anchor" id="af3e76305e410c11039a6a6a04777b1f7"></a><!-- doxytag: member="ArmISA::ArmStaticInst::extendReg64" ref="af3e76305e410c11039a6a6a04777b1f7" args="(uint64_t base, ArmExtendType type, uint64_t shiftAmt, uint8_t width) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t ArmISA::ArmStaticInst::extendReg64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a>&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00129">129</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l01624">ArmISA::len</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00522">ArmISA::SXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00523">ArmISA::SXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00524">ArmISA::SXTW</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00525">ArmISA::SXTX</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00518">ArmISA::UXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00519">ArmISA::UXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00520">ArmISA::UXTW</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00521">ArmISA::UXTX</a>.</p>

</div>
</div>
<a class="anchor" id="a5b3b2a37d2ebc3034b7bc5dc95e8005b"></a><!-- doxytag: member="ArmISA::ArmStaticInst::generateDisassembly" ref="a5b3b2a37d2ebc3034b7bc5dc95e8005b" args="(Addr pc, const SymbolTable *symtab) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string ArmISA::ArmStaticInst::generateDisassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Internal function to generate disassembly string. </p>

<p>Implements <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">StaticInst</a>.</p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1BranchImm64.html#adf25dc216e64fe7d26488d8b71449276">ArmISA::BranchImm64</a>, <a class="el" href="classArmISA_1_1BranchImmCond64.html#a4c9df4c7cce2c61b525c4be458fcbb83">ArmISA::BranchImmCond64</a>, <a class="el" href="classArmISA_1_1BranchReg64.html#a3acaa09785d1775187730ac0d66d0bf5">ArmISA::BranchReg64</a>, <a class="el" href="classArmISA_1_1BranchRet64.html#aee77d9c9bb7957d9ebb24a05ad4aaea6">ArmISA::BranchRet64</a>, <a class="el" href="classArmISA_1_1BranchEret64.html#a6898b82cb3631b52fceb1ca6472a76cc">ArmISA::BranchEret64</a>, <a class="el" href="classArmISA_1_1BranchImmReg64.html#ac7055ea7e0736117f330f75c0dd549b0">ArmISA::BranchImmReg64</a>, <a class="el" href="classArmISA_1_1BranchImmImmReg64.html#acfbc944f3e2306cf70ff938c71649336">ArmISA::BranchImmImmReg64</a>, <a class="el" href="classArmISA_1_1DataXImmOp.html#ac5a22ec7fc074c8193ffc27ffb559b5d">ArmISA::DataXImmOp</a>, <a class="el" href="classArmISA_1_1DataXImmOnlyOp.html#a8d99f8a9e835945bb32986600cb0f7b6">ArmISA::DataXImmOnlyOp</a>, <a class="el" href="classArmISA_1_1DataXSRegOp.html#a178ba31207413b07ea05d8dff34a27f5">ArmISA::DataXSRegOp</a>, <a class="el" href="classArmISA_1_1DataXERegOp.html#a46600bf93f171aee7b4049795e615792">ArmISA::DataXERegOp</a>, <a class="el" href="classArmISA_1_1DataX1RegOp.html#a24bd31c0682c0745df127002dce8261d">ArmISA::DataX1RegOp</a>, <a class="el" href="classArmISA_1_1DataX1RegImmOp.html#ab23014a1a712c9215cdc0cc560540355">ArmISA::DataX1RegImmOp</a>, <a class="el" href="classArmISA_1_1DataX1Reg2ImmOp.html#a8eeec1a204e96782791238fb5d83ff62">ArmISA::DataX1Reg2ImmOp</a>, <a class="el" href="classArmISA_1_1DataX2RegOp.html#a281fe0eb16c6f4a565cc77b25276bb02">ArmISA::DataX2RegOp</a>, <a class="el" href="classArmISA_1_1DataX2RegImmOp.html#a20e889a97b6284de8c5fe324a507147c">ArmISA::DataX2RegImmOp</a>, <a class="el" href="classArmISA_1_1DataX3RegOp.html#a6d07eb34dd2fd0c4c725b142f7e7da13">ArmISA::DataX3RegOp</a>, <a class="el" href="classArmISA_1_1DataXCondCompImmOp.html#ae9353c1fe4c08ad67acce7ceeb7149d1">ArmISA::DataXCondCompImmOp</a>, <a class="el" href="classArmISA_1_1DataXCondCompRegOp.html#a918f57dfc43acbeb2566d0d9610650c9">ArmISA::DataXCondCompRegOp</a>, <a class="el" href="classArmISA_1_1DataXCondSelOp.html#a3cbfa2e0fd99c6f47677c95e9358c02f">ArmISA::DataXCondSelOp</a>, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a36744cc9f328f492f63ba0fa3f91a7b1">ArmISA::MicroSetPCCPSR</a>, <a class="el" href="classArmISA_1_1MicroIntMov.html#a6c465f688728b00d41b9c429369f63db">ArmISA::MicroIntMov</a>, <a class="el" href="classArmISA_1_1MicroIntImmOp.html#ab0a9335263b606db6121f71533d86c86">ArmISA::MicroIntImmOp</a>, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#aa29ac26eab26a0df694b8c7df4acdfa4">ArmISA::MicroIntImmXOp</a>, <a class="el" href="classArmISA_1_1MicroIntOp.html#a8259a2c4593e38e6ebca48869e222d71">ArmISA::MicroIntOp</a>, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#ab578fa9a07434a1ba820dba976571739">ArmISA::MicroIntRegXOp</a>, <a class="el" href="classArmISA_1_1MicroMemOp.html#ad5d7430700fac0085b0be056da883f18">ArmISA::MicroMemOp</a>, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#aae6fd2b4898689980fa5a86ee3842336">ArmISA::MicroMemPairOp</a>, <a class="el" href="classArmISA_1_1Swap.html#a9001bd788eb83f87649995fcc63c98ba">ArmISA::Swap</a>, <a class="el" href="classArmISA_1_1RfeOp.html#a81a1ad7d2f64607713d877aa727d6e74">ArmISA::RfeOp</a>, <a class="el" href="classArmISA_1_1SrsOp.html#a3e2b7589cd89fca80c353700382995d0">ArmISA::SrsOp</a>, <a class="el" href="classArmISA_1_1SysDC64.html#af10c159a3f0b006330671c6a333d17af">ArmISA::SysDC64</a>, <a class="el" href="classArmISA_1_1MemoryImm64.html#a965f75083c163a10f6dc9ec560f8c664">ArmISA::MemoryImm64</a>, <a class="el" href="classArmISA_1_1MemoryDImm64.html#acb05dad2abd36358d55403e508168bbc">ArmISA::MemoryDImm64</a>, <a class="el" href="classArmISA_1_1MemoryDImmEx64.html#a352d1ede66b55a28a4263c2889b63a70">ArmISA::MemoryDImmEx64</a>, <a class="el" href="classArmISA_1_1MemoryPreIndex64.html#a31df0ca83335061d819445412b6d40f6">ArmISA::MemoryPreIndex64</a>, <a class="el" href="classArmISA_1_1MemoryPostIndex64.html#a57ce49200cbc6fa109ba319481fa350e">ArmISA::MemoryPostIndex64</a>, <a class="el" href="classArmISA_1_1MemoryReg64.html#a0a23b22df85110f0711f938df61794a9">ArmISA::MemoryReg64</a>, <a class="el" href="classArmISA_1_1MemoryRaw64.html#a6142b23d67d5d5e2e446d14c883cd1c2">ArmISA::MemoryRaw64</a>, <a class="el" href="classArmISA_1_1MemoryEx64.html#acab11d092fa03a24a0b20c3b9eb2d79f">ArmISA::MemoryEx64</a>, <a class="el" href="classArmISA_1_1MemoryLiteral64.html#a528b556c42e7c0e01e1f33d2bd9e6310">ArmISA::MemoryLiteral64</a>, <a class="el" href="classMrsOp.html#a778169a1d65b516644d7fb84b5820e91">MrsOp</a>, <a class="el" href="classMsrImmOp.html#a626843ccfa23a9079db5e76b5548a2de">MsrImmOp</a>, <a class="el" href="classMsrRegOp.html#a17d072b23756504ce718752378482707">MsrRegOp</a>, <a class="el" href="classMrrcOp.html#ad71224183dc152e4f549ff9ec2db02ad">MrrcOp</a>, <a class="el" href="classMcrrOp.html#aaf7b41f2b78c807468cb873a8368c298">McrrOp</a>, <a class="el" href="classImmOp.html#ac46dcf3ca3fa405e535efc208d0b8ace">ImmOp</a>, <a class="el" href="classRegImmOp.html#af92f463f9c83f677c845da86ff433179">RegImmOp</a>, <a class="el" href="classRegRegOp.html#aec17c61a20fcef9a4e9602aaaa3a2787">RegRegOp</a>, <a class="el" href="classRegImmRegOp.html#abaf8752bd06d7ae0cda4c2af1e52823e">RegImmRegOp</a>, <a class="el" href="classRegRegRegImmOp.html#a50f7125f9fa85125510fe24b47d015d1">RegRegRegImmOp</a>, <a class="el" href="classRegRegRegRegOp.html#a71b66b705ba27aee331b58f1e1d5437a">RegRegRegRegOp</a>, <a class="el" href="classRegRegRegOp.html#ad1fabd5ff86e88065351627f25c6929a">RegRegRegOp</a>, <a class="el" href="classRegRegImmOp.html#abe4067bbd9dd5cc805c32622c66bf461">RegRegImmOp</a>, <a class="el" href="classMiscRegRegImmOp.html#ac9621cc34474a168126b6a08ae9f1e28">MiscRegRegImmOp</a>, <a class="el" href="classRegMiscRegImmOp.html#a47fa2eaa0b5b9712d13861c62ee2af0b">RegMiscRegImmOp</a>, <a class="el" href="classRegImmImmOp.html#afdc372283c2cd953e4d52aada51f8e72">RegImmImmOp</a>, <a class="el" href="classRegRegImmImmOp.html#a06ec30f88dabde6bb25d407c48a7a97c">RegRegImmImmOp</a>, <a class="el" href="classRegImmRegShiftOp.html#a6b30d3720794557944ae75be76bac368">RegImmRegShiftOp</a>, <a class="el" href="classUnknownOp.html#a8014ba4918cb1f987422da56990b5569">UnknownOp</a>, <a class="el" href="classRegRegImmImmOp64.html#acccf5ae8e10cf4dcf4372a31077eb9fb">RegRegImmImmOp64</a>, <a class="el" href="classRegRegRegImmOp64.html#a0a7b26797fe70b458abe1dea923ef675">RegRegRegImmOp64</a>, <a class="el" href="classUnknownOp64.html#a174e9e904199c17ecff14816a6f7cd4a">UnknownOp64</a>, <a class="el" href="classArmISA_1_1PredImmOp.html#a058e5c438796f864080d316b30b29334">ArmISA::PredImmOp</a>, <a class="el" href="classArmISA_1_1PredIntOp.html#a2b0f3857a984419d9bfeb45e3bec8508">ArmISA::PredIntOp</a>, <a class="el" href="classArmISA_1_1DataImmOp.html#a30bb31d9bf1197d9afa02dd80c64fd91">ArmISA::DataImmOp</a>, <a class="el" href="classArmISA_1_1DataRegOp.html#a03e76f7f174c39b989b68ca291acfddb">ArmISA::DataRegOp</a>, <a class="el" href="classArmISA_1_1DataRegRegOp.html#ababedde107728bc0d284faa88e8465ee">ArmISA::DataRegRegOp</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a6489bdf839f3db8b4adeb896dbc30384">ArmISA::PredMacroOp</a>, <a class="el" href="classDecoderFaultInst.html#ac2d80dfbf442ca6f8e3b1cafa75c2ba3">DecoderFaultInst</a>, <a class="el" href="classFailUnimplemented.html#a91698960232d52e160ac76af1dd93f8b">FailUnimplemented</a>, <a class="el" href="classWarnUnimplemented.html#acaaf624d8758040863b036346b65a6c1">WarnUnimplemented</a>, <a class="el" href="classFlushPipeInst.html#a633cf9625c92e03c7a9a9f009b40d59a">FlushPipeInst</a>, <a class="el" href="classArmISA_1_1FpCondCompRegOp.html#aede9ccc4af529afa1bbc8d9cae8286a9">ArmISA::FpCondCompRegOp</a>, <a class="el" href="classArmISA_1_1FpCondSelOp.html#a26e761ba5ba722f21409ae0558c9bdbf">ArmISA::FpCondSelOp</a>, <a class="el" href="classArmISA_1_1FpRegRegOp.html#a001f541f469689111e82aa6dca93f6fe">ArmISA::FpRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegImmOp.html#ac93e561a9682b1a36e12f9cbfbc20457">ArmISA::FpRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegImmOp.html#a95b6e4cc8893ff9da363fe8ac624eda2">ArmISA::FpRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegOp.html#a335ce2cf17d732488ee6881d1087018f">ArmISA::FpRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegRegOp.html#a7876d5832111a8f8d606f2b7ef4de2f7">ArmISA::FpRegRegRegRegOp</a>, and <a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html#af05e2419fa7888ad3ff0b1edbe55a8f8">ArmISA::FpRegRegRegImmOp</a>.</p>

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00591">591</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">printMnemonic()</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01370">ArmISA::ss</a>.</p>

</div>
</div>
<a class="anchor" id="a6320a381aaa8ba9dbe88b217349dbc80"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printCondition" ref="a6320a381aaa8ba9dbe88b217349dbc80" args="(std::ostream &amp;os, unsigned code, bool noImplicit=false) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printCondition </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>code</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>noImplicit</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00383">383</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="ccregs_8hh_source.html#l00079">ArmISA::COND_AL</a>, <a class="el" href="ccregs_8hh_source.html#l00068">ArmISA::COND_CC</a>, <a class="el" href="ccregs_8hh_source.html#l00067">ArmISA::COND_CS</a>, <a class="el" href="ccregs_8hh_source.html#l00065">ArmISA::COND_EQ</a>, <a class="el" href="ccregs_8hh_source.html#l00075">ArmISA::COND_GE</a>, <a class="el" href="ccregs_8hh_source.html#l00077">ArmISA::COND_GT</a>, <a class="el" href="ccregs_8hh_source.html#l00073">ArmISA::COND_HI</a>, <a class="el" href="ccregs_8hh_source.html#l00078">ArmISA::COND_LE</a>, <a class="el" href="ccregs_8hh_source.html#l00074">ArmISA::COND_LS</a>, <a class="el" href="ccregs_8hh_source.html#l00076">ArmISA::COND_LT</a>, <a class="el" href="ccregs_8hh_source.html#l00069">ArmISA::COND_MI</a>, <a class="el" href="ccregs_8hh_source.html#l00066">ArmISA::COND_NE</a>, <a class="el" href="ccregs_8hh_source.html#l00070">ArmISA::COND_PL</a>, <a class="el" href="ccregs_8hh_source.html#l00080">ArmISA::COND_UC</a>, <a class="el" href="ccregs_8hh_source.html#l00072">ArmISA::COND_VC</a>, <a class="el" href="ccregs_8hh_source.html#l00071">ArmISA::COND_VS</a>, and <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">printMnemonic()</a>.</p>

</div>
</div>
<a class="anchor" id="a28ee326c9c08f7d7099aaeeb6834cf3f"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printDataInst" ref="a28ee326c9c08f7d7099aaeeb6834cf3f" args="(std::ostream &amp;os, bool withImm, bool immShift, bool s, IntRegIndex rd, IntRegIndex rn, IntRegIndex rm, IntRegIndex rs, uint32_t shiftAmt, ArmShiftType type, uint32_t imm) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printDataInst </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>withImm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>immShift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>s</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rd</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a>&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>imm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00559">559</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="intregs_8hh_source.html#l00114">ArmISA::INTREG_ZERO</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">printMnemonic()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">printReg()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00463">printShiftOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a6fafc1cba8bc2806c65c8fc887eb01a4"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printDataInst" ref="a6fafc1cba8bc2806c65c8fc887eb01a4" args="(std::ostream &amp;os, bool withImm) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printDataInst </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>withImm</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Referenced by <a class="el" href="pred__inst_8cc_source.html#l00097">ArmISA::DataRegRegOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00088">ArmISA::DataRegOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00079">ArmISA::DataImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00074">ArmISA::DataXERegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00065">ArmISA::DataXSRegOp::generateDisassembly()</a>, and <a class="el" href="data64_8cc_source.html#l00046">ArmISA::DataXImmOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a04b492b43163e575ebe0500a03e927b5"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printExtendOperand" ref="a04b492b43163e575ebe0500a03e927b5" args="(bool firstOperand, std::ostream &amp;os, IntRegIndex rm, ArmExtendType type, int64_t shiftAmt) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printExtendOperand </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>firstOperand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#ae824a80e2dd6fde2404cbc0a23624e85">ArmExtendType</a>&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>shiftAmt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00527">527</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">printReg()</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00522">ArmISA::SXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00523">ArmISA::SXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00524">ArmISA::SXTW</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00525">ArmISA::SXTX</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00518">ArmISA::UXTB</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00519">ArmISA::UXTH</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00520">ArmISA::UXTW</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00521">ArmISA::UXTX</a>.</p>

<p>Referenced by <a class="el" href="mem64_8cc_source.html#l00152">ArmISA::MemoryReg64::generateDisassembly()</a>, and <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="ab7eecb933c15fd5e5f70dc301c005ff7"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printMemSymbol" ref="ab7eecb933c15fd5e5f70dc301c005ff7" args="(std::ostream &amp;os, const SymbolTable *symtab, const std::string &amp;prefix, const Addr addr, const std::string &amp;suffix) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printMemSymbol </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>prefix</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>suffix</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00446">446</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, and <a class="el" href="symtab_8hh_source.html#l00115">SymbolTable::findNearestSymbol()</a>.</p>

</div>
</div>
<a class="anchor" id="aec2f0770593b8b5cf31b5078e82c144a"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printMnemonic" ref="aec2f0770593b8b5cf31b5078e82c144a" args="(std::ostream &amp;os, const std::string &amp;suffix=&quot;&quot;, bool withPred=true, bool withCond64=false, ConditionCode cond64=COND_UC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printMnemonic </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&nbsp;</td>
          <td class="paramname"> <em>suffix</em> = <code>&quot;&quot;</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>withPred</em> = <code>true</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>withCond64</em> = <code>false</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a>&nbsp;</td>
          <td class="paramname"> <em>cond64</em> = <code>COND_UC</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">344</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00061">aarch64</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00218">StaticInst::machInst</a>, <a class="el" href="cpu_2static__inst_8hh_source.html#l00233">StaticInst::mnemonic</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00383">printCondition()</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00591">generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00055">RegRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00043">RegRegImmImmOp64::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00316">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00305">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00293">RegRegImmImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00283">RegImmImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00271">RegMiscRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00259">MiscRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00247">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00234">RegRegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00219">RegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00205">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00194">RegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00184">RegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00175">ImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00162">McrrOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00149">MrrcOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00045">MrsOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00185">ArmISA::MemoryLiteral64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00171">ArmISA::MemoryEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00114">ArmISA::MemoryDImmEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00098">ArmISA::MemoryDImm64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00051">ArmISA::SysDC64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00119">ArmISA::SrsOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00094">ArmISA::RfeOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00080">ArmISA::Swap::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01582">ArmISA::MicroIntOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01571">ArmISA::MicroIntMov::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01550">ArmISA::MicroSetPCCPSR::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00145">ArmISA::DataX3RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00131">ArmISA::DataX2RegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00118">ArmISA::DataX2RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00106">ArmISA::DataX1Reg2ImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00094">ArmISA::DataX1RegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00083">ArmISA::DataX1RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00055">ArmISA::DataXImmOnlyOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00114">ArmISA::BranchEret64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00103">ArmISA::BranchRet64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00093">ArmISA::BranchReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00083">ArmISA::BranchImm64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00559">printDataInst()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00177">ArmISA::Memory::printInst()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, and <a class="el" href="mem64_8cc_source.html#l00064">ArmISA::Memory64::startDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a88deb5cd701b7e9b0972acb12a09d68f"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printReg" ref="a88deb5cd701b7e9b0972acb12a09d68f" args="(std::ostream &amp;os, int reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printReg </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Print a register name for disassembly given the unique dependence tag number (FP or int). </p>

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">295</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00061">aarch64</a>, <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="reg__class_8hh_source.html#l00044">CCRegClass</a>, <a class="el" href="ccregs_8hh_source.html#l00055">ArmISA::ccRegName</a>, <a class="el" href="reg__class_8hh_source.html#l00043">FloatRegClass</a>, <a class="el" href="arm_2registers_8hh_source.html#l00101">ArmISA::FramePointerReg</a>, <a class="el" href="intregs_8hh_source.html#l00162">ArmISA::INTREG_SPX</a>, <a class="el" href="intregs_8hh_source.html#l00115">ArmISA::INTREG_UREG0</a>, <a class="el" href="intregs_8hh_source.html#l00160">ArmISA::INTREG_X31</a>, <a class="el" href="reg__class_8hh_source.html#l00042">IntRegClass</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">intWidth</a>, <a class="el" href="reg__class_8hh_source.html#l00045">MiscRegClass</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00738">ArmISA::miscRegName</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00676">ArmISA::NUM_MISCREGS</a>, <a class="el" href="arm_2registers_8hh_source.html#l00104">ArmISA::PCReg</a>, <a class="el" href="reg__class_8hh_source.html#l00066">regIdxToClass()</a>, <a class="el" href="arm_2registers_8hh_source.html#l00103">ArmISA::ReturnAddressReg</a>, and <a class="el" href="arm_2registers_8hh_source.html#l00102">ArmISA::StackPointerReg</a>.</p>

<p>Referenced by <a class="el" href="vfp_8cc_source.html#l00141">ArmISA::FpRegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00126">ArmISA::FpRegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00113">ArmISA::FpRegRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00101">ArmISA::FpRegRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00091">ArmISA::FpRegImmOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00080">ArmISA::FpRegRegOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00064">ArmISA::FpCondSelOp::generateDisassembly()</a>, <a class="el" href="vfp_8cc_source.html#l00049">ArmISA::FpCondCompRegOp::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00055">RegRegRegImmOp64::generateDisassembly()</a>, <a class="el" href="misc64_8cc_source.html#l00043">RegRegImmImmOp64::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00316">RegImmRegShiftOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00305">RegImmRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00293">RegRegImmImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00283">RegImmImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00271">RegMiscRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00259">MiscRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00247">RegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00234">RegRegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00219">RegRegRegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00205">RegRegRegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00194">RegRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00184">RegImmOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00162">McrrOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00149">MrrcOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00139">MsrRegOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00045">MrsOp::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00185">ArmISA::MemoryLiteral64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00171">ArmISA::MemoryEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00114">ArmISA::MemoryDImmEx64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00098">ArmISA::MemoryDImm64::generateDisassembly()</a>, <a class="el" href="mem64_8cc_source.html#l00051">ArmISA::SysDC64::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00119">ArmISA::SrsOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00094">ArmISA::RfeOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00080">ArmISA::Swap::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01612">ArmISA::MicroMemPairOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01582">ArmISA::MicroIntOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01571">ArmISA::MicroIntMov::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01559">ArmISA::MicroIntRegXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01537">ArmISA::MicroIntImmXOp::generateDisassembly()</a>, <a class="el" href="macromem_8cc_source.html#l01524">ArmISA::MicroIntImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00188">ArmISA::DataXCondSelOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00173">ArmISA::DataXCondCompRegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00160">ArmISA::DataXCondCompImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00145">ArmISA::DataX3RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00131">ArmISA::DataX2RegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00118">ArmISA::DataX2RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00106">ArmISA::DataX1Reg2ImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00094">ArmISA::DataX1RegImmOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00083">ArmISA::DataX1RegOp::generateDisassembly()</a>, <a class="el" href="data64_8cc_source.html#l00055">ArmISA::DataXImmOnlyOp::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00103">ArmISA::BranchRet64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00093">ArmISA::BranchReg64::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00559">printDataInst()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00340">ArmISA::MemoryDReg::printDest()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00297">ArmISA::MemoryExDImm::printDest()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00276">ArmISA::MemoryDImm::printDest()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00254">ArmISA::MemoryExImm::printDest()</a>, <a class="el" href="arm_2insts_2mem_8hh_source.html#l00212">ArmISA::Memory::printDest()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00527">printExtendOperand()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00177">ArmISA::Memory::printInst()</a>, <a class="el" href="arm_2insts_2mem_8cc_source.html#l00052">ArmISA::MemoryReg::printOffset()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00463">printShiftOperand()</a>, and <a class="el" href="mem64_8cc_source.html#l00064">ArmISA::Memory64::startDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="a57f741c9e825095a185e03bd72398e25"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printShiftOperand" ref="a57f741c9e825095a185e03bd72398e25" args="(std::ostream &amp;os, IntRegIndex rm, bool immShift, uint32_t shiftAmt, IntRegIndex rs, ArmShiftType type) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printShiftOperand </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>immShift</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>rs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a>&nbsp;</td>
          <td class="paramname"> <em>type</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00463">463</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00512">ArmISA::ASR</a>, <a class="el" href="intregs_8hh_source.html#l00114">ArmISA::INTREG_ZERO</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00510">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00511">ArmISA::LSR</a>, <a class="el" href="base_2misc_8hh_source.html#l00104">panic</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">printReg()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00513">ArmISA::ROR</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2misc_8cc_source.html#l00316">RegImmRegShiftOp::generateDisassembly()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00559">printDataInst()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b7c304eaf283d92d105ded0a8332ea9"></a><!-- doxytag: member="ArmISA::ArmStaticInst::printTarget" ref="a0b7c304eaf283d92d105ded0a8332ea9" args="(std::ostream &amp;os, Addr target, const SymbolTable *symtab) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ArmISA::ArmStaticInst::printTarget </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&nbsp;</td>
          <td class="paramname"> <em>os</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>target</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&nbsp;</td>
          <td class="paramname"> <em>symtab</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00365">365</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, and <a class="el" href="symtab_8hh_source.html#l00115">SymbolTable::findNearestSymbol()</a>.</p>

<p>Referenced by <a class="el" href="branch64_8cc_source.html#l00135">ArmISA::BranchImmImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00123">ArmISA::BranchImmReg64::generateDisassembly()</a>, <a class="el" href="branch64_8cc_source.html#l00083">ArmISA::BranchImm64::generateDisassembly()</a>, and <a class="el" href="branch64_8cc_source.html#l00073">ArmISA::BranchImmCond64::generateDisassembly()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0f655bd42cf391b1773b7906946d4d9"></a><!-- doxytag: member="ArmISA::ArmStaticInst::readPC" ref="ad0f655bd42cf391b1773b7906946d4d9" args="(XC *xc)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ArmISA::ArmStaticInst::readPC </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00291">291</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac3ee8b49f102dcfb025c5b52efb04751"></a><!-- doxytag: member="ArmISA::ArmStaticInst::satInt" ref="ac3ee8b49f102dcfb025c5b52efb04751" args="(int32_t &amp;res, int64_t op, int width)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::satInt </td>
          <td>(</td>
          <td class="paramtype">int32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>width</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00097">97</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="base_2types_8hh_source.html#l00051">LL</a>.</p>

</div>
</div>
<a class="anchor" id="a4eb47bd9709d9ccb0806fec84f6a87e0"></a><!-- doxytag: member="ArmISA::ArmStaticInst::saturateOp" ref="a4eb47bd9709d9ccb0806fec84f6a87e0" args="(int32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int width&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::saturateOp </td>
          <td>(</td>
          <td class="paramtype">int32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>sub</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00081">81</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="base_2types_8hh_source.html#l00051">LL</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01381">ArmISA::width</a>.</p>

</div>
</div>
<a class="anchor" id="a6d034d9eed31170295917ff99b4dd705"></a><!-- doxytag: member="ArmISA::ArmStaticInst::setAIWNextPC" ref="a6d034d9eed31170295917ff99b4dd705" args="(XC *xc, Addr val)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::ArmStaticInst::setAIWNextPC </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00352">352</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a class="anchor" id="a9daa62f041e64cf00cca5c0c068e1926"></a><!-- doxytag: member="ArmISA::ArmStaticInst::setIWNextPC" ref="a9daa62f041e64cf00cca5c0c068e1926" args="(XC *xc, Addr val)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::ArmStaticInst::setIWNextPC </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00341">341</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a class="anchor" id="a035550cbacbf63096fe8cb40d8c2cf43"></a><!-- doxytag: member="ArmISA::ArmStaticInst::setNextPC" ref="a035550cbacbf63096fe8cb40d8c2cf43" args="(XC *xc, Addr val)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;class XC &gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static void ArmISA::ArmStaticInst::setNextPC </td>
          <td>(</td>
          <td class="paramtype">XC *&nbsp;</td>
          <td class="paramname"> <em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>val</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00298">298</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

</div>
</div>
<a class="anchor" id="a0f17acd90e1c1d90373b2893ba4c61b6"></a><!-- doxytag: member="ArmISA::ArmStaticInst::shift_carry_imm" ref="a0f17acd90e1c1d90373b2893ba4c61b6" args="(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::shift_carry_imm </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfval</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00215">215</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00512">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00840">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00510">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00511">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00513">ArmISA::ROR</a>.</p>

</div>
</div>
<a class="anchor" id="af0ac22bbf37bb0707f0f93b0345f3a6b"></a><!-- doxytag: member="ArmISA::ArmStaticInst::shift_carry_rs" ref="af0ac22bbf37bb0707f0f93b0345f3a6b" args="(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool ArmISA::ArmStaticInst::shift_carry_rs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfval</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00255">255</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00512">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00840">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00510">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00511">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00513">ArmISA::ROR</a>.</p>

</div>
</div>
<a class="anchor" id="ab2cae74ae8afd85489888ceec5d12578"></a><!-- doxytag: member="ArmISA::ArmStaticInst::shift_rm_imm" ref="ab2cae74ae8afd85489888ceec5d12578" args="(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ArmISA::ArmStaticInst::shift_rm_imm </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfval</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00055">55</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00512">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00840">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00510">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00511">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00513">ArmISA::ROR</a>.</p>

</div>
</div>
<a class="anchor" id="a240b0474d3d69ebffe35381392452aad"></a><!-- doxytag: member="ArmISA::ArmStaticInst::shift_rm_rs" ref="a240b0474d3d69ebffe35381392452aad" args="(uint32_t base, uint32_t shamt, uint32_t type, uint32_t cfval) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t ArmISA::ArmStaticInst::shift_rm_rs </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>shamt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>cfval</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00175">175</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00512">ArmISA::ASR</a>, <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00840">X86ISA::exit</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00510">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00511">ArmISA::LSR</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00513">ArmISA::ROR</a>.</p>

</div>
</div>
<a class="anchor" id="ac687ea9c42ca321c2a4a4342d92e976e"></a><!-- doxytag: member="ArmISA::ArmStaticInst::shiftReg64" ref="ac687ea9c42ca321c2a4a4342d92e976e" args="(uint64_t base, uint64_t shiftAmt, ArmShiftType type, uint8_t width) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int64_t ArmISA::ArmStaticInst::shiftReg64 </td>
          <td>(</td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>shiftAmt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceArmISA.html#aa2f84de7c24134154dbfb1cdab44b329">ArmShiftType</a>&nbsp;</td>
          <td class="paramname"> <em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>width</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td> const<code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00090">90</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p>References <a class="el" href="arch_2arm_2types_8hh_source.html#l00512">ArmISA::ASR</a>, <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, <a class="el" href="cprintf_8hh_source.html#l00130">ccprintf()</a>, <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00840">X86ISA::exit</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">intWidth</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00510">ArmISA::LSL</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00511">ArmISA::LSR</a>, <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00513">ArmISA::ROR</a>.</p>

</div>
</div>
<a class="anchor" id="a7e259fd3a7508458183d2cd17f8cd6bd"></a><!-- doxytag: member="ArmISA::ArmStaticInst::spsrWriteByInstr" ref="a7e259fd3a7508458183d2cd17f8cd6bd" args="(uint32_t spsr, uint32_t val, uint8_t byteMask, bool affectState)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t ArmISA::ArmStaticInst::spsrWriteByInstr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>spsr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&nbsp;</td>
          <td class="paramname"> <em>byteMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>affectState</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00272">272</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="bitfield_8hh_source.html#l00055">bits()</a>, and <a class="el" href="arch_2arm_2types_8hh_source.html#l00065">ArmISA::mask</a>.</p>

</div>
</div>
<a class="anchor" id="aeec6e68879d2b739f1066b2dd02da0fa"></a><!-- doxytag: member="ArmISA::ArmStaticInst::uSatInt" ref="aeec6e68879d2b739f1066b2dd02da0fa" args="(int32_t &amp;res, int64_t op, int width)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::uSatInt </td>
          <td>(</td>
          <td class="paramtype">int32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>width</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00130">130</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="base_2types_8hh_source.html#l00051">LL</a>.</p>

</div>
</div>
<a class="anchor" id="af43c99e79cf25806bb67245179d71efd"></a><!-- doxytag: member="ArmISA::ArmStaticInst::uSaturateOp" ref="af43c99e79cf25806bb67245179d71efd" args="(uint32_t &amp;res, int64_t op1, int64_t op2, bool sub=false)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;int width&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">static bool ArmISA::ArmStaticInst::uSaturateOp </td>
          <td>(</td>
          <td class="paramtype">uint32_t &amp;&nbsp;</td>
          <td class="paramname"> <em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>op1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>op2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>sub</em> = <code>false</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline, static, protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00114">114</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>References <a class="el" href="base_2types_8hh_source.html#l00051">LL</a>, and <a class="el" href="arm_2miscregs_8hh_source.html#l01381">ArmISA::width</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a99efe0e18dff07cbd529c387398e9606"></a><!-- doxytag: member="ArmISA::ArmStaticInst::aarch64" ref="a99efe0e18dff07cbd529c387398e9606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classArmISA_1_1ArmStaticInst.html#a99efe0e18dff07cbd529c387398e9606">ArmISA::ArmStaticInst::aarch64</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00061">61</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00145">ArmStaticInst()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00344">printMnemonic()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">printReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a892f1f2171db8cbba6e632c688663f84"></a><!-- doxytag: member="ArmISA::ArmStaticInst::intWidth" ref="a892f1f2171db8cbba6e632c688663f84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="classArmISA_1_1ArmStaticInst.html#a892f1f2171db8cbba6e632c688663f84">ArmISA::ArmStaticInst::intWidth</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00062">62</a> of file <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p>Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00145">ArmStaticInst()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00295">printReg()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00090">shiftReg64()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/insts/<a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html">static_inst.hh</a></li>
<li>arch/arm/insts/<a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html">static_inst.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Mon Dec 7 02:33:24 2015 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.6.1</small></address>

</body>
</html>
