
755_buzzer_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bb0  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003e48  08003e48  00004e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e7c  08003e7c  0000502c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003e7c  08003e7c  00004e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e84  08003e84  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e84  08003e84  00004e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e88  08003e88  00004e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  24000000  08003e8c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2400002c  08003eb8  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000f8  08003eb8  000050f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ff19  00000000  00000000  0000505a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe6  00000000  00000000  00014f73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b68  00000000  00000000  00016f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008b9  00000000  00000000  00017ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000398c1  00000000  00000000  00018381  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f8a4  00000000  00000000  00051c42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bbf8  00000000  00000000  000614e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dd0de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e60  00000000  00000000  001dd124  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  001dff84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003e30 	.word	0x08003e30

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08003e30 	.word	0x08003e30

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000796:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079a:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800079c:	bf00      	nop
 800079e:	4b3d      	ldr	r3, [pc, #244]	@ (8000894 <main+0x104>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d004      	beq.n	80007b4 <main+0x24>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	1e5a      	subs	r2, r3, #1
 80007ae:	607a      	str	r2, [r7, #4]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	dcf4      	bgt.n	800079e <main+0xe>
  if ( timeout < 0 )
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	da01      	bge.n	80007be <main+0x2e>
  {
  Error_Handler();
 80007ba:	f000 f997 	bl	8000aec <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f000 fbdf 	bl	8000f80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f86d 	bl	80008a0 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007c6:	4b33      	ldr	r3, [pc, #204]	@ (8000894 <main+0x104>)
 80007c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007cc:	4a31      	ldr	r2, [pc, #196]	@ (8000894 <main+0x104>)
 80007ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d6:	4b2f      	ldr	r3, [pc, #188]	@ (8000894 <main+0x104>)
 80007d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f000 ffe9 	bl	80017bc <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007ea:	2100      	movs	r1, #0
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 ffff 	bl	80017f0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007f8:	bf00      	nop
 80007fa:	4b26      	ldr	r3, [pc, #152]	@ (8000894 <main+0x104>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000802:	2b00      	cmp	r3, #0
 8000804:	d104      	bne.n	8000810 <main+0x80>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	607a      	str	r2, [r7, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	dcf4      	bgt.n	80007fa <main+0x6a>
if ( timeout < 0 )
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b00      	cmp	r3, #0
 8000814:	da01      	bge.n	800081a <main+0x8a>
{
Error_Handler();
 8000816:	f000 f969 	bl	8000aec <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081a:	f000 f8ab 	bl	8000974 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800081e:	2000      	movs	r0, #0
 8000820:	f000 f9e6 	bl	8000bf0 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8000824:	2001      	movs	r0, #1
 8000826:	f000 f9e3 	bl	8000bf0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800082a:	2002      	movs	r0, #2
 800082c:	f000 f9e0 	bl	8000bf0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000830:	2101      	movs	r1, #1
 8000832:	2000      	movs	r0, #0
 8000834:	f000 fa52 	bl	8000cdc <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000838:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <main+0x108>)
 800083a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800083e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000840:	4b15      	ldr	r3, [pc, #84]	@ (8000898 <main+0x108>)
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000846:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <main+0x108>)
 8000848:	2200      	movs	r2, #0
 800084a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800084c:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <main+0x108>)
 800084e:	2200      	movs	r2, #0
 8000850:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <main+0x108>)
 8000854:	2200      	movs	r2, #0
 8000856:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000858:	490f      	ldr	r1, [pc, #60]	@ (8000898 <main+0x108>)
 800085a:	2000      	movs	r0, #0
 800085c:	f000 face 	bl	8000dfc <BSP_COM_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <main+0xda>
  {
    Error_Handler();
 8000866:	f000 f941 	bl	8000aec <Error_Handler>
  {

    /* USER CODE END WHILE */

	  // Buzzer PB1 pininde
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   // Buzzer ON
 800086a:	2201      	movs	r2, #1
 800086c:	2102      	movs	r1, #2
 800086e:	480b      	ldr	r0, [pc, #44]	@ (800089c <main+0x10c>)
 8000870:	f000 ff8a 	bl	8001788 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000874:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000878:	f000 fc14 	bl	80010a4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // Buzzer OFF
 800087c:	2200      	movs	r2, #0
 800087e:	2102      	movs	r1, #2
 8000880:	4806      	ldr	r0, [pc, #24]	@ (800089c <main+0x10c>)
 8000882:	f000 ff81 	bl	8001788 <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000886:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800088a:	f000 fc0b 	bl	80010a4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);   // Buzzer ON
 800088e:	bf00      	nop
 8000890:	e7eb      	b.n	800086a <main+0xda>
 8000892:	bf00      	nop
 8000894:	58024400 	.word	0x58024400
 8000898:	24000048 	.word	0x24000048
 800089c:	58020400 	.word	0x58020400

080008a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b09c      	sub	sp, #112	@ 0x70
 80008a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008aa:	224c      	movs	r2, #76	@ 0x4c
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f003 fa92 	bl	8003dd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2220      	movs	r2, #32
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f003 fa8c 	bl	8003dd8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008c0:	2004      	movs	r0, #4
 80008c2:	f000 ffa9 	bl	8001818 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008c6:	2300      	movs	r3, #0
 80008c8:	603b      	str	r3, [r7, #0]
 80008ca:	4b28      	ldr	r3, [pc, #160]	@ (800096c <SystemClock_Config+0xcc>)
 80008cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ce:	4a27      	ldr	r2, [pc, #156]	@ (800096c <SystemClock_Config+0xcc>)
 80008d0:	f023 0301 	bic.w	r3, r3, #1
 80008d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008d6:	4b25      	ldr	r3, [pc, #148]	@ (800096c <SystemClock_Config+0xcc>)
 80008d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	4b23      	ldr	r3, [pc, #140]	@ (8000970 <SystemClock_Config+0xd0>)
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008e8:	4a21      	ldr	r2, [pc, #132]	@ (8000970 <SystemClock_Config+0xd0>)
 80008ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008ee:	6193      	str	r3, [r2, #24]
 80008f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000970 <SystemClock_Config+0xd0>)
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008f8:	603b      	str	r3, [r7, #0]
 80008fa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008fc:	bf00      	nop
 80008fe:	4b1c      	ldr	r3, [pc, #112]	@ (8000970 <SystemClock_Config+0xd0>)
 8000900:	699b      	ldr	r3, [r3, #24]
 8000902:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000906:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800090a:	d1f8      	bne.n	80008fe <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800090c:	2302      	movs	r3, #2
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000910:	2301      	movs	r3, #1
 8000912:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000914:	2340      	movs	r3, #64	@ 0x40
 8000916:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000918:	2300      	movs	r3, #0
 800091a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000920:	4618      	mov	r0, r3
 8000922:	f000 ffd3 	bl	80018cc <HAL_RCC_OscConfig>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800092c:	f000 f8de 	bl	8000aec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000930:	233f      	movs	r3, #63	@ 0x3f
 8000932:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000938:	2300      	movs	r3, #0
 800093a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800093c:	2300      	movs	r3, #0
 800093e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000940:	2300      	movs	r3, #0
 8000942:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000950:	1d3b      	adds	r3, r7, #4
 8000952:	2101      	movs	r1, #1
 8000954:	4618      	mov	r0, r3
 8000956:	f001 fc13 	bl	8002180 <HAL_RCC_ClockConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000960:	f000 f8c4 	bl	8000aec <Error_Handler>
  }
}
 8000964:	bf00      	nop
 8000966:	3770      	adds	r7, #112	@ 0x70
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	58000400 	.word	0x58000400
 8000970:	58024800 	.word	0x58024800

08000974 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
 8000988:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800098a:	4b53      	ldr	r3, [pc, #332]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	4a51      	ldr	r2, [pc, #324]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 8000992:	f043 0304 	orr.w	r3, r3, #4
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099a:	4b4f      	ldr	r3, [pc, #316]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	f003 0304 	and.w	r3, r3, #4
 80009a4:	613b      	str	r3, [r7, #16]
 80009a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b4b      	ldr	r3, [pc, #300]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	4a4a      	ldr	r2, [pc, #296]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b8:	4b47      	ldr	r3, [pc, #284]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	4b44      	ldr	r3, [pc, #272]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009cc:	4a42      	ldr	r2, [pc, #264]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009ce:	f043 0302 	orr.w	r3, r3, #2
 80009d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009d6:	4b40      	ldr	r3, [pc, #256]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009dc:	f003 0302 	and.w	r3, r3, #2
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80009e4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	4a3b      	ldr	r2, [pc, #236]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009f4:	4b38      	ldr	r3, [pc, #224]	@ (8000ad8 <MX_GPIO_Init+0x164>)
 80009f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(buzzer_GPIO_Port, buzzer_Pin, GPIO_PIN_RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2102      	movs	r1, #2
 8000a06:	4835      	ldr	r0, [pc, #212]	@ (8000adc <MX_GPIO_Init+0x168>)
 8000a08:	f000 febe 	bl	8001788 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000a0c:	2332      	movs	r3, #50	@ 0x32
 8000a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a10:	2302      	movs	r3, #2
 8000a12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a1c:	230b      	movs	r3, #11
 8000a1e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4619      	mov	r1, r3
 8000a26:	482e      	ldr	r0, [pc, #184]	@ (8000ae0 <MX_GPIO_Init+0x16c>)
 8000a28:	f000 fcfe 	bl	8001428 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000a2c:	2386      	movs	r3, #134	@ 0x86
 8000a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a30:	2302      	movs	r3, #2
 8000a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a3c:	230b      	movs	r3, #11
 8000a3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4619      	mov	r1, r3
 8000a46:	4827      	ldr	r0, [pc, #156]	@ (8000ae4 <MX_GPIO_Init+0x170>)
 8000a48:	f000 fcee 	bl	8001428 <HAL_GPIO_Init>

  /*Configure GPIO pin : buzzer_Pin */
  GPIO_InitStruct.Pin = buzzer_Pin;
 8000a4c:	2302      	movs	r3, #2
 8000a4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a54:	2300      	movs	r3, #0
 8000a56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(buzzer_GPIO_Port, &GPIO_InitStruct);
 8000a5c:	f107 0314 	add.w	r3, r7, #20
 8000a60:	4619      	mov	r1, r3
 8000a62:	481e      	ldr	r0, [pc, #120]	@ (8000adc <MX_GPIO_Init+0x168>)
 8000a64:	f000 fce0 	bl	8001428 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000a68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a76:	2300      	movs	r3, #0
 8000a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000a7a:	230b      	movs	r3, #11
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a7e:	f107 0314 	add.w	r3, r7, #20
 8000a82:	4619      	mov	r1, r3
 8000a84:	4815      	ldr	r0, [pc, #84]	@ (8000adc <MX_GPIO_Init+0x168>)
 8000a86:	f000 fccf 	bl	8001428 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000a8a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000a8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a90:	2302      	movs	r3, #2
 8000a92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a94:	2300      	movs	r3, #0
 8000a96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000a9c:	230a      	movs	r3, #10
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	480f      	ldr	r0, [pc, #60]	@ (8000ae4 <MX_GPIO_Init+0x170>)
 8000aa8:	f000 fcbe 	bl	8001428 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000aac:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aba:	2300      	movs	r3, #0
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000abe:	230b      	movs	r3, #11
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ac2:	f107 0314 	add.w	r3, r7, #20
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4807      	ldr	r0, [pc, #28]	@ (8000ae8 <MX_GPIO_Init+0x174>)
 8000aca:	f000 fcad 	bl	8001428 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ace:	bf00      	nop
 8000ad0:	3728      	adds	r7, #40	@ 0x28
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	58024400 	.word	0x58024400
 8000adc:	58020400 	.word	0x58020400
 8000ae0:	58020800 	.word	0x58020800
 8000ae4:	58020000 	.word	0x58020000
 8000ae8:	58021800 	.word	0x58021800

08000aec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af0:	b672      	cpsid	i
}
 8000af2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <Error_Handler+0x8>

08000af8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000afe:	4b0a      	ldr	r3, [pc, #40]	@ (8000b28 <HAL_MspInit+0x30>)
 8000b00:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b04:	4a08      	ldr	r2, [pc, #32]	@ (8000b28 <HAL_MspInit+0x30>)
 8000b06:	f043 0302 	orr.w	r3, r3, #2
 8000b0a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b0e:	4b06      	ldr	r3, [pc, #24]	@ (8000b28 <HAL_MspInit+0x30>)
 8000b10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b14:	f003 0302 	and.w	r3, r3, #2
 8000b18:	607b      	str	r3, [r7, #4]
 8000b1a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	58024400 	.word	0x58024400

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <NMI_Handler+0x4>

08000b34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b38:	bf00      	nop
 8000b3a:	e7fd      	b.n	8000b38 <HardFault_Handler+0x4>

08000b3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <MemManage_Handler+0x4>

08000b44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b48:	bf00      	nop
 8000b4a:	e7fd      	b.n	8000b48 <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	bf00      	nop
 8000b52:	e7fd      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b58:	bf00      	nop
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr

08000b62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7e:	b580      	push	{r7, lr}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b82:	f000 fa6f 	bl	8001064 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000b8e:	2000      	movs	r0, #0
 8000b90:	f000 f916 	bl	8000dc0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000b98:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000bd4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000b9c:	f7ff fde0 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ba0:	f7ff fd30 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba4:	480c      	ldr	r0, [pc, #48]	@ (8000bd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ba6:	490d      	ldr	r1, [pc, #52]	@ (8000bdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ba8:	4a0d      	ldr	r2, [pc, #52]	@ (8000be0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bac:	e002      	b.n	8000bb4 <LoopCopyDataInit>

08000bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb2:	3304      	adds	r3, #4

08000bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb8:	d3f9      	bcc.n	8000bae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bba:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bbc:	4c0a      	ldr	r4, [pc, #40]	@ (8000be8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc0:	e001      	b.n	8000bc6 <LoopFillZerobss>

08000bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc4:	3204      	adds	r2, #4

08000bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc8:	d3fb      	bcc.n	8000bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bca:	f003 f90d 	bl	8003de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bce:	f7ff fddf 	bl	8000790 <main>
  bx  lr
 8000bd2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bd4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000bd8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000bdc:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000be0:	08003e8c 	.word	0x08003e8c
  ldr r2, =_sbss
 8000be4:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000be8:	240000f8 	.word	0x240000f8

08000bec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bec:	e7fe      	b.n	8000bec <ADC3_IRQHandler>
	...

08000bf0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b08c      	sub	sp, #48	@ 0x30
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d009      	beq.n	8000c18 <BSP_LED_Init+0x28>
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d006      	beq.n	8000c18 <BSP_LED_Init+0x28>
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	2b02      	cmp	r3, #2
 8000c0e:	d003      	beq.n	8000c18 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000c10:	f06f 0301 	mvn.w	r3, #1
 8000c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000c16:	e055      	b.n	8000cc4 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000c18:	79fb      	ldrb	r3, [r7, #7]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d10f      	bne.n	8000c3e <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000c1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c24:	4a2a      	ldr	r2, [pc, #168]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c26:	f043 0302 	orr.w	r3, r3, #2
 8000c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c2e:	4b28      	ldr	r3, [pc, #160]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c34:	f003 0302 	and.w	r3, r3, #2
 8000c38:	617b      	str	r3, [r7, #20]
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	e021      	b.n	8000c82 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d10f      	bne.n	8000c64 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000c44:	4b22      	ldr	r3, [pc, #136]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4a:	4a21      	ldr	r2, [pc, #132]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c4c:	f043 0310 	orr.w	r3, r3, #16
 8000c50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c54:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5a:	f003 0310 	and.w	r3, r3, #16
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
 8000c62:	e00e      	b.n	8000c82 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000c64:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a19      	ldr	r2, [pc, #100]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c6c:	f043 0302 	orr.w	r3, r3, #2
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b16      	ldr	r3, [pc, #88]	@ (8000cd0 <BSP_LED_Init+0xe0>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0302 	and.w	r3, r3, #2
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	4a13      	ldr	r2, [pc, #76]	@ (8000cd4 <BSP_LED_Init+0xe4>)
 8000c86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c8a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c94:	2303      	movs	r3, #3
 8000c96:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000cd8 <BSP_LED_Init+0xe8>)
 8000c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca0:	f107 0218 	add.w	r2, r7, #24
 8000ca4:	4611      	mov	r1, r2
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 fbbe 	bl	8001428 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd8 <BSP_LED_Init+0xe8>)
 8000cb0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	4a07      	ldr	r2, [pc, #28]	@ (8000cd4 <BSP_LED_Init+0xe4>)
 8000cb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	f000 fd62 	bl	8001788 <HAL_GPIO_WritePin>
  }

  return ret;
 8000cc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3730      	adds	r7, #48	@ 0x30
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	58024400 	.word	0x58024400
 8000cd4:	08003e58 	.word	0x08003e58
 8000cd8:	2400000c 	.word	0x2400000c

08000cdc <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	460a      	mov	r2, r1
 8000ce6:	71fb      	strb	r3, [r7, #7]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000cec:	4b2e      	ldr	r3, [pc, #184]	@ (8000da8 <BSP_PB_Init+0xcc>)
 8000cee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8000da8 <BSP_PB_Init+0xcc>)
 8000cf4:	f043 0304 	orr.w	r3, r3, #4
 8000cf8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8000da8 <BSP_PB_Init+0xcc>)
 8000cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d02:	f003 0304 	and.w	r3, r3, #4
 8000d06:	60bb      	str	r3, [r7, #8]
 8000d08:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000d0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d0e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000d10:	2302      	movs	r3, #2
 8000d12:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d14:	2302      	movs	r3, #2
 8000d16:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000d18:	79bb      	ldrb	r3, [r7, #6]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d10c      	bne.n	8000d38 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000d22:	79fb      	ldrb	r3, [r7, #7]
 8000d24:	4a21      	ldr	r2, [pc, #132]	@ (8000dac <BSP_PB_Init+0xd0>)
 8000d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d2a:	f107 020c 	add.w	r2, r7, #12
 8000d2e:	4611      	mov	r1, r2
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 fb79 	bl	8001428 <HAL_GPIO_Init>
 8000d36:	e031      	b.n	8000d9c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000d38:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d3c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	4a1a      	ldr	r2, [pc, #104]	@ (8000dac <BSP_PB_Init+0xd0>)
 8000d42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d46:	f107 020c 	add.w	r2, r7, #12
 8000d4a:	4611      	mov	r1, r2
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f000 fb6b 	bl	8001428 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	00db      	lsls	r3, r3, #3
 8000d56:	4a16      	ldr	r2, [pc, #88]	@ (8000db0 <BSP_PB_Init+0xd4>)
 8000d58:	441a      	add	r2, r3
 8000d5a:	79fb      	ldrb	r3, [r7, #7]
 8000d5c:	4915      	ldr	r1, [pc, #84]	@ (8000db4 <BSP_PB_Init+0xd8>)
 8000d5e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d62:	4619      	mov	r1, r3
 8000d64:	4610      	mov	r0, r2
 8000d66:	f000 fb0e 	bl	8001386 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	4a10      	ldr	r2, [pc, #64]	@ (8000db0 <BSP_PB_Init+0xd4>)
 8000d70:	1898      	adds	r0, r3, r2
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	4a10      	ldr	r2, [pc, #64]	@ (8000db8 <BSP_PB_Init+0xdc>)
 8000d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	f000 fae3 	bl	8001348 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000d82:	2028      	movs	r0, #40	@ 0x28
 8000d84:	79fb      	ldrb	r3, [r7, #7]
 8000d86:	4a0d      	ldr	r2, [pc, #52]	@ (8000dbc <BSP_PB_Init+0xe0>)
 8000d88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4619      	mov	r1, r3
 8000d90:	f000 fa93 	bl	80012ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000d94:	2328      	movs	r3, #40	@ 0x28
 8000d96:	4618      	mov	r0, r3
 8000d98:	f000 faa9 	bl	80012ee <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3720      	adds	r7, #32
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	58024400 	.word	0x58024400
 8000dac:	24000018 	.word	0x24000018
 8000db0:	24000058 	.word	0x24000058
 8000db4:	08003e60 	.word	0x08003e60
 8000db8:	2400001c 	.word	0x2400001c
 8000dbc:	24000020 	.word	0x24000020

08000dc0 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	00db      	lsls	r3, r3, #3
 8000dce:	4a04      	ldr	r2, [pc, #16]	@ (8000de0 <BSP_PB_IRQHandler+0x20>)
 8000dd0:	4413      	add	r3, r2
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 faec 	bl	80013b0 <HAL_EXTI_IRQHandler>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	24000058 	.word	0x24000058

08000de4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000dee:	bf00      	nop
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d003      	beq.n	8000e1a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000e12:	f06f 0301 	mvn.w	r3, #1
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	e018      	b.n	8000e4c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2294      	movs	r2, #148	@ 0x94
 8000e1e:	fb02 f303 	mul.w	r3, r2, r3
 8000e22:	4a0d      	ldr	r2, [pc, #52]	@ (8000e58 <BSP_COM_Init+0x5c>)
 8000e24:	4413      	add	r3, r2
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f852 	bl	8000ed0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	2294      	movs	r2, #148	@ 0x94
 8000e30:	fb02 f303 	mul.w	r3, r2, r3
 8000e34:	4a08      	ldr	r2, [pc, #32]	@ (8000e58 <BSP_COM_Init+0x5c>)
 8000e36:	4413      	add	r3, r2
 8000e38:	6839      	ldr	r1, [r7, #0]
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f000 f80e 	bl	8000e5c <MX_USART3_Init>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d002      	beq.n	8000e4c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000e46:	f06f 0303 	mvn.w	r3, #3
 8000e4a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000e4c:	68fb      	ldr	r3, [r7, #12]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	24000060 	.word	0x24000060

08000e5c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b082      	sub	sp, #8
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000e66:	4b15      	ldr	r3, [pc, #84]	@ (8000ebc <MX_USART3_Init+0x60>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	220c      	movs	r2, #12
 8000e7a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	895b      	ldrh	r3, [r3, #10]
 8000e80:	461a      	mov	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	685a      	ldr	r2, [r3, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	891b      	ldrh	r3, [r3, #8]
 8000e92:	461a      	mov	r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	899b      	ldrh	r3, [r3, #12]
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000ea8:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000eaa:	6878      	ldr	r0, [r7, #4]
 8000eac:	f001 ffb2 	bl	8002e14 <HAL_UART_Init>
 8000eb0:	4603      	mov	r3, r0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	24000008 	.word	0x24000008

08000ec0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f7ff ff8d 	bl	8000de4 <BSP_PB_Callback>
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
	...

08000ed0 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b08a      	sub	sp, #40	@ 0x28
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000ed8:	4b27      	ldr	r3, [pc, #156]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ede:	4a26      	ldr	r2, [pc, #152]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000ee0:	f043 0308 	orr.w	r3, r3, #8
 8000ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee8:	4b23      	ldr	r3, [pc, #140]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eee:	f003 0308 	and.w	r3, r3, #8
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000ef6:	4b20      	ldr	r3, [pc, #128]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efc:	4a1e      	ldr	r2, [pc, #120]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000efe:	f043 0308 	orr.w	r3, r3, #8
 8000f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f06:	4b1c      	ldr	r3, [pc, #112]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	f003 0308 	and.w	r3, r3, #8
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000f14:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000f16:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f1a:	4a17      	ldr	r2, [pc, #92]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000f1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f20:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f24:	4b14      	ldr	r3, [pc, #80]	@ (8000f78 <COM1_MspInit+0xa8>)
 8000f26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000f32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f36:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f38:	2302      	movs	r3, #2
 8000f3a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000f44:	2307      	movs	r3, #7
 8000f46:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000f48:	f107 0314 	add.w	r3, r7, #20
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	480b      	ldr	r0, [pc, #44]	@ (8000f7c <COM1_MspInit+0xac>)
 8000f50:	f000 fa6a 	bl	8001428 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000f54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f58:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000f5e:	2307      	movs	r3, #7
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	4619      	mov	r1, r3
 8000f68:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <COM1_MspInit+0xac>)
 8000f6a:	f000 fa5d 	bl	8001428 <HAL_GPIO_Init>
}
 8000f6e:	bf00      	nop
 8000f70:	3728      	adds	r7, #40	@ 0x28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	58024400 	.word	0x58024400
 8000f7c:	58020c00 	.word	0x58020c00

08000f80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f86:	2003      	movs	r0, #3
 8000f88:	f000 f98c 	bl	80012a4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f8c:	f001 faae 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 8000f90:	4602      	mov	r2, r0
 8000f92:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_Init+0x68>)
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	0a1b      	lsrs	r3, r3, #8
 8000f98:	f003 030f 	and.w	r3, r3, #15
 8000f9c:	4913      	ldr	r1, [pc, #76]	@ (8000fec <HAL_Init+0x6c>)
 8000f9e:	5ccb      	ldrb	r3, [r1, r3]
 8000fa0:	f003 031f 	and.w	r3, r3, #31
 8000fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fa8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000faa:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe8 <HAL_Init+0x68>)
 8000fac:	699b      	ldr	r3, [r3, #24]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	4a0e      	ldr	r2, [pc, #56]	@ (8000fec <HAL_Init+0x6c>)
 8000fb4:	5cd3      	ldrb	r3, [r2, r3]
 8000fb6:	f003 031f 	and.w	r3, r3, #31
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8000fc0:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff0 <HAL_Init+0x70>)
 8000fc2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff4 <HAL_Init+0x74>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f000 f814 	bl	8000ff8 <HAL_InitTick>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	e002      	b.n	8000fe0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fda:	f7ff fd8d 	bl	8000af8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fde:	2300      	movs	r3, #0
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	58024400 	.word	0x58024400
 8000fec:	08003e48 	.word	0x08003e48
 8000ff0:	24000004 	.word	0x24000004
 8000ff4:	24000000 	.word	0x24000000

08000ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001000:	4b15      	ldr	r3, [pc, #84]	@ (8001058 <HAL_InitTick+0x60>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d101      	bne.n	800100c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e021      	b.n	8001050 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800100c:	4b13      	ldr	r3, [pc, #76]	@ (800105c <HAL_InitTick+0x64>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b11      	ldr	r3, [pc, #68]	@ (8001058 <HAL_InitTick+0x60>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800101a:	fbb3 f3f1 	udiv	r3, r3, r1
 800101e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001022:	4618      	mov	r0, r3
 8001024:	f000 f971 	bl	800130a <HAL_SYSTICK_Config>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e00e      	b.n	8001050 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b0f      	cmp	r3, #15
 8001036:	d80a      	bhi.n	800104e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001038:	2200      	movs	r2, #0
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	f04f 30ff 	mov.w	r0, #4294967295
 8001040:	f000 f93b 	bl	80012ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001044:	4a06      	ldr	r2, [pc, #24]	@ (8001060 <HAL_InitTick+0x68>)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800104a:	2300      	movs	r3, #0
 800104c:	e000      	b.n	8001050 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800104e:	2301      	movs	r3, #1
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	24000028 	.word	0x24000028
 800105c:	24000000 	.word	0x24000000
 8001060:	24000024 	.word	0x24000024

08001064 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <HAL_IncTick+0x20>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	461a      	mov	r2, r3
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <HAL_IncTick+0x24>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	4413      	add	r3, r2
 8001074:	4a04      	ldr	r2, [pc, #16]	@ (8001088 <HAL_IncTick+0x24>)
 8001076:	6013      	str	r3, [r2, #0]
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	24000028 	.word	0x24000028
 8001088:	240000f4 	.word	0x240000f4

0800108c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  return uwTick;
 8001090:	4b03      	ldr	r3, [pc, #12]	@ (80010a0 <HAL_GetTick+0x14>)
 8001092:	681b      	ldr	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	240000f4 	.word	0x240000f4

080010a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010ac:	f7ff ffee 	bl	800108c <HAL_GetTick>
 80010b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010bc:	d005      	beq.n	80010ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010be:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <HAL_Delay+0x44>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	461a      	mov	r2, r3
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	4413      	add	r3, r2
 80010c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010ca:	bf00      	nop
 80010cc:	f7ff ffde 	bl	800108c <HAL_GetTick>
 80010d0:	4602      	mov	r2, r0
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	68fa      	ldr	r2, [r7, #12]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d8f7      	bhi.n	80010cc <HAL_Delay+0x28>
  {
  }
}
 80010dc:	bf00      	nop
 80010de:	bf00      	nop
 80010e0:	3710      	adds	r7, #16
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	24000028 	.word	0x24000028

080010ec <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <HAL_GetREVID+0x14>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	0c1b      	lsrs	r3, r3, #16
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr
 8001100:	5c001000 	.word	0x5c001000

08001104 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f003 0307 	and.w	r3, r3, #7
 8001112:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001114:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <__NVIC_SetPriorityGrouping+0x40>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800111a:	68ba      	ldr	r2, [r7, #8]
 800111c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001120:	4013      	ands	r3, r2
 8001122:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <__NVIC_SetPriorityGrouping+0x44>)
 800112e:	4313      	orrs	r3, r2
 8001130:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001132:	4a04      	ldr	r2, [pc, #16]	@ (8001144 <__NVIC_SetPriorityGrouping+0x40>)
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	60d3      	str	r3, [r2, #12]
}
 8001138:	bf00      	nop
 800113a:	3714      	adds	r7, #20
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	e000ed00 	.word	0xe000ed00
 8001148:	05fa0000 	.word	0x05fa0000

0800114c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001150:	4b04      	ldr	r3, [pc, #16]	@ (8001164 <__NVIC_GetPriorityGrouping+0x18>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	0a1b      	lsrs	r3, r3, #8
 8001156:	f003 0307 	and.w	r3, r3, #7
}
 800115a:	4618      	mov	r0, r3
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	e000ed00 	.word	0xe000ed00

08001168 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001176:	2b00      	cmp	r3, #0
 8001178:	db0b      	blt.n	8001192 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	f003 021f 	and.w	r2, r3, #31
 8001180:	4907      	ldr	r1, [pc, #28]	@ (80011a0 <__NVIC_EnableIRQ+0x38>)
 8001182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001186:	095b      	lsrs	r3, r3, #5
 8001188:	2001      	movs	r0, #1
 800118a:	fa00 f202 	lsl.w	r2, r0, r2
 800118e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	e000e100 	.word	0xe000e100

080011a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	6039      	str	r1, [r7, #0]
 80011ae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	db0a      	blt.n	80011ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	490c      	ldr	r1, [pc, #48]	@ (80011f0 <__NVIC_SetPriority+0x4c>)
 80011be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c2:	0112      	lsls	r2, r2, #4
 80011c4:	b2d2      	uxtb	r2, r2
 80011c6:	440b      	add	r3, r1
 80011c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011cc:	e00a      	b.n	80011e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4908      	ldr	r1, [pc, #32]	@ (80011f4 <__NVIC_SetPriority+0x50>)
 80011d4:	88fb      	ldrh	r3, [r7, #6]
 80011d6:	f003 030f 	and.w	r3, r3, #15
 80011da:	3b04      	subs	r3, #4
 80011dc:	0112      	lsls	r2, r2, #4
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	440b      	add	r3, r1
 80011e2:	761a      	strb	r2, [r3, #24]
}
 80011e4:	bf00      	nop
 80011e6:	370c      	adds	r7, #12
 80011e8:	46bd      	mov	sp, r7
 80011ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ee:	4770      	bx	lr
 80011f0:	e000e100 	.word	0xe000e100
 80011f4:	e000ed00 	.word	0xe000ed00

080011f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b089      	sub	sp, #36	@ 0x24
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800120c:	69fb      	ldr	r3, [r7, #28]
 800120e:	f1c3 0307 	rsb	r3, r3, #7
 8001212:	2b04      	cmp	r3, #4
 8001214:	bf28      	it	cs
 8001216:	2304      	movcs	r3, #4
 8001218:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	3304      	adds	r3, #4
 800121e:	2b06      	cmp	r3, #6
 8001220:	d902      	bls.n	8001228 <NVIC_EncodePriority+0x30>
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	3b03      	subs	r3, #3
 8001226:	e000      	b.n	800122a <NVIC_EncodePriority+0x32>
 8001228:	2300      	movs	r3, #0
 800122a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800122c:	f04f 32ff 	mov.w	r2, #4294967295
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43da      	mvns	r2, r3
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	401a      	ands	r2, r3
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001240:	f04f 31ff 	mov.w	r1, #4294967295
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	fa01 f303 	lsl.w	r3, r1, r3
 800124a:	43d9      	mvns	r1, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001250:	4313      	orrs	r3, r2
         );
}
 8001252:	4618      	mov	r0, r3
 8001254:	3724      	adds	r7, #36	@ 0x24
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001270:	d301      	bcc.n	8001276 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001272:	2301      	movs	r3, #1
 8001274:	e00f      	b.n	8001296 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001276:	4a0a      	ldr	r2, [pc, #40]	@ (80012a0 <SysTick_Config+0x40>)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	3b01      	subs	r3, #1
 800127c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800127e:	210f      	movs	r1, #15
 8001280:	f04f 30ff 	mov.w	r0, #4294967295
 8001284:	f7ff ff8e 	bl	80011a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001288:	4b05      	ldr	r3, [pc, #20]	@ (80012a0 <SysTick_Config+0x40>)
 800128a:	2200      	movs	r2, #0
 800128c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800128e:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <SysTick_Config+0x40>)
 8001290:	2207      	movs	r2, #7
 8001292:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	e000e010 	.word	0xe000e010

080012a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012ac:	6878      	ldr	r0, [r7, #4]
 80012ae:	f7ff ff29 	bl	8001104 <__NVIC_SetPriorityGrouping>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b086      	sub	sp, #24
 80012be:	af00      	add	r7, sp, #0
 80012c0:	4603      	mov	r3, r0
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012c8:	f7ff ff40 	bl	800114c <__NVIC_GetPriorityGrouping>
 80012cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	68b9      	ldr	r1, [r7, #8]
 80012d2:	6978      	ldr	r0, [r7, #20]
 80012d4:	f7ff ff90 	bl	80011f8 <NVIC_EncodePriority>
 80012d8:	4602      	mov	r2, r0
 80012da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012de:	4611      	mov	r1, r2
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff ff5f 	bl	80011a4 <__NVIC_SetPriority>
}
 80012e6:	bf00      	nop
 80012e8:	3718      	adds	r7, #24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	4603      	mov	r3, r0
 80012f6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff ff33 	bl	8001168 <__NVIC_EnableIRQ>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff ffa4 	bl	8001260 <SysTick_Config>
 8001318:	4603      	mov	r3, r0
}
 800131a:	4618      	mov	r0, r3
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <HAL_GetCurrentCPUID+0x20>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001330:	2b70      	cmp	r3, #112	@ 0x70
 8001332:	d101      	bne.n	8001338 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8001334:	2303      	movs	r3, #3
 8001336:	e000      	b.n	800133a <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8001338:	2301      	movs	r3, #1
  }
}
 800133a:	4618      	mov	r0, r3
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001348:	b480      	push	{r7}
 800134a:	b087      	sub	sp, #28
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	460b      	mov	r3, r1
 8001352:	607a      	str	r2, [r7, #4]
 8001354:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001356:	2300      	movs	r3, #0
 8001358:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001360:	2301      	movs	r3, #1
 8001362:	e00a      	b.n	800137a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001364:	7afb      	ldrb	r3, [r7, #11]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d103      	bne.n	8001372 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	687a      	ldr	r2, [r7, #4]
 800136e:	605a      	str	r2, [r3, #4]
      break;
 8001370:	e002      	b.n	8001378 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	75fb      	strb	r3, [r7, #23]
      break;
 8001376:	bf00      	nop
  }

  return status;
 8001378:	7dfb      	ldrb	r3, [r7, #23]
}
 800137a:	4618      	mov	r0, r3
 800137c:	371c      	adds	r7, #28
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
 800138e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d101      	bne.n	800139a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e003      	b.n	80013a2 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	683a      	ldr	r2, [r7, #0]
 800139e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80013a0:	2300      	movs	r3, #0
  }
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
	...

080013b0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	0c1b      	lsrs	r3, r3, #16
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f003 031f 	and.w	r3, r3, #31
 80013cc:	2201      	movs	r2, #1
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80013d4:	f7ff ffa6 	bl	8001324 <HAL_GetCurrentCPUID>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b03      	cmp	r3, #3
 80013dc:	d105      	bne.n	80013ea <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	011a      	lsls	r2, r3, #4
 80013e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001420 <HAL_EXTI_IRQHandler+0x70>)
 80013e4:	4413      	add	r3, r2
 80013e6:	617b      	str	r3, [r7, #20]
 80013e8:	e004      	b.n	80013f4 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	011a      	lsls	r2, r3, #4
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <HAL_EXTI_IRQHandler+0x74>)
 80013f0:	4413      	add	r3, r2
 80013f2:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	4013      	ands	r3, r2
 80013fc:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80013fe:	68bb      	ldr	r3, [r7, #8]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d009      	beq.n	8001418 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d002      	beq.n	8001418 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	4798      	blx	r3
    }
  }
}
 8001418:	bf00      	nop
 800141a:	3718      	adds	r7, #24
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	58000088 	.word	0x58000088
 8001424:	580000c8 	.word	0x580000c8

08001428 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001428:	b480      	push	{r7}
 800142a:	b089      	sub	sp, #36	@ 0x24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001432:	2300      	movs	r3, #0
 8001434:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001436:	4b89      	ldr	r3, [pc, #548]	@ (800165c <HAL_GPIO_Init+0x234>)
 8001438:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800143a:	e194      	b.n	8001766 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	2101      	movs	r1, #1
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	fa01 f303 	lsl.w	r3, r1, r3
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	2b00      	cmp	r3, #0
 8001450:	f000 8186 	beq.w	8001760 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f003 0303 	and.w	r3, r3, #3
 800145c:	2b01      	cmp	r3, #1
 800145e:	d005      	beq.n	800146c <HAL_GPIO_Init+0x44>
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f003 0303 	and.w	r3, r3, #3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d130      	bne.n	80014ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	005b      	lsls	r3, r3, #1
 8001476:	2203      	movs	r2, #3
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	43db      	mvns	r3, r3
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	4013      	ands	r3, r2
 8001482:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68da      	ldr	r2, [r3, #12]
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	69ba      	ldr	r2, [r7, #24]
 8001492:	4313      	orrs	r3, r2
 8001494:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014a2:	2201      	movs	r2, #1
 80014a4:	69fb      	ldr	r3, [r7, #28]
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	091b      	lsrs	r3, r3, #4
 80014b8:	f003 0201 	and.w	r2, r3, #1
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	fa02 f303 	lsl.w	r3, r2, r3
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	69ba      	ldr	r2, [r7, #24]
 80014cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f003 0303 	and.w	r3, r3, #3
 80014d6:	2b03      	cmp	r3, #3
 80014d8:	d017      	beq.n	800150a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80014e0:	69fb      	ldr	r3, [r7, #28]
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	2203      	movs	r2, #3
 80014e6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	4013      	ands	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	689a      	ldr	r2, [r3, #8]
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	4313      	orrs	r3, r2
 8001502:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f003 0303 	and.w	r3, r3, #3
 8001512:	2b02      	cmp	r3, #2
 8001514:	d123      	bne.n	800155e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	08da      	lsrs	r2, r3, #3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3208      	adds	r2, #8
 800151e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001522:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f003 0307 	and.w	r3, r3, #7
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	220f      	movs	r2, #15
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43db      	mvns	r3, r3
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	4013      	ands	r3, r2
 8001538:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	691a      	ldr	r2, [r3, #16]
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	f003 0307 	and.w	r3, r3, #7
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	fa02 f303 	lsl.w	r3, r2, r3
 800154a:	69ba      	ldr	r2, [r7, #24]
 800154c:	4313      	orrs	r3, r2
 800154e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001550:	69fb      	ldr	r3, [r7, #28]
 8001552:	08da      	lsrs	r2, r3, #3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	3208      	adds	r2, #8
 8001558:	69b9      	ldr	r1, [r7, #24]
 800155a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	2203      	movs	r2, #3
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	4013      	ands	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f003 0203 	and.w	r2, r3, #3
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800159a:	2b00      	cmp	r3, #0
 800159c:	f000 80e0 	beq.w	8001760 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015a0:	4b2f      	ldr	r3, [pc, #188]	@ (8001660 <HAL_GPIO_Init+0x238>)
 80015a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015a6:	4a2e      	ldr	r2, [pc, #184]	@ (8001660 <HAL_GPIO_Init+0x238>)
 80015a8:	f043 0302 	orr.w	r3, r3, #2
 80015ac:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80015b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <HAL_GPIO_Init+0x238>)
 80015b2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	60fb      	str	r3, [r7, #12]
 80015bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015be:	4a29      	ldr	r2, [pc, #164]	@ (8001664 <HAL_GPIO_Init+0x23c>)
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	089b      	lsrs	r3, r3, #2
 80015c4:	3302      	adds	r3, #2
 80015c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80015cc:	69fb      	ldr	r3, [r7, #28]
 80015ce:	f003 0303 	and.w	r3, r3, #3
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	220f      	movs	r2, #15
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	43db      	mvns	r3, r3
 80015dc:	69ba      	ldr	r2, [r7, #24]
 80015de:	4013      	ands	r3, r2
 80015e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a20      	ldr	r2, [pc, #128]	@ (8001668 <HAL_GPIO_Init+0x240>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d052      	beq.n	8001690 <HAL_GPIO_Init+0x268>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a1f      	ldr	r2, [pc, #124]	@ (800166c <HAL_GPIO_Init+0x244>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d031      	beq.n	8001656 <HAL_GPIO_Init+0x22e>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4a1e      	ldr	r2, [pc, #120]	@ (8001670 <HAL_GPIO_Init+0x248>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d02b      	beq.n	8001652 <HAL_GPIO_Init+0x22a>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4a1d      	ldr	r2, [pc, #116]	@ (8001674 <HAL_GPIO_Init+0x24c>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d025      	beq.n	800164e <HAL_GPIO_Init+0x226>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a1c      	ldr	r2, [pc, #112]	@ (8001678 <HAL_GPIO_Init+0x250>)
 8001606:	4293      	cmp	r3, r2
 8001608:	d01f      	beq.n	800164a <HAL_GPIO_Init+0x222>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a1b      	ldr	r2, [pc, #108]	@ (800167c <HAL_GPIO_Init+0x254>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d019      	beq.n	8001646 <HAL_GPIO_Init+0x21e>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	4a1a      	ldr	r2, [pc, #104]	@ (8001680 <HAL_GPIO_Init+0x258>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d013      	beq.n	8001642 <HAL_GPIO_Init+0x21a>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4a19      	ldr	r2, [pc, #100]	@ (8001684 <HAL_GPIO_Init+0x25c>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d00d      	beq.n	800163e <HAL_GPIO_Init+0x216>
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4a18      	ldr	r2, [pc, #96]	@ (8001688 <HAL_GPIO_Init+0x260>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d007      	beq.n	800163a <HAL_GPIO_Init+0x212>
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4a17      	ldr	r2, [pc, #92]	@ (800168c <HAL_GPIO_Init+0x264>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d101      	bne.n	8001636 <HAL_GPIO_Init+0x20e>
 8001632:	2309      	movs	r3, #9
 8001634:	e02d      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 8001636:	230a      	movs	r3, #10
 8001638:	e02b      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 800163a:	2308      	movs	r3, #8
 800163c:	e029      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 800163e:	2307      	movs	r3, #7
 8001640:	e027      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 8001642:	2306      	movs	r3, #6
 8001644:	e025      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 8001646:	2305      	movs	r3, #5
 8001648:	e023      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 800164a:	2304      	movs	r3, #4
 800164c:	e021      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 800164e:	2303      	movs	r3, #3
 8001650:	e01f      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 8001652:	2302      	movs	r3, #2
 8001654:	e01d      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 8001656:	2301      	movs	r3, #1
 8001658:	e01b      	b.n	8001692 <HAL_GPIO_Init+0x26a>
 800165a:	bf00      	nop
 800165c:	58000080 	.word	0x58000080
 8001660:	58024400 	.word	0x58024400
 8001664:	58000400 	.word	0x58000400
 8001668:	58020000 	.word	0x58020000
 800166c:	58020400 	.word	0x58020400
 8001670:	58020800 	.word	0x58020800
 8001674:	58020c00 	.word	0x58020c00
 8001678:	58021000 	.word	0x58021000
 800167c:	58021400 	.word	0x58021400
 8001680:	58021800 	.word	0x58021800
 8001684:	58021c00 	.word	0x58021c00
 8001688:	58022000 	.word	0x58022000
 800168c:	58022400 	.word	0x58022400
 8001690:	2300      	movs	r3, #0
 8001692:	69fa      	ldr	r2, [r7, #28]
 8001694:	f002 0203 	and.w	r2, r2, #3
 8001698:	0092      	lsls	r2, r2, #2
 800169a:	4093      	lsls	r3, r2
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	4313      	orrs	r3, r2
 80016a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016a2:	4938      	ldr	r1, [pc, #224]	@ (8001784 <HAL_GPIO_Init+0x35c>)
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	089b      	lsrs	r3, r3, #2
 80016a8:	3302      	adds	r3, #2
 80016aa:	69ba      	ldr	r2, [r7, #24]
 80016ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	43db      	mvns	r3, r3
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	4013      	ands	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d003      	beq.n	80016d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80016ce:	69ba      	ldr	r2, [r7, #24]
 80016d0:	693b      	ldr	r3, [r7, #16]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80016d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80016de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	43db      	mvns	r3, r3
 80016ea:	69ba      	ldr	r2, [r7, #24]
 80016ec:	4013      	ands	r3, r2
 80016ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d003      	beq.n	8001704 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	4313      	orrs	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001704:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800170c:	697b      	ldr	r3, [r7, #20]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	43db      	mvns	r3, r3
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4013      	ands	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001724:	2b00      	cmp	r3, #0
 8001726:	d003      	beq.n	8001730 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	4313      	orrs	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	43db      	mvns	r3, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4013      	ands	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d003      	beq.n	800175a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	4313      	orrs	r3, r2
 8001758:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	3301      	adds	r3, #1
 8001764:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	fa22 f303 	lsr.w	r3, r2, r3
 8001770:	2b00      	cmp	r3, #0
 8001772:	f47f ae63 	bne.w	800143c <HAL_GPIO_Init+0x14>
  }
}
 8001776:	bf00      	nop
 8001778:	bf00      	nop
 800177a:	3724      	adds	r7, #36	@ 0x24
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	58000400 	.word	0x58000400

08001788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	460b      	mov	r3, r1
 8001792:	807b      	strh	r3, [r7, #2]
 8001794:	4613      	mov	r3, r2
 8001796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001798:	787b      	ldrb	r3, [r7, #1]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800179e:	887a      	ldrh	r2, [r7, #2]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80017a4:	e003      	b.n	80017ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80017a6:	887b      	ldrh	r3, [r7, #2]
 80017a8:	041a      	lsls	r2, r3, #16
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	619a      	str	r2, [r3, #24]
}
 80017ae:	bf00      	nop
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
	...

080017bc <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80017c4:	4a08      	ldr	r2, [pc, #32]	@ (80017e8 <HAL_HSEM_FastTake+0x2c>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	3320      	adds	r3, #32
 80017ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ce:	4a07      	ldr	r2, [pc, #28]	@ (80017ec <HAL_HSEM_FastTake+0x30>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d101      	bne.n	80017d8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80017d4:	2300      	movs	r3, #0
 80017d6:	e000      	b.n	80017da <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
}
 80017da:	4618      	mov	r0, r3
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	58026400 	.word	0x58026400
 80017ec:	80000300 	.word	0x80000300

080017f0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80017fa:	4906      	ldr	r1, [pc, #24]	@ (8001814 <HAL_HSEM_Release+0x24>)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	58026400 	.word	0x58026400

08001818 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001820:	4b29      	ldr	r3, [pc, #164]	@ (80018c8 <HAL_PWREx_ConfigSupply+0xb0>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	2b06      	cmp	r3, #6
 800182a:	d00a      	beq.n	8001842 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800182c:	4b26      	ldr	r3, [pc, #152]	@ (80018c8 <HAL_PWREx_ConfigSupply+0xb0>)
 800182e:	68db      	ldr	r3, [r3, #12]
 8001830:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	429a      	cmp	r2, r3
 8001838:	d001      	beq.n	800183e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800183a:	2301      	movs	r3, #1
 800183c:	e040      	b.n	80018c0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	e03e      	b.n	80018c0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001842:	4b21      	ldr	r3, [pc, #132]	@ (80018c8 <HAL_PWREx_ConfigSupply+0xb0>)
 8001844:	68db      	ldr	r3, [r3, #12]
 8001846:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800184a:	491f      	ldr	r1, [pc, #124]	@ (80018c8 <HAL_PWREx_ConfigSupply+0xb0>)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4313      	orrs	r3, r2
 8001850:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001852:	f7ff fc1b 	bl	800108c <HAL_GetTick>
 8001856:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001858:	e009      	b.n	800186e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800185a:	f7ff fc17 	bl	800108c <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001868:	d901      	bls.n	800186e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e028      	b.n	80018c0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800186e:	4b16      	ldr	r3, [pc, #88]	@ (80018c8 <HAL_PWREx_ConfigSupply+0xb0>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001876:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800187a:	d1ee      	bne.n	800185a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2b1e      	cmp	r3, #30
 8001880:	d008      	beq.n	8001894 <HAL_PWREx_ConfigSupply+0x7c>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b2e      	cmp	r3, #46	@ 0x2e
 8001886:	d005      	beq.n	8001894 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2b1d      	cmp	r3, #29
 800188c:	d002      	beq.n	8001894 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b2d      	cmp	r3, #45	@ 0x2d
 8001892:	d114      	bne.n	80018be <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001894:	f7ff fbfa 	bl	800108c <HAL_GetTick>
 8001898:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800189a:	e009      	b.n	80018b0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800189c:	f7ff fbf6 	bl	800108c <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80018aa:	d901      	bls.n	80018b0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e007      	b.n	80018c0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <HAL_PWREx_ConfigSupply+0xb0>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018bc:	d1ee      	bne.n	800189c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	58024800 	.word	0x58024800

080018cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08c      	sub	sp, #48	@ 0x30
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d102      	bne.n	80018e0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	f000 bc48 	b.w	8002170 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0301 	and.w	r3, r3, #1
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f000 8088 	beq.w	80019fe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ee:	4b99      	ldr	r3, [pc, #612]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80018f8:	4b96      	ldr	r3, [pc, #600]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 80018fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80018fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001900:	2b10      	cmp	r3, #16
 8001902:	d007      	beq.n	8001914 <HAL_RCC_OscConfig+0x48>
 8001904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001906:	2b18      	cmp	r3, #24
 8001908:	d111      	bne.n	800192e <HAL_RCC_OscConfig+0x62>
 800190a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d10c      	bne.n	800192e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001914:	4b8f      	ldr	r3, [pc, #572]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191c:	2b00      	cmp	r3, #0
 800191e:	d06d      	beq.n	80019fc <HAL_RCC_OscConfig+0x130>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d169      	bne.n	80019fc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	f000 bc21 	b.w	8002170 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001936:	d106      	bne.n	8001946 <HAL_RCC_OscConfig+0x7a>
 8001938:	4b86      	ldr	r3, [pc, #536]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a85      	ldr	r2, [pc, #532]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 800193e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	e02e      	b.n	80019a4 <HAL_RCC_OscConfig+0xd8>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10c      	bne.n	8001968 <HAL_RCC_OscConfig+0x9c>
 800194e:	4b81      	ldr	r3, [pc, #516]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a80      	ldr	r2, [pc, #512]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	4b7e      	ldr	r3, [pc, #504]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4a7d      	ldr	r2, [pc, #500]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001960:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001964:	6013      	str	r3, [r2, #0]
 8001966:	e01d      	b.n	80019a4 <HAL_RCC_OscConfig+0xd8>
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001970:	d10c      	bne.n	800198c <HAL_RCC_OscConfig+0xc0>
 8001972:	4b78      	ldr	r3, [pc, #480]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a77      	ldr	r2, [pc, #476]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001978:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	4b75      	ldr	r3, [pc, #468]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a74      	ldr	r2, [pc, #464]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001988:	6013      	str	r3, [r2, #0]
 800198a:	e00b      	b.n	80019a4 <HAL_RCC_OscConfig+0xd8>
 800198c:	4b71      	ldr	r3, [pc, #452]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a70      	ldr	r2, [pc, #448]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001992:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	4b6e      	ldr	r3, [pc, #440]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a6d      	ldr	r2, [pc, #436]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 800199e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d013      	beq.n	80019d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019ac:	f7ff fb6e 	bl	800108c <HAL_GetTick>
 80019b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019b2:	e008      	b.n	80019c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019b4:	f7ff fb6a 	bl	800108c <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b64      	cmp	r3, #100	@ 0x64
 80019c0:	d901      	bls.n	80019c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e3d4      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019c6:	4b63      	ldr	r3, [pc, #396]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d0f0      	beq.n	80019b4 <HAL_RCC_OscConfig+0xe8>
 80019d2:	e014      	b.n	80019fe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff fb5a 	bl	800108c <HAL_GetTick>
 80019d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019dc:	f7ff fb56 	bl	800108c <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b64      	cmp	r3, #100	@ 0x64
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e3c0      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80019ee:	4b59      	ldr	r3, [pc, #356]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x110>
 80019fa:	e000      	b.n	80019fe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0302 	and.w	r3, r3, #2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	f000 80ca 	beq.w	8001ba0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a0c:	4b51      	ldr	r3, [pc, #324]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a14:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a16:	4b4f      	ldr	r3, [pc, #316]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001a1c:	6a3b      	ldr	r3, [r7, #32]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d007      	beq.n	8001a32 <HAL_RCC_OscConfig+0x166>
 8001a22:	6a3b      	ldr	r3, [r7, #32]
 8001a24:	2b18      	cmp	r3, #24
 8001a26:	d156      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x20a>
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f003 0303 	and.w	r3, r3, #3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d151      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a32:	4b48      	ldr	r3, [pc, #288]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d005      	beq.n	8001a4a <HAL_RCC_OscConfig+0x17e>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e392      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a4a:	4b42      	ldr	r3, [pc, #264]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f023 0219 	bic.w	r2, r3, #25
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68db      	ldr	r3, [r3, #12]
 8001a56:	493f      	ldr	r1, [pc, #252]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a58:	4313      	orrs	r3, r2
 8001a5a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a5c:	f7ff fb16 	bl	800108c <HAL_GetTick>
 8001a60:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a64:	f7ff fb12 	bl	800108c <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e37c      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a76:	4b37      	ldr	r3, [pc, #220]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0304 	and.w	r3, r3, #4
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d0f0      	beq.n	8001a64 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a82:	f7ff fb33 	bl	80010ec <HAL_GetREVID>
 8001a86:	4603      	mov	r3, r0
 8001a88:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d817      	bhi.n	8001ac0 <HAL_RCC_OscConfig+0x1f4>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	2b40      	cmp	r3, #64	@ 0x40
 8001a96:	d108      	bne.n	8001aaa <HAL_RCC_OscConfig+0x1de>
 8001a98:	4b2e      	ldr	r3, [pc, #184]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001aa0:	4a2c      	ldr	r2, [pc, #176]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001aa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001aa6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001aa8:	e07a      	b.n	8001ba0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aaa:	4b2a      	ldr	r3, [pc, #168]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	031b      	lsls	r3, r3, #12
 8001ab8:	4926      	ldr	r1, [pc, #152]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001abe:	e06f      	b.n	8001ba0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ac0:	4b24      	ldr	r3, [pc, #144]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	4921      	ldr	r1, [pc, #132]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ad4:	e064      	b.n	8001ba0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d047      	beq.n	8001b6e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001ade:	4b1d      	ldr	r3, [pc, #116]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f023 0219 	bic.w	r2, r3, #25
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	491a      	ldr	r1, [pc, #104]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af0:	f7ff facc 	bl	800108c <HAL_GetTick>
 8001af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001af6:	e008      	b.n	8001b0a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af8:	f7ff fac8 	bl	800108c <HAL_GetTick>
 8001afc:	4602      	mov	r2, r0
 8001afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d901      	bls.n	8001b0a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001b06:	2303      	movs	r3, #3
 8001b08:	e332      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001b0a:	4b12      	ldr	r3, [pc, #72]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0304 	and.w	r3, r3, #4
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d0f0      	beq.n	8001af8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b16:	f7ff fae9 	bl	80010ec <HAL_GetREVID>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d819      	bhi.n	8001b58 <HAL_RCC_OscConfig+0x28c>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	2b40      	cmp	r3, #64	@ 0x40
 8001b2a:	d108      	bne.n	8001b3e <HAL_RCC_OscConfig+0x272>
 8001b2c:	4b09      	ldr	r3, [pc, #36]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001b34:	4a07      	ldr	r2, [pc, #28]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b3a:	6053      	str	r3, [r2, #4]
 8001b3c:	e030      	b.n	8001ba0 <HAL_RCC_OscConfig+0x2d4>
 8001b3e:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	691b      	ldr	r3, [r3, #16]
 8001b4a:	031b      	lsls	r3, r3, #12
 8001b4c:	4901      	ldr	r1, [pc, #4]	@ (8001b54 <HAL_RCC_OscConfig+0x288>)
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	604b      	str	r3, [r1, #4]
 8001b52:	e025      	b.n	8001ba0 <HAL_RCC_OscConfig+0x2d4>
 8001b54:	58024400 	.word	0x58024400
 8001b58:	4b9a      	ldr	r3, [pc, #616]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	691b      	ldr	r3, [r3, #16]
 8001b64:	061b      	lsls	r3, r3, #24
 8001b66:	4997      	ldr	r1, [pc, #604]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	604b      	str	r3, [r1, #4]
 8001b6c:	e018      	b.n	8001ba0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b6e:	4b95      	ldr	r3, [pc, #596]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a94      	ldr	r2, [pc, #592]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7a:	f7ff fa87 	bl	800108c <HAL_GetTick>
 8001b7e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b80:	e008      	b.n	8001b94 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b82:	f7ff fa83 	bl	800108c <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d901      	bls.n	8001b94 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001b90:	2303      	movs	r3, #3
 8001b92:	e2ed      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001b94:	4b8b      	ldr	r3, [pc, #556]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1f0      	bne.n	8001b82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f003 0310 	and.w	r3, r3, #16
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f000 80a9 	beq.w	8001d00 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bae:	4b85      	ldr	r3, [pc, #532]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001bb0:	691b      	ldr	r3, [r3, #16]
 8001bb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001bb6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001bb8:	4b82      	ldr	r3, [pc, #520]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bbc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	d007      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x308>
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	2b18      	cmp	r3, #24
 8001bc8:	d13a      	bne.n	8001c40 <HAL_RCC_OscConfig+0x374>
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d135      	bne.n	8001c40 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001bd4:	4b7b      	ldr	r3, [pc, #492]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d005      	beq.n	8001bec <HAL_RCC_OscConfig+0x320>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	2b80      	cmp	r3, #128	@ 0x80
 8001be6:	d001      	beq.n	8001bec <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e2c1      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bec:	f7ff fa7e 	bl	80010ec <HAL_GetREVID>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d817      	bhi.n	8001c2a <HAL_RCC_OscConfig+0x35e>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a1b      	ldr	r3, [r3, #32]
 8001bfe:	2b20      	cmp	r3, #32
 8001c00:	d108      	bne.n	8001c14 <HAL_RCC_OscConfig+0x348>
 8001c02:	4b70      	ldr	r3, [pc, #448]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c04:	685b      	ldr	r3, [r3, #4]
 8001c06:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001c0a:	4a6e      	ldr	r2, [pc, #440]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c10:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c12:	e075      	b.n	8001d00 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c14:	4b6b      	ldr	r3, [pc, #428]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a1b      	ldr	r3, [r3, #32]
 8001c20:	069b      	lsls	r3, r3, #26
 8001c22:	4968      	ldr	r1, [pc, #416]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c28:	e06a      	b.n	8001d00 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c2a:	4b66      	ldr	r3, [pc, #408]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6a1b      	ldr	r3, [r3, #32]
 8001c36:	061b      	lsls	r3, r3, #24
 8001c38:	4962      	ldr	r1, [pc, #392]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001c3e:	e05f      	b.n	8001d00 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d042      	beq.n	8001cce <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001c48:	4b5e      	ldr	r3, [pc, #376]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a5d      	ldr	r2, [pc, #372]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c54:	f7ff fa1a 	bl	800108c <HAL_GetTick>
 8001c58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c5c:	f7ff fa16 	bl	800108c <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b02      	cmp	r3, #2
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e280      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001c6e:	4b55      	ldr	r3, [pc, #340]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0f0      	beq.n	8001c5c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001c7a:	f7ff fa37 	bl	80010ec <HAL_GetREVID>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d817      	bhi.n	8001cb8 <HAL_RCC_OscConfig+0x3ec>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a1b      	ldr	r3, [r3, #32]
 8001c8c:	2b20      	cmp	r3, #32
 8001c8e:	d108      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x3d6>
 8001c90:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001c98:	4a4a      	ldr	r2, [pc, #296]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001c9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c9e:	6053      	str	r3, [r2, #4]
 8001ca0:	e02e      	b.n	8001d00 <HAL_RCC_OscConfig+0x434>
 8001ca2:	4b48      	ldr	r3, [pc, #288]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	069b      	lsls	r3, r3, #26
 8001cb0:	4944      	ldr	r1, [pc, #272]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	604b      	str	r3, [r1, #4]
 8001cb6:	e023      	b.n	8001d00 <HAL_RCC_OscConfig+0x434>
 8001cb8:	4b42      	ldr	r3, [pc, #264]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a1b      	ldr	r3, [r3, #32]
 8001cc4:	061b      	lsls	r3, r3, #24
 8001cc6:	493f      	ldr	r1, [pc, #252]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	60cb      	str	r3, [r1, #12]
 8001ccc:	e018      	b.n	8001d00 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001cce:	4b3d      	ldr	r3, [pc, #244]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a3c      	ldr	r2, [pc, #240]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001cd4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001cd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cda:	f7ff f9d7 	bl	800108c <HAL_GetTick>
 8001cde:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001ce2:	f7ff f9d3 	bl	800108c <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e23d      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001cf4:	4b33      	ldr	r3, [pc, #204]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1f0      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0308 	and.w	r3, r3, #8
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d036      	beq.n	8001d7a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	695b      	ldr	r3, [r3, #20]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d019      	beq.n	8001d48 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d14:	4b2b      	ldr	r3, [pc, #172]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d18:	4a2a      	ldr	r2, [pc, #168]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d20:	f7ff f9b4 	bl	800108c <HAL_GetTick>
 8001d24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d28:	f7ff f9b0 	bl	800108c <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e21a      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001d3a:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d0f0      	beq.n	8001d28 <HAL_RCC_OscConfig+0x45c>
 8001d46:	e018      	b.n	8001d7a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d48:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d4c:	4a1d      	ldr	r2, [pc, #116]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d4e:	f023 0301 	bic.w	r3, r3, #1
 8001d52:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d54:	f7ff f99a 	bl	800108c <HAL_GetTick>
 8001d58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d5c:	f7ff f996 	bl	800108c <HAL_GetTick>
 8001d60:	4602      	mov	r2, r0
 8001d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e200      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0320 	and.w	r3, r3, #32
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d039      	beq.n	8001dfa <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d01c      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a0c      	ldr	r2, [pc, #48]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001d94:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d98:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d9a:	f7ff f977 	bl	800108c <HAL_GetTick>
 8001d9e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001da0:	e008      	b.n	8001db4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001da2:	f7ff f973 	bl	800108c <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d901      	bls.n	8001db4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e1dd      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001db4:	4b03      	ldr	r3, [pc, #12]	@ (8001dc4 <HAL_RCC_OscConfig+0x4f8>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d0f0      	beq.n	8001da2 <HAL_RCC_OscConfig+0x4d6>
 8001dc0:	e01b      	b.n	8001dfa <HAL_RCC_OscConfig+0x52e>
 8001dc2:	bf00      	nop
 8001dc4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001dc8:	4b9b      	ldr	r3, [pc, #620]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a9a      	ldr	r2, [pc, #616]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001dce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001dd2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001dd4:	f7ff f95a 	bl	800108c <HAL_GetTick>
 8001dd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001dda:	e008      	b.n	8001dee <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ddc:	f7ff f956 	bl	800108c <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	2b02      	cmp	r3, #2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e1c0      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001dee:	4b92      	ldr	r3, [pc, #584]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d1f0      	bne.n	8001ddc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0304 	and.w	r3, r3, #4
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	f000 8081 	beq.w	8001f0a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001e08:	4b8c      	ldr	r3, [pc, #560]	@ (800203c <HAL_RCC_OscConfig+0x770>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a8b      	ldr	r2, [pc, #556]	@ (800203c <HAL_RCC_OscConfig+0x770>)
 8001e0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e14:	f7ff f93a 	bl	800108c <HAL_GetTick>
 8001e18:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e1a:	e008      	b.n	8001e2e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1c:	f7ff f936 	bl	800108c <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	2b64      	cmp	r3, #100	@ 0x64
 8001e28:	d901      	bls.n	8001e2e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	e1a0      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e2e:	4b83      	ldr	r3, [pc, #524]	@ (800203c <HAL_RCC_OscConfig+0x770>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d0f0      	beq.n	8001e1c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d106      	bne.n	8001e50 <HAL_RCC_OscConfig+0x584>
 8001e42:	4b7d      	ldr	r3, [pc, #500]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e46:	4a7c      	ldr	r2, [pc, #496]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e4e:	e02d      	b.n	8001eac <HAL_RCC_OscConfig+0x5e0>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d10c      	bne.n	8001e72 <HAL_RCC_OscConfig+0x5a6>
 8001e58:	4b77      	ldr	r3, [pc, #476]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e5c:	4a76      	ldr	r2, [pc, #472]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e5e:	f023 0301 	bic.w	r3, r3, #1
 8001e62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e64:	4b74      	ldr	r3, [pc, #464]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e68:	4a73      	ldr	r2, [pc, #460]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e6a:	f023 0304 	bic.w	r3, r3, #4
 8001e6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e70:	e01c      	b.n	8001eac <HAL_RCC_OscConfig+0x5e0>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b05      	cmp	r3, #5
 8001e78:	d10c      	bne.n	8001e94 <HAL_RCC_OscConfig+0x5c8>
 8001e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e80:	f043 0304 	orr.w	r3, r3, #4
 8001e84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e86:	4b6c      	ldr	r3, [pc, #432]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e8a:	4a6b      	ldr	r2, [pc, #428]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e92:	e00b      	b.n	8001eac <HAL_RCC_OscConfig+0x5e0>
 8001e94:	4b68      	ldr	r3, [pc, #416]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e98:	4a67      	ldr	r2, [pc, #412]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001e9a:	f023 0301 	bic.w	r3, r3, #1
 8001e9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ea0:	4b65      	ldr	r3, [pc, #404]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ea4:	4a64      	ldr	r2, [pc, #400]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001ea6:	f023 0304 	bic.w	r3, r3, #4
 8001eaa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d015      	beq.n	8001ee0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb4:	f7ff f8ea 	bl	800108c <HAL_GetTick>
 8001eb8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001eba:	e00a      	b.n	8001ed2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ebc:	f7ff f8e6 	bl	800108c <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e14e      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ed2:	4b59      	ldr	r3, [pc, #356]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d0ee      	beq.n	8001ebc <HAL_RCC_OscConfig+0x5f0>
 8001ede:	e014      	b.n	8001f0a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ee0:	f7ff f8d4 	bl	800108c <HAL_GetTick>
 8001ee4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ee6:	e00a      	b.n	8001efe <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee8:	f7ff f8d0 	bl	800108c <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e138      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001efe:	4b4e      	ldr	r3, [pc, #312]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1ee      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	f000 812d 	beq.w	800216e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001f14:	4b48      	ldr	r3, [pc, #288]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001f1c:	2b18      	cmp	r3, #24
 8001f1e:	f000 80bd 	beq.w	800209c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	f040 809e 	bne.w	8002068 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f2c:	4b42      	ldr	r3, [pc, #264]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a41      	ldr	r2, [pc, #260]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001f36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f38:	f7ff f8a8 	bl	800108c <HAL_GetTick>
 8001f3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f3e:	e008      	b.n	8001f52 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f40:	f7ff f8a4 	bl	800108c <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d901      	bls.n	8001f52 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	e10e      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001f52:	4b39      	ldr	r3, [pc, #228]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f0      	bne.n	8001f40 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f5e:	4b36      	ldr	r3, [pc, #216]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f62:	4b37      	ldr	r3, [pc, #220]	@ (8002040 <HAL_RCC_OscConfig+0x774>)
 8001f64:	4013      	ands	r3, r2
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f6e:	0112      	lsls	r2, r2, #4
 8001f70:	430a      	orrs	r2, r1
 8001f72:	4931      	ldr	r1, [pc, #196]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001f74:	4313      	orrs	r3, r2
 8001f76:	628b      	str	r3, [r1, #40]	@ 0x28
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	3b01      	subs	r3, #1
 8001f7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f86:	3b01      	subs	r3, #1
 8001f88:	025b      	lsls	r3, r3, #9
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f92:	3b01      	subs	r3, #1
 8001f94:	041b      	lsls	r3, r3, #16
 8001f96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	061b      	lsls	r3, r3, #24
 8001fa4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001fa8:	4923      	ldr	r1, [pc, #140]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001fae:	4b22      	ldr	r3, [pc, #136]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb2:	4a21      	ldr	r2, [pc, #132]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fb4:	f023 0301 	bic.w	r3, r3, #1
 8001fb8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001fba:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fbe:	4b21      	ldr	r3, [pc, #132]	@ (8002044 <HAL_RCC_OscConfig+0x778>)
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001fc6:	00d2      	lsls	r2, r2, #3
 8001fc8:	491b      	ldr	r1, [pc, #108]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001fce:	4b1a      	ldr	r3, [pc, #104]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd2:	f023 020c 	bic.w	r2, r3, #12
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	4917      	ldr	r1, [pc, #92]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001fe0:	4b15      	ldr	r3, [pc, #84]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fe4:	f023 0202 	bic.w	r2, r3, #2
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fec:	4912      	ldr	r1, [pc, #72]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001ff2:	4b11      	ldr	r3, [pc, #68]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ff6:	4a10      	ldr	r2, [pc, #64]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8001ff8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ffc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8002000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002002:	4a0d      	ldr	r2, [pc, #52]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8002004:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002008:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800200a:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 800200c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800200e:	4a0a      	ldr	r2, [pc, #40]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8002010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002014:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002016:	4b08      	ldr	r3, [pc, #32]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8002018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800201a:	4a07      	ldr	r2, [pc, #28]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 800201c:	f043 0301 	orr.w	r3, r3, #1
 8002020:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002022:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a04      	ldr	r2, [pc, #16]	@ (8002038 <HAL_RCC_OscConfig+0x76c>)
 8002028:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800202c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800202e:	f7ff f82d 	bl	800108c <HAL_GetTick>
 8002032:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002034:	e011      	b.n	800205a <HAL_RCC_OscConfig+0x78e>
 8002036:	bf00      	nop
 8002038:	58024400 	.word	0x58024400
 800203c:	58024800 	.word	0x58024800
 8002040:	fffffc0c 	.word	0xfffffc0c
 8002044:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002048:	f7ff f820 	bl	800108c <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e08a      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800205a:	4b47      	ldr	r3, [pc, #284]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0f0      	beq.n	8002048 <HAL_RCC_OscConfig+0x77c>
 8002066:	e082      	b.n	800216e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002068:	4b43      	ldr	r3, [pc, #268]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a42      	ldr	r2, [pc, #264]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 800206e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002074:	f7ff f80a 	bl	800108c <HAL_GetTick>
 8002078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800207c:	f7ff f806 	bl	800108c <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e070      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800208e:	4b3a      	ldr	r3, [pc, #232]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x7b0>
 800209a:	e068      	b.n	800216e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800209c:	4b36      	ldr	r3, [pc, #216]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 800209e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80020a2:	4b35      	ldr	r3, [pc, #212]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d031      	beq.n	8002114 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	f003 0203 	and.w	r2, r3, #3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d12a      	bne.n	8002114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	091b      	lsrs	r3, r3, #4
 80020c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d122      	bne.n	8002114 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80020da:	429a      	cmp	r2, r3
 80020dc:	d11a      	bne.n	8002114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	0a5b      	lsrs	r3, r3, #9
 80020e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ea:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d111      	bne.n	8002114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	0c1b      	lsrs	r3, r3, #16
 80020f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020fc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80020fe:	429a      	cmp	r2, r3
 8002100:	d108      	bne.n	8002114 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	0e1b      	lsrs	r3, r3, #24
 8002106:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800210e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002110:	429a      	cmp	r2, r3
 8002112:	d001      	beq.n	8002118 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e02b      	b.n	8002170 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002118:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 800211a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800211c:	08db      	lsrs	r3, r3, #3
 800211e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002122:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	429a      	cmp	r2, r3
 800212c:	d01f      	beq.n	800216e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 8002130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002132:	4a11      	ldr	r2, [pc, #68]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800213a:	f7fe ffa7 	bl	800108c <HAL_GetTick>
 800213e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002140:	bf00      	nop
 8002142:	f7fe ffa3 	bl	800108c <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214a:	4293      	cmp	r3, r2
 800214c:	d0f9      	beq.n	8002142 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800214e:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 8002150:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002152:	4b0a      	ldr	r3, [pc, #40]	@ (800217c <HAL_RCC_OscConfig+0x8b0>)
 8002154:	4013      	ands	r3, r2
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800215a:	00d2      	lsls	r2, r2, #3
 800215c:	4906      	ldr	r1, [pc, #24]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 800215e:	4313      	orrs	r3, r2
 8002160:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002162:	4b05      	ldr	r3, [pc, #20]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 8002164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002166:	4a04      	ldr	r2, [pc, #16]	@ (8002178 <HAL_RCC_OscConfig+0x8ac>)
 8002168:	f043 0301 	orr.w	r3, r3, #1
 800216c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3730      	adds	r7, #48	@ 0x30
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	58024400 	.word	0x58024400
 800217c:	ffff0007 	.word	0xffff0007

08002180 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2b00      	cmp	r3, #0
 800218e:	d101      	bne.n	8002194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002190:	2301      	movs	r3, #1
 8002192:	e19c      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002194:	4b8a      	ldr	r3, [pc, #552]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 030f 	and.w	r3, r3, #15
 800219c:	683a      	ldr	r2, [r7, #0]
 800219e:	429a      	cmp	r2, r3
 80021a0:	d910      	bls.n	80021c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021a2:	4b87      	ldr	r3, [pc, #540]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f023 020f 	bic.w	r2, r3, #15
 80021aa:	4985      	ldr	r1, [pc, #532]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021b2:	4b83      	ldr	r3, [pc, #524]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 030f 	and.w	r3, r3, #15
 80021ba:	683a      	ldr	r2, [r7, #0]
 80021bc:	429a      	cmp	r2, r3
 80021be:	d001      	beq.n	80021c4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80021c0:	2301      	movs	r3, #1
 80021c2:	e184      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 0304 	and.w	r3, r3, #4
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d010      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	691a      	ldr	r2, [r3, #16]
 80021d4:	4b7b      	ldr	r3, [pc, #492]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80021d6:	699b      	ldr	r3, [r3, #24]
 80021d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80021dc:	429a      	cmp	r2, r3
 80021de:	d908      	bls.n	80021f2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80021e0:	4b78      	ldr	r3, [pc, #480]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	4975      	ldr	r1, [pc, #468]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d010      	beq.n	8002220 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	695a      	ldr	r2, [r3, #20]
 8002202:	4b70      	ldr	r3, [pc, #448]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002204:	69db      	ldr	r3, [r3, #28]
 8002206:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800220a:	429a      	cmp	r2, r3
 800220c:	d908      	bls.n	8002220 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800220e:	4b6d      	ldr	r3, [pc, #436]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002210:	69db      	ldr	r3, [r3, #28]
 8002212:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	496a      	ldr	r1, [pc, #424]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800221c:	4313      	orrs	r3, r2
 800221e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0310 	and.w	r3, r3, #16
 8002228:	2b00      	cmp	r3, #0
 800222a:	d010      	beq.n	800224e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	699a      	ldr	r2, [r3, #24]
 8002230:	4b64      	ldr	r3, [pc, #400]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002238:	429a      	cmp	r2, r3
 800223a:	d908      	bls.n	800224e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800223c:	4b61      	ldr	r3, [pc, #388]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800223e:	69db      	ldr	r3, [r3, #28]
 8002240:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	699b      	ldr	r3, [r3, #24]
 8002248:	495e      	ldr	r1, [pc, #376]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800224a:	4313      	orrs	r3, r2
 800224c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0320 	and.w	r3, r3, #32
 8002256:	2b00      	cmp	r3, #0
 8002258:	d010      	beq.n	800227c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69da      	ldr	r2, [r3, #28]
 800225e:	4b59      	ldr	r3, [pc, #356]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002266:	429a      	cmp	r2, r3
 8002268:	d908      	bls.n	800227c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800226a:	4b56      	ldr	r3, [pc, #344]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800226c:	6a1b      	ldr	r3, [r3, #32]
 800226e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	4953      	ldr	r1, [pc, #332]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002278:	4313      	orrs	r3, r2
 800227a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f003 0302 	and.w	r3, r3, #2
 8002284:	2b00      	cmp	r3, #0
 8002286:	d010      	beq.n	80022aa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	68da      	ldr	r2, [r3, #12]
 800228c:	4b4d      	ldr	r3, [pc, #308]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800228e:	699b      	ldr	r3, [r3, #24]
 8002290:	f003 030f 	and.w	r3, r3, #15
 8002294:	429a      	cmp	r2, r3
 8002296:	d908      	bls.n	80022aa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002298:	4b4a      	ldr	r3, [pc, #296]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	f023 020f 	bic.w	r2, r3, #15
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	4947      	ldr	r1, [pc, #284]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d055      	beq.n	8002362 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80022b6:	4b43      	ldr	r3, [pc, #268]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	4940      	ldr	r1, [pc, #256]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d107      	bne.n	80022e0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022d0:	4b3c      	ldr	r3, [pc, #240]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d121      	bne.n	8002320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e0f6      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	2b03      	cmp	r3, #3
 80022e6:	d107      	bne.n	80022f8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80022e8:	4b36      	ldr	r3, [pc, #216]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d115      	bne.n	8002320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	e0ea      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d107      	bne.n	8002310 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002300:	4b30      	ldr	r3, [pc, #192]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002308:	2b00      	cmp	r3, #0
 800230a:	d109      	bne.n	8002320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e0de      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002310:	4b2c      	ldr	r3, [pc, #176]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0304 	and.w	r3, r3, #4
 8002318:	2b00      	cmp	r3, #0
 800231a:	d101      	bne.n	8002320 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e0d6      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002320:	4b28      	ldr	r3, [pc, #160]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002322:	691b      	ldr	r3, [r3, #16]
 8002324:	f023 0207 	bic.w	r2, r3, #7
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	4925      	ldr	r1, [pc, #148]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800232e:	4313      	orrs	r3, r2
 8002330:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002332:	f7fe feab 	bl	800108c <HAL_GetTick>
 8002336:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002338:	e00a      	b.n	8002350 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233a:	f7fe fea7 	bl	800108c <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002348:	4293      	cmp	r3, r2
 800234a:	d901      	bls.n	8002350 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800234c:	2303      	movs	r3, #3
 800234e:	e0be      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002350:	4b1c      	ldr	r3, [pc, #112]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	00db      	lsls	r3, r3, #3
 800235e:	429a      	cmp	r2, r3
 8002360:	d1eb      	bne.n	800233a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d010      	beq.n	8002390 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68da      	ldr	r2, [r3, #12]
 8002372:	4b14      	ldr	r3, [pc, #80]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	429a      	cmp	r2, r3
 800237c:	d208      	bcs.n	8002390 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800237e:	4b11      	ldr	r3, [pc, #68]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 8002380:	699b      	ldr	r3, [r3, #24]
 8002382:	f023 020f 	bic.w	r2, r3, #15
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	490e      	ldr	r1, [pc, #56]	@ (80023c4 <HAL_RCC_ClockConfig+0x244>)
 800238c:	4313      	orrs	r3, r2
 800238e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002390:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f003 030f 	and.w	r3, r3, #15
 8002398:	683a      	ldr	r2, [r7, #0]
 800239a:	429a      	cmp	r2, r3
 800239c:	d214      	bcs.n	80023c8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800239e:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f023 020f 	bic.w	r2, r3, #15
 80023a6:	4906      	ldr	r1, [pc, #24]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ae:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <HAL_RCC_ClockConfig+0x240>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 030f 	and.w	r3, r3, #15
 80023b6:	683a      	ldr	r2, [r7, #0]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e086      	b.n	80024ce <HAL_RCC_ClockConfig+0x34e>
 80023c0:	52002000 	.word	0x52002000
 80023c4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d010      	beq.n	80023f6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	691a      	ldr	r2, [r3, #16]
 80023d8:	4b3f      	ldr	r3, [pc, #252]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 80023da:	699b      	ldr	r3, [r3, #24]
 80023dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d208      	bcs.n	80023f6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80023e4:	4b3c      	ldr	r3, [pc, #240]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	4939      	ldr	r1, [pc, #228]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d010      	beq.n	8002424 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	695a      	ldr	r2, [r3, #20]
 8002406:	4b34      	ldr	r3, [pc, #208]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800240e:	429a      	cmp	r2, r3
 8002410:	d208      	bcs.n	8002424 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002412:	4b31      	ldr	r3, [pc, #196]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	492e      	ldr	r1, [pc, #184]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002420:	4313      	orrs	r3, r2
 8002422:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0310 	and.w	r3, r3, #16
 800242c:	2b00      	cmp	r3, #0
 800242e:	d010      	beq.n	8002452 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	699a      	ldr	r2, [r3, #24]
 8002434:	4b28      	ldr	r3, [pc, #160]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002436:	69db      	ldr	r3, [r3, #28]
 8002438:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800243c:	429a      	cmp	r2, r3
 800243e:	d208      	bcs.n	8002452 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002440:	4b25      	ldr	r3, [pc, #148]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002442:	69db      	ldr	r3, [r3, #28]
 8002444:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	4922      	ldr	r1, [pc, #136]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 800244e:	4313      	orrs	r3, r2
 8002450:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0320 	and.w	r3, r3, #32
 800245a:	2b00      	cmp	r3, #0
 800245c:	d010      	beq.n	8002480 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	69da      	ldr	r2, [r3, #28]
 8002462:	4b1d      	ldr	r3, [pc, #116]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002464:	6a1b      	ldr	r3, [r3, #32]
 8002466:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800246a:	429a      	cmp	r2, r3
 800246c:	d208      	bcs.n	8002480 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800246e:	4b1a      	ldr	r3, [pc, #104]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002470:	6a1b      	ldr	r3, [r3, #32]
 8002472:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	4917      	ldr	r1, [pc, #92]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 800247c:	4313      	orrs	r3, r2
 800247e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002480:	f000 f834 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 8002484:	4602      	mov	r2, r0
 8002486:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 8002488:	699b      	ldr	r3, [r3, #24]
 800248a:	0a1b      	lsrs	r3, r3, #8
 800248c:	f003 030f 	and.w	r3, r3, #15
 8002490:	4912      	ldr	r1, [pc, #72]	@ (80024dc <HAL_RCC_ClockConfig+0x35c>)
 8002492:	5ccb      	ldrb	r3, [r1, r3]
 8002494:	f003 031f 	and.w	r3, r3, #31
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
 800249c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800249e:	4b0e      	ldr	r3, [pc, #56]	@ (80024d8 <HAL_RCC_ClockConfig+0x358>)
 80024a0:	699b      	ldr	r3, [r3, #24]
 80024a2:	f003 030f 	and.w	r3, r3, #15
 80024a6:	4a0d      	ldr	r2, [pc, #52]	@ (80024dc <HAL_RCC_ClockConfig+0x35c>)
 80024a8:	5cd3      	ldrb	r3, [r2, r3]
 80024aa:	f003 031f 	and.w	r3, r3, #31
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	fa22 f303 	lsr.w	r3, r2, r3
 80024b4:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <HAL_RCC_ClockConfig+0x360>)
 80024b6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80024b8:	4a0a      	ldr	r2, [pc, #40]	@ (80024e4 <HAL_RCC_ClockConfig+0x364>)
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80024be:	4b0a      	ldr	r3, [pc, #40]	@ (80024e8 <HAL_RCC_ClockConfig+0x368>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7fe fd98 	bl	8000ff8 <HAL_InitTick>
 80024c8:	4603      	mov	r3, r0
 80024ca:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	58024400 	.word	0x58024400
 80024dc:	08003e48 	.word	0x08003e48
 80024e0:	24000004 	.word	0x24000004
 80024e4:	24000000 	.word	0x24000000
 80024e8:	24000024 	.word	0x24000024

080024ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b089      	sub	sp, #36	@ 0x24
 80024f0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80024f2:	4bb3      	ldr	r3, [pc, #716]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80024fa:	2b18      	cmp	r3, #24
 80024fc:	f200 8155 	bhi.w	80027aa <HAL_RCC_GetSysClockFreq+0x2be>
 8002500:	a201      	add	r2, pc, #4	@ (adr r2, 8002508 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002506:	bf00      	nop
 8002508:	0800256d 	.word	0x0800256d
 800250c:	080027ab 	.word	0x080027ab
 8002510:	080027ab 	.word	0x080027ab
 8002514:	080027ab 	.word	0x080027ab
 8002518:	080027ab 	.word	0x080027ab
 800251c:	080027ab 	.word	0x080027ab
 8002520:	080027ab 	.word	0x080027ab
 8002524:	080027ab 	.word	0x080027ab
 8002528:	08002593 	.word	0x08002593
 800252c:	080027ab 	.word	0x080027ab
 8002530:	080027ab 	.word	0x080027ab
 8002534:	080027ab 	.word	0x080027ab
 8002538:	080027ab 	.word	0x080027ab
 800253c:	080027ab 	.word	0x080027ab
 8002540:	080027ab 	.word	0x080027ab
 8002544:	080027ab 	.word	0x080027ab
 8002548:	08002599 	.word	0x08002599
 800254c:	080027ab 	.word	0x080027ab
 8002550:	080027ab 	.word	0x080027ab
 8002554:	080027ab 	.word	0x080027ab
 8002558:	080027ab 	.word	0x080027ab
 800255c:	080027ab 	.word	0x080027ab
 8002560:	080027ab 	.word	0x080027ab
 8002564:	080027ab 	.word	0x080027ab
 8002568:	0800259f 	.word	0x0800259f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800256c:	4b94      	ldr	r3, [pc, #592]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0320 	and.w	r3, r3, #32
 8002574:	2b00      	cmp	r3, #0
 8002576:	d009      	beq.n	800258c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002578:	4b91      	ldr	r3, [pc, #580]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	08db      	lsrs	r3, r3, #3
 800257e:	f003 0303 	and.w	r3, r3, #3
 8002582:	4a90      	ldr	r2, [pc, #576]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002584:	fa22 f303 	lsr.w	r3, r2, r3
 8002588:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800258a:	e111      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800258c:	4b8d      	ldr	r3, [pc, #564]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800258e:	61bb      	str	r3, [r7, #24]
      break;
 8002590:	e10e      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002592:	4b8d      	ldr	r3, [pc, #564]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002594:	61bb      	str	r3, [r7, #24]
      break;
 8002596:	e10b      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002598:	4b8c      	ldr	r3, [pc, #560]	@ (80027cc <HAL_RCC_GetSysClockFreq+0x2e0>)
 800259a:	61bb      	str	r3, [r7, #24]
      break;
 800259c:	e108      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800259e:	4b88      	ldr	r3, [pc, #544]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80025a8:	4b85      	ldr	r3, [pc, #532]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ac:	091b      	lsrs	r3, r3, #4
 80025ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80025b2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80025b4:	4b82      	ldr	r3, [pc, #520]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80025be:	4b80      	ldr	r3, [pc, #512]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025c2:	08db      	lsrs	r3, r3, #3
 80025c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	fb02 f303 	mul.w	r3, r2, r3
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80e1 	beq.w	80027a4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	f000 8083 	beq.w	80026f0 <HAL_RCC_GetSysClockFreq+0x204>
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	f200 80a1 	bhi.w	8002734 <HAL_RCC_GetSysClockFreq+0x248>
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_RCC_GetSysClockFreq+0x114>
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d056      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0x1c0>
 80025fe:	e099      	b.n	8002734 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002600:	4b6f      	ldr	r3, [pc, #444]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0320 	and.w	r3, r3, #32
 8002608:	2b00      	cmp	r3, #0
 800260a:	d02d      	beq.n	8002668 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800260c:	4b6c      	ldr	r3, [pc, #432]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	08db      	lsrs	r3, r3, #3
 8002612:	f003 0303 	and.w	r3, r3, #3
 8002616:	4a6b      	ldr	r2, [pc, #428]	@ (80027c4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002618:	fa22 f303 	lsr.w	r3, r2, r3
 800261c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	ee07 3a90 	vmov	s15, r3
 8002624:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	ee07 3a90 	vmov	s15, r3
 800262e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002636:	4b62      	ldr	r3, [pc, #392]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800263a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800263e:	ee07 3a90 	vmov	s15, r3
 8002642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002646:	ed97 6a02 	vldr	s12, [r7, #8]
 800264a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80027d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800264e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800265a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800265e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002662:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002666:	e087      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	ee07 3a90 	vmov	s15, r3
 800266e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002672:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80027d4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800267a:	4b51      	ldr	r3, [pc, #324]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800267c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002682:	ee07 3a90 	vmov	s15, r3
 8002686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800268a:	ed97 6a02 	vldr	s12, [r7, #8]
 800268e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80027d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800269a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800269e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026aa:	e065      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	ee07 3a90 	vmov	s15, r3
 80026b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026b6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80027d8 <HAL_RCC_GetSysClockFreq+0x2ec>
 80026ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026be:	4b40      	ldr	r3, [pc, #256]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80026d2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80027d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026ee:	e043      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	ee07 3a90 	vmov	s15, r3
 80026f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026fa:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80027dc <HAL_RCC_GetSysClockFreq+0x2f0>
 80026fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002702:	4b2f      	ldr	r3, [pc, #188]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002706:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800270a:	ee07 3a90 	vmov	s15, r3
 800270e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002712:	ed97 6a02 	vldr	s12, [r7, #8]
 8002716:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80027d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800271a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800271e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002726:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800272a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800272e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002732:	e021      	b.n	8002778 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	ee07 3a90 	vmov	s15, r3
 800273a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800273e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80027d8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002742:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002746:	4b1e      	ldr	r3, [pc, #120]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800274e:	ee07 3a90 	vmov	s15, r3
 8002752:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002756:	ed97 6a02 	vldr	s12, [r7, #8]
 800275a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80027d0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800275e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002762:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002766:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800276a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800276e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002772:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002776:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002778:	4b11      	ldr	r3, [pc, #68]	@ (80027c0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800277a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277c:	0a5b      	lsrs	r3, r3, #9
 800277e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002782:	3301      	adds	r3, #1
 8002784:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	ee07 3a90 	vmov	s15, r3
 800278c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002790:	edd7 6a07 	vldr	s13, [r7, #28]
 8002794:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002798:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800279c:	ee17 3a90 	vmov	r3, s15
 80027a0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80027a2:	e005      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80027a4:	2300      	movs	r3, #0
 80027a6:	61bb      	str	r3, [r7, #24]
      break;
 80027a8:	e002      	b.n	80027b0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80027ac:	61bb      	str	r3, [r7, #24]
      break;
 80027ae:	bf00      	nop
  }

  return sysclockfreq;
 80027b0:	69bb      	ldr	r3, [r7, #24]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	@ 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	58024400 	.word	0x58024400
 80027c4:	03d09000 	.word	0x03d09000
 80027c8:	003d0900 	.word	0x003d0900
 80027cc:	017d7840 	.word	0x017d7840
 80027d0:	46000000 	.word	0x46000000
 80027d4:	4c742400 	.word	0x4c742400
 80027d8:	4a742400 	.word	0x4a742400
 80027dc:	4bbebc20 	.word	0x4bbebc20

080027e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80027e6:	f7ff fe81 	bl	80024ec <HAL_RCC_GetSysClockFreq>
 80027ea:	4602      	mov	r2, r0
 80027ec:	4b10      	ldr	r3, [pc, #64]	@ (8002830 <HAL_RCC_GetHCLKFreq+0x50>)
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	0a1b      	lsrs	r3, r3, #8
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	490f      	ldr	r1, [pc, #60]	@ (8002834 <HAL_RCC_GetHCLKFreq+0x54>)
 80027f8:	5ccb      	ldrb	r3, [r1, r3]
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002802:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002804:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_RCC_GetHCLKFreq+0x50>)
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	f003 030f 	and.w	r3, r3, #15
 800280c:	4a09      	ldr	r2, [pc, #36]	@ (8002834 <HAL_RCC_GetHCLKFreq+0x54>)
 800280e:	5cd3      	ldrb	r3, [r2, r3]
 8002810:	f003 031f 	and.w	r3, r3, #31
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	fa22 f303 	lsr.w	r3, r2, r3
 800281a:	4a07      	ldr	r2, [pc, #28]	@ (8002838 <HAL_RCC_GetHCLKFreq+0x58>)
 800281c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800281e:	4a07      	ldr	r2, [pc, #28]	@ (800283c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002824:	4b04      	ldr	r3, [pc, #16]	@ (8002838 <HAL_RCC_GetHCLKFreq+0x58>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	58024400 	.word	0x58024400
 8002834:	08003e48 	.word	0x08003e48
 8002838:	24000004 	.word	0x24000004
 800283c:	24000000 	.word	0x24000000

08002840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002844:	f7ff ffcc 	bl	80027e0 <HAL_RCC_GetHCLKFreq>
 8002848:	4602      	mov	r2, r0
 800284a:	4b06      	ldr	r3, [pc, #24]	@ (8002864 <HAL_RCC_GetPCLK1Freq+0x24>)
 800284c:	69db      	ldr	r3, [r3, #28]
 800284e:	091b      	lsrs	r3, r3, #4
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	4904      	ldr	r1, [pc, #16]	@ (8002868 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002856:	5ccb      	ldrb	r3, [r1, r3]
 8002858:	f003 031f 	and.w	r3, r3, #31
 800285c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002860:	4618      	mov	r0, r3
 8002862:	bd80      	pop	{r7, pc}
 8002864:	58024400 	.word	0x58024400
 8002868:	08003e48 	.word	0x08003e48

0800286c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002870:	f7ff ffb6 	bl	80027e0 <HAL_RCC_GetHCLKFreq>
 8002874:	4602      	mov	r2, r0
 8002876:	4b06      	ldr	r3, [pc, #24]	@ (8002890 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	0a1b      	lsrs	r3, r3, #8
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	4904      	ldr	r1, [pc, #16]	@ (8002894 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002882:	5ccb      	ldrb	r3, [r1, r3]
 8002884:	f003 031f 	and.w	r3, r3, #31
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800288c:	4618      	mov	r0, r3
 800288e:	bd80      	pop	{r7, pc}
 8002890:	58024400 	.word	0x58024400
 8002894:	08003e48 	.word	0x08003e48

08002898 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800289c:	f7ff ffa0 	bl	80027e0 <HAL_RCC_GetHCLKFreq>
 80028a0:	4602      	mov	r2, r0
 80028a2:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	091b      	lsrs	r3, r3, #4
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	4904      	ldr	r1, [pc, #16]	@ (80028c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80028ae:	5ccb      	ldrb	r3, [r1, r3]
 80028b0:	f003 031f 	and.w	r3, r3, #31
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	58024400 	.word	0x58024400
 80028c0:	08003e48 	.word	0x08003e48

080028c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b089      	sub	sp, #36	@ 0x24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80028cc:	4ba1      	ldr	r3, [pc, #644]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d0:	f003 0303 	and.w	r3, r3, #3
 80028d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80028d6:	4b9f      	ldr	r3, [pc, #636]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028da:	0b1b      	lsrs	r3, r3, #12
 80028dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80028e2:	4b9c      	ldr	r3, [pc, #624]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028e6:	091b      	lsrs	r3, r3, #4
 80028e8:	f003 0301 	and.w	r3, r3, #1
 80028ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80028ee:	4b99      	ldr	r3, [pc, #612]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80028f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028f2:	08db      	lsrs	r3, r3, #3
 80028f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80028f8:	693a      	ldr	r2, [r7, #16]
 80028fa:	fb02 f303 	mul.w	r3, r2, r3
 80028fe:	ee07 3a90 	vmov	s15, r3
 8002902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002906:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 8111 	beq.w	8002b34 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8002912:	69bb      	ldr	r3, [r7, #24]
 8002914:	2b02      	cmp	r3, #2
 8002916:	f000 8083 	beq.w	8002a20 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	2b02      	cmp	r3, #2
 800291e:	f200 80a1 	bhi.w	8002a64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d003      	beq.n	8002930 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d056      	beq.n	80029dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800292e:	e099      	b.n	8002a64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002930:	4b88      	ldr	r3, [pc, #544]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0320 	and.w	r3, r3, #32
 8002938:	2b00      	cmp	r3, #0
 800293a:	d02d      	beq.n	8002998 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800293c:	4b85      	ldr	r3, [pc, #532]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	08db      	lsrs	r3, r3, #3
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	4a84      	ldr	r2, [pc, #528]	@ (8002b58 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002948:	fa22 f303 	lsr.w	r3, r2, r3
 800294c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	ee07 3a90 	vmov	s15, r3
 8002954:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	ee07 3a90 	vmov	s15, r3
 800295e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002966:	4b7b      	ldr	r3, [pc, #492]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800296a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800296e:	ee07 3a90 	vmov	s15, r3
 8002972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002976:	ed97 6a03 	vldr	s12, [r7, #12]
 800297a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002b5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800297e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800298a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800298e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002992:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002996:	e087      	b.n	8002aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	ee07 3a90 	vmov	s15, r3
 800299e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002b60 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80029a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029aa:	4b6a      	ldr	r3, [pc, #424]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029b2:	ee07 3a90 	vmov	s15, r3
 80029b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80029be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002b5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80029c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80029c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80029ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80029d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80029da:	e065      	b.n	8002aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	ee07 3a90 	vmov	s15, r3
 80029e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002b64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80029ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80029ee:	4b59      	ldr	r3, [pc, #356]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80029f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029f6:	ee07 3a90 	vmov	s15, r3
 80029fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80029fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002b5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a1e:	e043      	b.n	8002aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	ee07 3a90 	vmov	s15, r3
 8002a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002b68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a32:	4b48      	ldr	r3, [pc, #288]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a3a:	ee07 3a90 	vmov	s15, r3
 8002a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002b5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002a62:	e021      	b.n	8002aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	ee07 3a90 	vmov	s15, r3
 8002a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002b64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a76:	4b37      	ldr	r3, [pc, #220]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a7e:	ee07 3a90 	vmov	s15, r3
 8002a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8002a8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002b5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002a96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002aa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002aa6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8002aa8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aac:	0a5b      	lsrs	r3, r3, #9
 8002aae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ab2:	ee07 3a90 	vmov	s15, r3
 8002ab6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002abe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002ac2:	edd7 6a07 	vldr	s13, [r7, #28]
 8002ac6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002aca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ace:	ee17 2a90 	vmov	r2, s15
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ada:	0c1b      	lsrs	r3, r3, #16
 8002adc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ae0:	ee07 3a90 	vmov	s15, r3
 8002ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ae8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002aec:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002af0:	edd7 6a07 	vldr	s13, [r7, #28]
 8002af4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002af8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002afc:	ee17 2a90 	vmov	r2, s15
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002b04:	4b13      	ldr	r3, [pc, #76]	@ (8002b54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b08:	0e1b      	lsrs	r3, r3, #24
 8002b0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b0e:	ee07 3a90 	vmov	s15, r3
 8002b12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002b1e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b2a:	ee17 2a90 	vmov	r2, s15
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002b32:	e008      	b.n	8002b46 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	609a      	str	r2, [r3, #8]
}
 8002b46:	bf00      	nop
 8002b48:	3724      	adds	r7, #36	@ 0x24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	58024400 	.word	0x58024400
 8002b58:	03d09000 	.word	0x03d09000
 8002b5c:	46000000 	.word	0x46000000
 8002b60:	4c742400 	.word	0x4c742400
 8002b64:	4a742400 	.word	0x4a742400
 8002b68:	4bbebc20 	.word	0x4bbebc20

08002b6c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b089      	sub	sp, #36	@ 0x24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002b74:	4ba1      	ldr	r3, [pc, #644]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b78:	f003 0303 	and.w	r3, r3, #3
 8002b7c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8002b7e:	4b9f      	ldr	r3, [pc, #636]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b82:	0d1b      	lsrs	r3, r3, #20
 8002b84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b88:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8002b8a:	4b9c      	ldr	r3, [pc, #624]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8e:	0a1b      	lsrs	r3, r3, #8
 8002b90:	f003 0301 	and.w	r3, r3, #1
 8002b94:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8002b96:	4b99      	ldr	r3, [pc, #612]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b9a:	08db      	lsrs	r3, r3, #3
 8002b9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002ba0:	693a      	ldr	r2, [r7, #16]
 8002ba2:	fb02 f303 	mul.w	r3, r2, r3
 8002ba6:	ee07 3a90 	vmov	s15, r3
 8002baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	f000 8111 	beq.w	8002ddc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	f000 8083 	beq.w	8002cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	f200 80a1 	bhi.w	8002d0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d056      	beq.n	8002c84 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002bd6:	e099      	b.n	8002d0c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bd8:	4b88      	ldr	r3, [pc, #544]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0320 	and.w	r3, r3, #32
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d02d      	beq.n	8002c40 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002be4:	4b85      	ldr	r3, [pc, #532]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	08db      	lsrs	r3, r3, #3
 8002bea:	f003 0303 	and.w	r3, r3, #3
 8002bee:	4a84      	ldr	r2, [pc, #528]	@ (8002e00 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bf4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	ee07 3a90 	vmov	s15, r3
 8002bfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	ee07 3a90 	vmov	s15, r3
 8002c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c0e:	4b7b      	ldr	r3, [pc, #492]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c16:	ee07 3a90 	vmov	s15, r3
 8002c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002e04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002c3e:	e087      	b.n	8002d50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	ee07 3a90 	vmov	s15, r3
 8002c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002e08 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c52:	4b6a      	ldr	r3, [pc, #424]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c5a:	ee07 3a90 	vmov	s15, r3
 8002c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8002c66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002e04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002c82:	e065      	b.n	8002d50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	ee07 3a90 	vmov	s15, r3
 8002c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002e0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c96:	4b59      	ldr	r3, [pc, #356]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c9e:	ee07 3a90 	vmov	s15, r3
 8002ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8002caa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002e04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002cc6:	e043      	b.n	8002d50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	ee07 3a90 	vmov	s15, r3
 8002cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cd2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002e10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002cd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cda:	4b48      	ldr	r3, [pc, #288]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ce2:	ee07 3a90 	vmov	s15, r3
 8002ce6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cea:	ed97 6a03 	vldr	s12, [r7, #12]
 8002cee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002e04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002cf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002d0a:	e021      	b.n	8002d50 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	ee07 3a90 	vmov	s15, r3
 8002d12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002e0c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002d1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d1e:	4b37      	ldr	r3, [pc, #220]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d26:	ee07 3a90 	vmov	s15, r3
 8002d2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002d32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002e04 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002d36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002d4e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002d50:	4b2a      	ldr	r3, [pc, #168]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d54:	0a5b      	lsrs	r3, r3, #9
 8002d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d5a:	ee07 3a90 	vmov	s15, r3
 8002d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d76:	ee17 2a90 	vmov	r2, s15
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8002d7e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d82:	0c1b      	lsrs	r3, r3, #16
 8002d84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d88:	ee07 3a90 	vmov	s15, r3
 8002d8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002d94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002d98:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002da0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002da4:	ee17 2a90 	vmov	r2, s15
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8002dac:	4b13      	ldr	r3, [pc, #76]	@ (8002dfc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db0:	0e1b      	lsrs	r3, r3, #24
 8002db2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002db6:	ee07 3a90 	vmov	s15, r3
 8002dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002dc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002dc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8002dca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd2:	ee17 2a90 	vmov	r2, s15
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002dda:	e008      	b.n	8002dee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2200      	movs	r2, #0
 8002de6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
}
 8002dee:	bf00      	nop
 8002df0:	3724      	adds	r7, #36	@ 0x24
 8002df2:	46bd      	mov	sp, r7
 8002df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df8:	4770      	bx	lr
 8002dfa:	bf00      	nop
 8002dfc:	58024400 	.word	0x58024400
 8002e00:	03d09000 	.word	0x03d09000
 8002e04:	46000000 	.word	0x46000000
 8002e08:	4c742400 	.word	0x4c742400
 8002e0c:	4a742400 	.word	0x4a742400
 8002e10:	4bbebc20 	.word	0x4bbebc20

08002e14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e042      	b.n	8002eac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d106      	bne.n	8002e3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f000 f83b 	bl	8002eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2224      	movs	r2, #36	@ 0x24
 8002e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681a      	ldr	r2, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f022 0201 	bic.w	r2, r2, #1
 8002e54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d002      	beq.n	8002e64 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002e5e:	6878      	ldr	r0, [r7, #4]
 8002e60:	f000 fd9a 	bl	8003998 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f000 f82f 	bl	8002ec8 <UART_SetConfig>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e01b      	b.n	8002eac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	685a      	ldr	r2, [r3, #4]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002e82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689a      	ldr	r2, [r3, #8]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002e92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 fe19 	bl	8003adc <UART_CheckIdleState>
 8002eaa:	4603      	mov	r3, r0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ecc:	b092      	sub	sp, #72	@ 0x48
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	689a      	ldr	r2, [r3, #8]
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	691b      	ldr	r3, [r3, #16]
 8002ee0:	431a      	orrs	r2, r3
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	695b      	ldr	r3, [r3, #20]
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	4bbe      	ldr	r3, [pc, #760]	@ (80031f0 <UART_SetConfig+0x328>)
 8002ef8:	4013      	ands	r3, r2
 8002efa:	697a      	ldr	r2, [r7, #20]
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002f00:	430b      	orrs	r3, r1
 8002f02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4ab3      	ldr	r2, [pc, #716]	@ (80031f4 <UART_SetConfig+0x32c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d004      	beq.n	8002f34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f30:	4313      	orrs	r3, r2
 8002f32:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689a      	ldr	r2, [r3, #8]
 8002f3a:	4baf      	ldr	r3, [pc, #700]	@ (80031f8 <UART_SetConfig+0x330>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	6812      	ldr	r2, [r2, #0]
 8002f42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002f44:	430b      	orrs	r3, r1
 8002f46:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f4e:	f023 010f 	bic.w	r1, r3, #15
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	430a      	orrs	r2, r1
 8002f5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4aa6      	ldr	r2, [pc, #664]	@ (80031fc <UART_SetConfig+0x334>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d177      	bne.n	8003058 <UART_SetConfig+0x190>
 8002f68:	4ba5      	ldr	r3, [pc, #660]	@ (8003200 <UART_SetConfig+0x338>)
 8002f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f6c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f70:	2b28      	cmp	r3, #40	@ 0x28
 8002f72:	d86d      	bhi.n	8003050 <UART_SetConfig+0x188>
 8002f74:	a201      	add	r2, pc, #4	@ (adr r2, 8002f7c <UART_SetConfig+0xb4>)
 8002f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f7a:	bf00      	nop
 8002f7c:	08003021 	.word	0x08003021
 8002f80:	08003051 	.word	0x08003051
 8002f84:	08003051 	.word	0x08003051
 8002f88:	08003051 	.word	0x08003051
 8002f8c:	08003051 	.word	0x08003051
 8002f90:	08003051 	.word	0x08003051
 8002f94:	08003051 	.word	0x08003051
 8002f98:	08003051 	.word	0x08003051
 8002f9c:	08003029 	.word	0x08003029
 8002fa0:	08003051 	.word	0x08003051
 8002fa4:	08003051 	.word	0x08003051
 8002fa8:	08003051 	.word	0x08003051
 8002fac:	08003051 	.word	0x08003051
 8002fb0:	08003051 	.word	0x08003051
 8002fb4:	08003051 	.word	0x08003051
 8002fb8:	08003051 	.word	0x08003051
 8002fbc:	08003031 	.word	0x08003031
 8002fc0:	08003051 	.word	0x08003051
 8002fc4:	08003051 	.word	0x08003051
 8002fc8:	08003051 	.word	0x08003051
 8002fcc:	08003051 	.word	0x08003051
 8002fd0:	08003051 	.word	0x08003051
 8002fd4:	08003051 	.word	0x08003051
 8002fd8:	08003051 	.word	0x08003051
 8002fdc:	08003039 	.word	0x08003039
 8002fe0:	08003051 	.word	0x08003051
 8002fe4:	08003051 	.word	0x08003051
 8002fe8:	08003051 	.word	0x08003051
 8002fec:	08003051 	.word	0x08003051
 8002ff0:	08003051 	.word	0x08003051
 8002ff4:	08003051 	.word	0x08003051
 8002ff8:	08003051 	.word	0x08003051
 8002ffc:	08003041 	.word	0x08003041
 8003000:	08003051 	.word	0x08003051
 8003004:	08003051 	.word	0x08003051
 8003008:	08003051 	.word	0x08003051
 800300c:	08003051 	.word	0x08003051
 8003010:	08003051 	.word	0x08003051
 8003014:	08003051 	.word	0x08003051
 8003018:	08003051 	.word	0x08003051
 800301c:	08003049 	.word	0x08003049
 8003020:	2301      	movs	r3, #1
 8003022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003026:	e222      	b.n	800346e <UART_SetConfig+0x5a6>
 8003028:	2304      	movs	r3, #4
 800302a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800302e:	e21e      	b.n	800346e <UART_SetConfig+0x5a6>
 8003030:	2308      	movs	r3, #8
 8003032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003036:	e21a      	b.n	800346e <UART_SetConfig+0x5a6>
 8003038:	2310      	movs	r3, #16
 800303a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800303e:	e216      	b.n	800346e <UART_SetConfig+0x5a6>
 8003040:	2320      	movs	r3, #32
 8003042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003046:	e212      	b.n	800346e <UART_SetConfig+0x5a6>
 8003048:	2340      	movs	r3, #64	@ 0x40
 800304a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800304e:	e20e      	b.n	800346e <UART_SetConfig+0x5a6>
 8003050:	2380      	movs	r3, #128	@ 0x80
 8003052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003056:	e20a      	b.n	800346e <UART_SetConfig+0x5a6>
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a69      	ldr	r2, [pc, #420]	@ (8003204 <UART_SetConfig+0x33c>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d130      	bne.n	80030c4 <UART_SetConfig+0x1fc>
 8003062:	4b67      	ldr	r3, [pc, #412]	@ (8003200 <UART_SetConfig+0x338>)
 8003064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003066:	f003 0307 	and.w	r3, r3, #7
 800306a:	2b05      	cmp	r3, #5
 800306c:	d826      	bhi.n	80030bc <UART_SetConfig+0x1f4>
 800306e:	a201      	add	r2, pc, #4	@ (adr r2, 8003074 <UART_SetConfig+0x1ac>)
 8003070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003074:	0800308d 	.word	0x0800308d
 8003078:	08003095 	.word	0x08003095
 800307c:	0800309d 	.word	0x0800309d
 8003080:	080030a5 	.word	0x080030a5
 8003084:	080030ad 	.word	0x080030ad
 8003088:	080030b5 	.word	0x080030b5
 800308c:	2300      	movs	r3, #0
 800308e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003092:	e1ec      	b.n	800346e <UART_SetConfig+0x5a6>
 8003094:	2304      	movs	r3, #4
 8003096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800309a:	e1e8      	b.n	800346e <UART_SetConfig+0x5a6>
 800309c:	2308      	movs	r3, #8
 800309e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030a2:	e1e4      	b.n	800346e <UART_SetConfig+0x5a6>
 80030a4:	2310      	movs	r3, #16
 80030a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030aa:	e1e0      	b.n	800346e <UART_SetConfig+0x5a6>
 80030ac:	2320      	movs	r3, #32
 80030ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030b2:	e1dc      	b.n	800346e <UART_SetConfig+0x5a6>
 80030b4:	2340      	movs	r3, #64	@ 0x40
 80030b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030ba:	e1d8      	b.n	800346e <UART_SetConfig+0x5a6>
 80030bc:	2380      	movs	r3, #128	@ 0x80
 80030be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030c2:	e1d4      	b.n	800346e <UART_SetConfig+0x5a6>
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a4f      	ldr	r2, [pc, #316]	@ (8003208 <UART_SetConfig+0x340>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d130      	bne.n	8003130 <UART_SetConfig+0x268>
 80030ce:	4b4c      	ldr	r3, [pc, #304]	@ (8003200 <UART_SetConfig+0x338>)
 80030d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d2:	f003 0307 	and.w	r3, r3, #7
 80030d6:	2b05      	cmp	r3, #5
 80030d8:	d826      	bhi.n	8003128 <UART_SetConfig+0x260>
 80030da:	a201      	add	r2, pc, #4	@ (adr r2, 80030e0 <UART_SetConfig+0x218>)
 80030dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e0:	080030f9 	.word	0x080030f9
 80030e4:	08003101 	.word	0x08003101
 80030e8:	08003109 	.word	0x08003109
 80030ec:	08003111 	.word	0x08003111
 80030f0:	08003119 	.word	0x08003119
 80030f4:	08003121 	.word	0x08003121
 80030f8:	2300      	movs	r3, #0
 80030fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80030fe:	e1b6      	b.n	800346e <UART_SetConfig+0x5a6>
 8003100:	2304      	movs	r3, #4
 8003102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003106:	e1b2      	b.n	800346e <UART_SetConfig+0x5a6>
 8003108:	2308      	movs	r3, #8
 800310a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800310e:	e1ae      	b.n	800346e <UART_SetConfig+0x5a6>
 8003110:	2310      	movs	r3, #16
 8003112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003116:	e1aa      	b.n	800346e <UART_SetConfig+0x5a6>
 8003118:	2320      	movs	r3, #32
 800311a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800311e:	e1a6      	b.n	800346e <UART_SetConfig+0x5a6>
 8003120:	2340      	movs	r3, #64	@ 0x40
 8003122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003126:	e1a2      	b.n	800346e <UART_SetConfig+0x5a6>
 8003128:	2380      	movs	r3, #128	@ 0x80
 800312a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800312e:	e19e      	b.n	800346e <UART_SetConfig+0x5a6>
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a35      	ldr	r2, [pc, #212]	@ (800320c <UART_SetConfig+0x344>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d130      	bne.n	800319c <UART_SetConfig+0x2d4>
 800313a:	4b31      	ldr	r3, [pc, #196]	@ (8003200 <UART_SetConfig+0x338>)
 800313c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800313e:	f003 0307 	and.w	r3, r3, #7
 8003142:	2b05      	cmp	r3, #5
 8003144:	d826      	bhi.n	8003194 <UART_SetConfig+0x2cc>
 8003146:	a201      	add	r2, pc, #4	@ (adr r2, 800314c <UART_SetConfig+0x284>)
 8003148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314c:	08003165 	.word	0x08003165
 8003150:	0800316d 	.word	0x0800316d
 8003154:	08003175 	.word	0x08003175
 8003158:	0800317d 	.word	0x0800317d
 800315c:	08003185 	.word	0x08003185
 8003160:	0800318d 	.word	0x0800318d
 8003164:	2300      	movs	r3, #0
 8003166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800316a:	e180      	b.n	800346e <UART_SetConfig+0x5a6>
 800316c:	2304      	movs	r3, #4
 800316e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003172:	e17c      	b.n	800346e <UART_SetConfig+0x5a6>
 8003174:	2308      	movs	r3, #8
 8003176:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800317a:	e178      	b.n	800346e <UART_SetConfig+0x5a6>
 800317c:	2310      	movs	r3, #16
 800317e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003182:	e174      	b.n	800346e <UART_SetConfig+0x5a6>
 8003184:	2320      	movs	r3, #32
 8003186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800318a:	e170      	b.n	800346e <UART_SetConfig+0x5a6>
 800318c:	2340      	movs	r3, #64	@ 0x40
 800318e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003192:	e16c      	b.n	800346e <UART_SetConfig+0x5a6>
 8003194:	2380      	movs	r3, #128	@ 0x80
 8003196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800319a:	e168      	b.n	800346e <UART_SetConfig+0x5a6>
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003210 <UART_SetConfig+0x348>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d142      	bne.n	800322c <UART_SetConfig+0x364>
 80031a6:	4b16      	ldr	r3, [pc, #88]	@ (8003200 <UART_SetConfig+0x338>)
 80031a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031aa:	f003 0307 	and.w	r3, r3, #7
 80031ae:	2b05      	cmp	r3, #5
 80031b0:	d838      	bhi.n	8003224 <UART_SetConfig+0x35c>
 80031b2:	a201      	add	r2, pc, #4	@ (adr r2, 80031b8 <UART_SetConfig+0x2f0>)
 80031b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b8:	080031d1 	.word	0x080031d1
 80031bc:	080031d9 	.word	0x080031d9
 80031c0:	080031e1 	.word	0x080031e1
 80031c4:	080031e9 	.word	0x080031e9
 80031c8:	08003215 	.word	0x08003215
 80031cc:	0800321d 	.word	0x0800321d
 80031d0:	2300      	movs	r3, #0
 80031d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031d6:	e14a      	b.n	800346e <UART_SetConfig+0x5a6>
 80031d8:	2304      	movs	r3, #4
 80031da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031de:	e146      	b.n	800346e <UART_SetConfig+0x5a6>
 80031e0:	2308      	movs	r3, #8
 80031e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031e6:	e142      	b.n	800346e <UART_SetConfig+0x5a6>
 80031e8:	2310      	movs	r3, #16
 80031ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80031ee:	e13e      	b.n	800346e <UART_SetConfig+0x5a6>
 80031f0:	cfff69f3 	.word	0xcfff69f3
 80031f4:	58000c00 	.word	0x58000c00
 80031f8:	11fff4ff 	.word	0x11fff4ff
 80031fc:	40011000 	.word	0x40011000
 8003200:	58024400 	.word	0x58024400
 8003204:	40004400 	.word	0x40004400
 8003208:	40004800 	.word	0x40004800
 800320c:	40004c00 	.word	0x40004c00
 8003210:	40005000 	.word	0x40005000
 8003214:	2320      	movs	r3, #32
 8003216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800321a:	e128      	b.n	800346e <UART_SetConfig+0x5a6>
 800321c:	2340      	movs	r3, #64	@ 0x40
 800321e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003222:	e124      	b.n	800346e <UART_SetConfig+0x5a6>
 8003224:	2380      	movs	r3, #128	@ 0x80
 8003226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800322a:	e120      	b.n	800346e <UART_SetConfig+0x5a6>
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4acb      	ldr	r2, [pc, #812]	@ (8003560 <UART_SetConfig+0x698>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d176      	bne.n	8003324 <UART_SetConfig+0x45c>
 8003236:	4bcb      	ldr	r3, [pc, #812]	@ (8003564 <UART_SetConfig+0x69c>)
 8003238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800323a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800323e:	2b28      	cmp	r3, #40	@ 0x28
 8003240:	d86c      	bhi.n	800331c <UART_SetConfig+0x454>
 8003242:	a201      	add	r2, pc, #4	@ (adr r2, 8003248 <UART_SetConfig+0x380>)
 8003244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003248:	080032ed 	.word	0x080032ed
 800324c:	0800331d 	.word	0x0800331d
 8003250:	0800331d 	.word	0x0800331d
 8003254:	0800331d 	.word	0x0800331d
 8003258:	0800331d 	.word	0x0800331d
 800325c:	0800331d 	.word	0x0800331d
 8003260:	0800331d 	.word	0x0800331d
 8003264:	0800331d 	.word	0x0800331d
 8003268:	080032f5 	.word	0x080032f5
 800326c:	0800331d 	.word	0x0800331d
 8003270:	0800331d 	.word	0x0800331d
 8003274:	0800331d 	.word	0x0800331d
 8003278:	0800331d 	.word	0x0800331d
 800327c:	0800331d 	.word	0x0800331d
 8003280:	0800331d 	.word	0x0800331d
 8003284:	0800331d 	.word	0x0800331d
 8003288:	080032fd 	.word	0x080032fd
 800328c:	0800331d 	.word	0x0800331d
 8003290:	0800331d 	.word	0x0800331d
 8003294:	0800331d 	.word	0x0800331d
 8003298:	0800331d 	.word	0x0800331d
 800329c:	0800331d 	.word	0x0800331d
 80032a0:	0800331d 	.word	0x0800331d
 80032a4:	0800331d 	.word	0x0800331d
 80032a8:	08003305 	.word	0x08003305
 80032ac:	0800331d 	.word	0x0800331d
 80032b0:	0800331d 	.word	0x0800331d
 80032b4:	0800331d 	.word	0x0800331d
 80032b8:	0800331d 	.word	0x0800331d
 80032bc:	0800331d 	.word	0x0800331d
 80032c0:	0800331d 	.word	0x0800331d
 80032c4:	0800331d 	.word	0x0800331d
 80032c8:	0800330d 	.word	0x0800330d
 80032cc:	0800331d 	.word	0x0800331d
 80032d0:	0800331d 	.word	0x0800331d
 80032d4:	0800331d 	.word	0x0800331d
 80032d8:	0800331d 	.word	0x0800331d
 80032dc:	0800331d 	.word	0x0800331d
 80032e0:	0800331d 	.word	0x0800331d
 80032e4:	0800331d 	.word	0x0800331d
 80032e8:	08003315 	.word	0x08003315
 80032ec:	2301      	movs	r3, #1
 80032ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032f2:	e0bc      	b.n	800346e <UART_SetConfig+0x5a6>
 80032f4:	2304      	movs	r3, #4
 80032f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80032fa:	e0b8      	b.n	800346e <UART_SetConfig+0x5a6>
 80032fc:	2308      	movs	r3, #8
 80032fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003302:	e0b4      	b.n	800346e <UART_SetConfig+0x5a6>
 8003304:	2310      	movs	r3, #16
 8003306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800330a:	e0b0      	b.n	800346e <UART_SetConfig+0x5a6>
 800330c:	2320      	movs	r3, #32
 800330e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003312:	e0ac      	b.n	800346e <UART_SetConfig+0x5a6>
 8003314:	2340      	movs	r3, #64	@ 0x40
 8003316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800331a:	e0a8      	b.n	800346e <UART_SetConfig+0x5a6>
 800331c:	2380      	movs	r3, #128	@ 0x80
 800331e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003322:	e0a4      	b.n	800346e <UART_SetConfig+0x5a6>
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a8f      	ldr	r2, [pc, #572]	@ (8003568 <UART_SetConfig+0x6a0>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d130      	bne.n	8003390 <UART_SetConfig+0x4c8>
 800332e:	4b8d      	ldr	r3, [pc, #564]	@ (8003564 <UART_SetConfig+0x69c>)
 8003330:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003332:	f003 0307 	and.w	r3, r3, #7
 8003336:	2b05      	cmp	r3, #5
 8003338:	d826      	bhi.n	8003388 <UART_SetConfig+0x4c0>
 800333a:	a201      	add	r2, pc, #4	@ (adr r2, 8003340 <UART_SetConfig+0x478>)
 800333c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003340:	08003359 	.word	0x08003359
 8003344:	08003361 	.word	0x08003361
 8003348:	08003369 	.word	0x08003369
 800334c:	08003371 	.word	0x08003371
 8003350:	08003379 	.word	0x08003379
 8003354:	08003381 	.word	0x08003381
 8003358:	2300      	movs	r3, #0
 800335a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800335e:	e086      	b.n	800346e <UART_SetConfig+0x5a6>
 8003360:	2304      	movs	r3, #4
 8003362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003366:	e082      	b.n	800346e <UART_SetConfig+0x5a6>
 8003368:	2308      	movs	r3, #8
 800336a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800336e:	e07e      	b.n	800346e <UART_SetConfig+0x5a6>
 8003370:	2310      	movs	r3, #16
 8003372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003376:	e07a      	b.n	800346e <UART_SetConfig+0x5a6>
 8003378:	2320      	movs	r3, #32
 800337a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800337e:	e076      	b.n	800346e <UART_SetConfig+0x5a6>
 8003380:	2340      	movs	r3, #64	@ 0x40
 8003382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003386:	e072      	b.n	800346e <UART_SetConfig+0x5a6>
 8003388:	2380      	movs	r3, #128	@ 0x80
 800338a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800338e:	e06e      	b.n	800346e <UART_SetConfig+0x5a6>
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a75      	ldr	r2, [pc, #468]	@ (800356c <UART_SetConfig+0x6a4>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d130      	bne.n	80033fc <UART_SetConfig+0x534>
 800339a:	4b72      	ldr	r3, [pc, #456]	@ (8003564 <UART_SetConfig+0x69c>)
 800339c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	2b05      	cmp	r3, #5
 80033a4:	d826      	bhi.n	80033f4 <UART_SetConfig+0x52c>
 80033a6:	a201      	add	r2, pc, #4	@ (adr r2, 80033ac <UART_SetConfig+0x4e4>)
 80033a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ac:	080033c5 	.word	0x080033c5
 80033b0:	080033cd 	.word	0x080033cd
 80033b4:	080033d5 	.word	0x080033d5
 80033b8:	080033dd 	.word	0x080033dd
 80033bc:	080033e5 	.word	0x080033e5
 80033c0:	080033ed 	.word	0x080033ed
 80033c4:	2300      	movs	r3, #0
 80033c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ca:	e050      	b.n	800346e <UART_SetConfig+0x5a6>
 80033cc:	2304      	movs	r3, #4
 80033ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033d2:	e04c      	b.n	800346e <UART_SetConfig+0x5a6>
 80033d4:	2308      	movs	r3, #8
 80033d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033da:	e048      	b.n	800346e <UART_SetConfig+0x5a6>
 80033dc:	2310      	movs	r3, #16
 80033de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033e2:	e044      	b.n	800346e <UART_SetConfig+0x5a6>
 80033e4:	2320      	movs	r3, #32
 80033e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033ea:	e040      	b.n	800346e <UART_SetConfig+0x5a6>
 80033ec:	2340      	movs	r3, #64	@ 0x40
 80033ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033f2:	e03c      	b.n	800346e <UART_SetConfig+0x5a6>
 80033f4:	2380      	movs	r3, #128	@ 0x80
 80033f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80033fa:	e038      	b.n	800346e <UART_SetConfig+0x5a6>
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a5b      	ldr	r2, [pc, #364]	@ (8003570 <UART_SetConfig+0x6a8>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d130      	bne.n	8003468 <UART_SetConfig+0x5a0>
 8003406:	4b57      	ldr	r3, [pc, #348]	@ (8003564 <UART_SetConfig+0x69c>)
 8003408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	2b05      	cmp	r3, #5
 8003410:	d826      	bhi.n	8003460 <UART_SetConfig+0x598>
 8003412:	a201      	add	r2, pc, #4	@ (adr r2, 8003418 <UART_SetConfig+0x550>)
 8003414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003418:	08003431 	.word	0x08003431
 800341c:	08003439 	.word	0x08003439
 8003420:	08003441 	.word	0x08003441
 8003424:	08003449 	.word	0x08003449
 8003428:	08003451 	.word	0x08003451
 800342c:	08003459 	.word	0x08003459
 8003430:	2302      	movs	r3, #2
 8003432:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003436:	e01a      	b.n	800346e <UART_SetConfig+0x5a6>
 8003438:	2304      	movs	r3, #4
 800343a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800343e:	e016      	b.n	800346e <UART_SetConfig+0x5a6>
 8003440:	2308      	movs	r3, #8
 8003442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003446:	e012      	b.n	800346e <UART_SetConfig+0x5a6>
 8003448:	2310      	movs	r3, #16
 800344a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800344e:	e00e      	b.n	800346e <UART_SetConfig+0x5a6>
 8003450:	2320      	movs	r3, #32
 8003452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003456:	e00a      	b.n	800346e <UART_SetConfig+0x5a6>
 8003458:	2340      	movs	r3, #64	@ 0x40
 800345a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800345e:	e006      	b.n	800346e <UART_SetConfig+0x5a6>
 8003460:	2380      	movs	r3, #128	@ 0x80
 8003462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003466:	e002      	b.n	800346e <UART_SetConfig+0x5a6>
 8003468:	2380      	movs	r3, #128	@ 0x80
 800346a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a3f      	ldr	r2, [pc, #252]	@ (8003570 <UART_SetConfig+0x6a8>)
 8003474:	4293      	cmp	r3, r2
 8003476:	f040 80f8 	bne.w	800366a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800347a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800347e:	2b20      	cmp	r3, #32
 8003480:	dc46      	bgt.n	8003510 <UART_SetConfig+0x648>
 8003482:	2b02      	cmp	r3, #2
 8003484:	f2c0 8082 	blt.w	800358c <UART_SetConfig+0x6c4>
 8003488:	3b02      	subs	r3, #2
 800348a:	2b1e      	cmp	r3, #30
 800348c:	d87e      	bhi.n	800358c <UART_SetConfig+0x6c4>
 800348e:	a201      	add	r2, pc, #4	@ (adr r2, 8003494 <UART_SetConfig+0x5cc>)
 8003490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003494:	08003517 	.word	0x08003517
 8003498:	0800358d 	.word	0x0800358d
 800349c:	0800351f 	.word	0x0800351f
 80034a0:	0800358d 	.word	0x0800358d
 80034a4:	0800358d 	.word	0x0800358d
 80034a8:	0800358d 	.word	0x0800358d
 80034ac:	0800352f 	.word	0x0800352f
 80034b0:	0800358d 	.word	0x0800358d
 80034b4:	0800358d 	.word	0x0800358d
 80034b8:	0800358d 	.word	0x0800358d
 80034bc:	0800358d 	.word	0x0800358d
 80034c0:	0800358d 	.word	0x0800358d
 80034c4:	0800358d 	.word	0x0800358d
 80034c8:	0800358d 	.word	0x0800358d
 80034cc:	0800353f 	.word	0x0800353f
 80034d0:	0800358d 	.word	0x0800358d
 80034d4:	0800358d 	.word	0x0800358d
 80034d8:	0800358d 	.word	0x0800358d
 80034dc:	0800358d 	.word	0x0800358d
 80034e0:	0800358d 	.word	0x0800358d
 80034e4:	0800358d 	.word	0x0800358d
 80034e8:	0800358d 	.word	0x0800358d
 80034ec:	0800358d 	.word	0x0800358d
 80034f0:	0800358d 	.word	0x0800358d
 80034f4:	0800358d 	.word	0x0800358d
 80034f8:	0800358d 	.word	0x0800358d
 80034fc:	0800358d 	.word	0x0800358d
 8003500:	0800358d 	.word	0x0800358d
 8003504:	0800358d 	.word	0x0800358d
 8003508:	0800358d 	.word	0x0800358d
 800350c:	0800357f 	.word	0x0800357f
 8003510:	2b40      	cmp	r3, #64	@ 0x40
 8003512:	d037      	beq.n	8003584 <UART_SetConfig+0x6bc>
 8003514:	e03a      	b.n	800358c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8003516:	f7ff f9bf 	bl	8002898 <HAL_RCCEx_GetD3PCLK1Freq>
 800351a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800351c:	e03c      	b.n	8003598 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800351e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff f9ce 	bl	80028c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800352c:	e034      	b.n	8003598 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800352e:	f107 0318 	add.w	r3, r7, #24
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fb1a 	bl	8002b6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800353c:	e02c      	b.n	8003598 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800353e:	4b09      	ldr	r3, [pc, #36]	@ (8003564 <UART_SetConfig+0x69c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0320 	and.w	r3, r3, #32
 8003546:	2b00      	cmp	r3, #0
 8003548:	d016      	beq.n	8003578 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800354a:	4b06      	ldr	r3, [pc, #24]	@ (8003564 <UART_SetConfig+0x69c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	08db      	lsrs	r3, r3, #3
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	4a07      	ldr	r2, [pc, #28]	@ (8003574 <UART_SetConfig+0x6ac>)
 8003556:	fa22 f303 	lsr.w	r3, r2, r3
 800355a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800355c:	e01c      	b.n	8003598 <UART_SetConfig+0x6d0>
 800355e:	bf00      	nop
 8003560:	40011400 	.word	0x40011400
 8003564:	58024400 	.word	0x58024400
 8003568:	40007800 	.word	0x40007800
 800356c:	40007c00 	.word	0x40007c00
 8003570:	58000c00 	.word	0x58000c00
 8003574:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8003578:	4b9d      	ldr	r3, [pc, #628]	@ (80037f0 <UART_SetConfig+0x928>)
 800357a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800357c:	e00c      	b.n	8003598 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800357e:	4b9d      	ldr	r3, [pc, #628]	@ (80037f4 <UART_SetConfig+0x92c>)
 8003580:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003582:	e009      	b.n	8003598 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003584:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003588:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800358a:	e005      	b.n	8003598 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003596:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800359a:	2b00      	cmp	r3, #0
 800359c:	f000 81de 	beq.w	800395c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a4:	4a94      	ldr	r2, [pc, #592]	@ (80037f8 <UART_SetConfig+0x930>)
 80035a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035aa:	461a      	mov	r2, r3
 80035ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80035b2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	685a      	ldr	r2, [r3, #4]
 80035b8:	4613      	mov	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4413      	add	r3, r2
 80035be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035c0:	429a      	cmp	r2, r3
 80035c2:	d305      	bcc.n	80035d0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d903      	bls.n	80035d8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80035d6:	e1c1      	b.n	800395c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035da:	2200      	movs	r2, #0
 80035dc:	60bb      	str	r3, [r7, #8]
 80035de:	60fa      	str	r2, [r7, #12]
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	4a84      	ldr	r2, [pc, #528]	@ (80037f8 <UART_SetConfig+0x930>)
 80035e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2200      	movs	r2, #0
 80035ee:	603b      	str	r3, [r7, #0]
 80035f0:	607a      	str	r2, [r7, #4]
 80035f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80035fa:	f7fc fe6d 	bl	80002d8 <__aeabi_uldivmod>
 80035fe:	4602      	mov	r2, r0
 8003600:	460b      	mov	r3, r1
 8003602:	4610      	mov	r0, r2
 8003604:	4619      	mov	r1, r3
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	020b      	lsls	r3, r1, #8
 8003610:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003614:	0202      	lsls	r2, r0, #8
 8003616:	6979      	ldr	r1, [r7, #20]
 8003618:	6849      	ldr	r1, [r1, #4]
 800361a:	0849      	lsrs	r1, r1, #1
 800361c:	2000      	movs	r0, #0
 800361e:	460c      	mov	r4, r1
 8003620:	4605      	mov	r5, r0
 8003622:	eb12 0804 	adds.w	r8, r2, r4
 8003626:	eb43 0905 	adc.w	r9, r3, r5
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	469a      	mov	sl, r3
 8003632:	4693      	mov	fp, r2
 8003634:	4652      	mov	r2, sl
 8003636:	465b      	mov	r3, fp
 8003638:	4640      	mov	r0, r8
 800363a:	4649      	mov	r1, r9
 800363c:	f7fc fe4c 	bl	80002d8 <__aeabi_uldivmod>
 8003640:	4602      	mov	r2, r0
 8003642:	460b      	mov	r3, r1
 8003644:	4613      	mov	r3, r2
 8003646:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800364a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800364e:	d308      	bcc.n	8003662 <UART_SetConfig+0x79a>
 8003650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003652:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003656:	d204      	bcs.n	8003662 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800365e:	60da      	str	r2, [r3, #12]
 8003660:	e17c      	b.n	800395c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003668:	e178      	b.n	800395c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003672:	f040 80c5 	bne.w	8003800 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8003676:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800367a:	2b20      	cmp	r3, #32
 800367c:	dc48      	bgt.n	8003710 <UART_SetConfig+0x848>
 800367e:	2b00      	cmp	r3, #0
 8003680:	db7b      	blt.n	800377a <UART_SetConfig+0x8b2>
 8003682:	2b20      	cmp	r3, #32
 8003684:	d879      	bhi.n	800377a <UART_SetConfig+0x8b2>
 8003686:	a201      	add	r2, pc, #4	@ (adr r2, 800368c <UART_SetConfig+0x7c4>)
 8003688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800368c:	08003717 	.word	0x08003717
 8003690:	0800371f 	.word	0x0800371f
 8003694:	0800377b 	.word	0x0800377b
 8003698:	0800377b 	.word	0x0800377b
 800369c:	08003727 	.word	0x08003727
 80036a0:	0800377b 	.word	0x0800377b
 80036a4:	0800377b 	.word	0x0800377b
 80036a8:	0800377b 	.word	0x0800377b
 80036ac:	08003737 	.word	0x08003737
 80036b0:	0800377b 	.word	0x0800377b
 80036b4:	0800377b 	.word	0x0800377b
 80036b8:	0800377b 	.word	0x0800377b
 80036bc:	0800377b 	.word	0x0800377b
 80036c0:	0800377b 	.word	0x0800377b
 80036c4:	0800377b 	.word	0x0800377b
 80036c8:	0800377b 	.word	0x0800377b
 80036cc:	08003747 	.word	0x08003747
 80036d0:	0800377b 	.word	0x0800377b
 80036d4:	0800377b 	.word	0x0800377b
 80036d8:	0800377b 	.word	0x0800377b
 80036dc:	0800377b 	.word	0x0800377b
 80036e0:	0800377b 	.word	0x0800377b
 80036e4:	0800377b 	.word	0x0800377b
 80036e8:	0800377b 	.word	0x0800377b
 80036ec:	0800377b 	.word	0x0800377b
 80036f0:	0800377b 	.word	0x0800377b
 80036f4:	0800377b 	.word	0x0800377b
 80036f8:	0800377b 	.word	0x0800377b
 80036fc:	0800377b 	.word	0x0800377b
 8003700:	0800377b 	.word	0x0800377b
 8003704:	0800377b 	.word	0x0800377b
 8003708:	0800377b 	.word	0x0800377b
 800370c:	0800376d 	.word	0x0800376d
 8003710:	2b40      	cmp	r3, #64	@ 0x40
 8003712:	d02e      	beq.n	8003772 <UART_SetConfig+0x8aa>
 8003714:	e031      	b.n	800377a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003716:	f7ff f893 	bl	8002840 <HAL_RCC_GetPCLK1Freq>
 800371a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800371c:	e033      	b.n	8003786 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800371e:	f7ff f8a5 	bl	800286c <HAL_RCC_GetPCLK2Freq>
 8003722:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003724:	e02f      	b.n	8003786 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003726:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800372a:	4618      	mov	r0, r3
 800372c:	f7ff f8ca 	bl	80028c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003734:	e027      	b.n	8003786 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003736:	f107 0318 	add.w	r3, r7, #24
 800373a:	4618      	mov	r0, r3
 800373c:	f7ff fa16 	bl	8002b6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003744:	e01f      	b.n	8003786 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003746:	4b2d      	ldr	r3, [pc, #180]	@ (80037fc <UART_SetConfig+0x934>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0320 	and.w	r3, r3, #32
 800374e:	2b00      	cmp	r3, #0
 8003750:	d009      	beq.n	8003766 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003752:	4b2a      	ldr	r3, [pc, #168]	@ (80037fc <UART_SetConfig+0x934>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	08db      	lsrs	r3, r3, #3
 8003758:	f003 0303 	and.w	r3, r3, #3
 800375c:	4a24      	ldr	r2, [pc, #144]	@ (80037f0 <UART_SetConfig+0x928>)
 800375e:	fa22 f303 	lsr.w	r3, r2, r3
 8003762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003764:	e00f      	b.n	8003786 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8003766:	4b22      	ldr	r3, [pc, #136]	@ (80037f0 <UART_SetConfig+0x928>)
 8003768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800376a:	e00c      	b.n	8003786 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800376c:	4b21      	ldr	r3, [pc, #132]	@ (80037f4 <UART_SetConfig+0x92c>)
 800376e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003770:	e009      	b.n	8003786 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003772:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003778:	e005      	b.n	8003786 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003784:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80e7 	beq.w	800395c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003792:	4a19      	ldr	r2, [pc, #100]	@ (80037f8 <UART_SetConfig+0x930>)
 8003794:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003798:	461a      	mov	r2, r3
 800379a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800379c:	fbb3 f3f2 	udiv	r3, r3, r2
 80037a0:	005a      	lsls	r2, r3, #1
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	085b      	lsrs	r3, r3, #1
 80037a8:	441a      	add	r2, r3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b6:	2b0f      	cmp	r3, #15
 80037b8:	d916      	bls.n	80037e8 <UART_SetConfig+0x920>
 80037ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c0:	d212      	bcs.n	80037e8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80037c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037c4:	b29b      	uxth	r3, r3
 80037c6:	f023 030f 	bic.w	r3, r3, #15
 80037ca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ce:	085b      	lsrs	r3, r3, #1
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80037da:	4313      	orrs	r3, r2
 80037dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80037e4:	60da      	str	r2, [r3, #12]
 80037e6:	e0b9      	b.n	800395c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80037ee:	e0b5      	b.n	800395c <UART_SetConfig+0xa94>
 80037f0:	03d09000 	.word	0x03d09000
 80037f4:	003d0900 	.word	0x003d0900
 80037f8:	08003e64 	.word	0x08003e64
 80037fc:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003800:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003804:	2b20      	cmp	r3, #32
 8003806:	dc49      	bgt.n	800389c <UART_SetConfig+0x9d4>
 8003808:	2b00      	cmp	r3, #0
 800380a:	db7c      	blt.n	8003906 <UART_SetConfig+0xa3e>
 800380c:	2b20      	cmp	r3, #32
 800380e:	d87a      	bhi.n	8003906 <UART_SetConfig+0xa3e>
 8003810:	a201      	add	r2, pc, #4	@ (adr r2, 8003818 <UART_SetConfig+0x950>)
 8003812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003816:	bf00      	nop
 8003818:	080038a3 	.word	0x080038a3
 800381c:	080038ab 	.word	0x080038ab
 8003820:	08003907 	.word	0x08003907
 8003824:	08003907 	.word	0x08003907
 8003828:	080038b3 	.word	0x080038b3
 800382c:	08003907 	.word	0x08003907
 8003830:	08003907 	.word	0x08003907
 8003834:	08003907 	.word	0x08003907
 8003838:	080038c3 	.word	0x080038c3
 800383c:	08003907 	.word	0x08003907
 8003840:	08003907 	.word	0x08003907
 8003844:	08003907 	.word	0x08003907
 8003848:	08003907 	.word	0x08003907
 800384c:	08003907 	.word	0x08003907
 8003850:	08003907 	.word	0x08003907
 8003854:	08003907 	.word	0x08003907
 8003858:	080038d3 	.word	0x080038d3
 800385c:	08003907 	.word	0x08003907
 8003860:	08003907 	.word	0x08003907
 8003864:	08003907 	.word	0x08003907
 8003868:	08003907 	.word	0x08003907
 800386c:	08003907 	.word	0x08003907
 8003870:	08003907 	.word	0x08003907
 8003874:	08003907 	.word	0x08003907
 8003878:	08003907 	.word	0x08003907
 800387c:	08003907 	.word	0x08003907
 8003880:	08003907 	.word	0x08003907
 8003884:	08003907 	.word	0x08003907
 8003888:	08003907 	.word	0x08003907
 800388c:	08003907 	.word	0x08003907
 8003890:	08003907 	.word	0x08003907
 8003894:	08003907 	.word	0x08003907
 8003898:	080038f9 	.word	0x080038f9
 800389c:	2b40      	cmp	r3, #64	@ 0x40
 800389e:	d02e      	beq.n	80038fe <UART_SetConfig+0xa36>
 80038a0:	e031      	b.n	8003906 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038a2:	f7fe ffcd 	bl	8002840 <HAL_RCC_GetPCLK1Freq>
 80038a6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80038a8:	e033      	b.n	8003912 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038aa:	f7fe ffdf 	bl	800286c <HAL_RCC_GetPCLK2Freq>
 80038ae:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80038b0:	e02f      	b.n	8003912 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80038b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7ff f804 	bl	80028c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80038bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038c0:	e027      	b.n	8003912 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80038c2:	f107 0318 	add.w	r3, r7, #24
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7ff f950 	bl	8002b6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80038cc:	69fb      	ldr	r3, [r7, #28]
 80038ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038d0:	e01f      	b.n	8003912 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003988 <UART_SetConfig+0xac0>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0320 	and.w	r3, r3, #32
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d009      	beq.n	80038f2 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80038de:	4b2a      	ldr	r3, [pc, #168]	@ (8003988 <UART_SetConfig+0xac0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	08db      	lsrs	r3, r3, #3
 80038e4:	f003 0303 	and.w	r3, r3, #3
 80038e8:	4a28      	ldr	r2, [pc, #160]	@ (800398c <UART_SetConfig+0xac4>)
 80038ea:	fa22 f303 	lsr.w	r3, r2, r3
 80038ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80038f0:	e00f      	b.n	8003912 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80038f2:	4b26      	ldr	r3, [pc, #152]	@ (800398c <UART_SetConfig+0xac4>)
 80038f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038f6:	e00c      	b.n	8003912 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80038f8:	4b25      	ldr	r3, [pc, #148]	@ (8003990 <UART_SetConfig+0xac8>)
 80038fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80038fc:	e009      	b.n	8003912 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003904:	e005      	b.n	8003912 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003910:	bf00      	nop
    }

    if (pclk != 0U)
 8003912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003914:	2b00      	cmp	r3, #0
 8003916:	d021      	beq.n	800395c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	4a1d      	ldr	r2, [pc, #116]	@ (8003994 <UART_SetConfig+0xacc>)
 800391e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003922:	461a      	mov	r2, r3
 8003924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003926:	fbb3 f2f2 	udiv	r2, r3, r2
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	085b      	lsrs	r3, r3, #1
 8003930:	441a      	add	r2, r3
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	fbb2 f3f3 	udiv	r3, r2, r3
 800393a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800393c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800393e:	2b0f      	cmp	r3, #15
 8003940:	d909      	bls.n	8003956 <UART_SetConfig+0xa8e>
 8003942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003944:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003948:	d205      	bcs.n	8003956 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800394a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394c:	b29a      	uxth	r2, r3
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60da      	str	r2, [r3, #12]
 8003954:	e002      	b.n	800395c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2201      	movs	r2, #1
 8003960:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	2201      	movs	r2, #1
 8003968:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	2200      	movs	r2, #0
 8003970:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2200      	movs	r2, #0
 8003976:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003978:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800397c:	4618      	mov	r0, r3
 800397e:	3748      	adds	r7, #72	@ 0x48
 8003980:	46bd      	mov	sp, r7
 8003982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003986:	bf00      	nop
 8003988:	58024400 	.word	0x58024400
 800398c:	03d09000 	.word	0x03d09000
 8003990:	003d0900 	.word	0x003d0900
 8003994:	08003e64 	.word	0x08003e64

08003998 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a4:	f003 0308 	and.w	r3, r3, #8
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00a      	beq.n	80039c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	430a      	orrs	r2, r1
 80039c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d00a      	beq.n	80039e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00a      	beq.n	8003a06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d00a      	beq.n	8003a28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	430a      	orrs	r2, r1
 8003a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2c:	f003 0310 	and.w	r3, r3, #16
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d00a      	beq.n	8003a4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4e:	f003 0320 	and.w	r3, r3, #32
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00a      	beq.n	8003a6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	689b      	ldr	r3, [r3, #8]
 8003a5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	430a      	orrs	r2, r1
 8003a6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d01a      	beq.n	8003aae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	430a      	orrs	r2, r1
 8003a8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a96:	d10a      	bne.n	8003aae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	430a      	orrs	r2, r1
 8003aac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	430a      	orrs	r2, r1
 8003ace:	605a      	str	r2, [r3, #4]
  }
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ada:	4770      	bx	lr

08003adc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b098      	sub	sp, #96	@ 0x60
 8003ae0:	af02      	add	r7, sp, #8
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003aec:	f7fd face 	bl	800108c <HAL_GetTick>
 8003af0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0308 	and.w	r3, r3, #8
 8003afc:	2b08      	cmp	r3, #8
 8003afe:	d12f      	bne.n	8003b60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b04:	9300      	str	r3, [sp, #0]
 8003b06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f88e 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d022      	beq.n	8003b60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b22:	e853 3f00 	ldrex	r3, [r3]
 8003b26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	461a      	mov	r2, r3
 8003b36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b38:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b3a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b40:	e841 2300 	strex	r3, r2, [r1]
 8003b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d1e6      	bne.n	8003b1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2220      	movs	r2, #32
 8003b50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e063      	b.n	8003c28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d149      	bne.n	8003c02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b76:	2200      	movs	r2, #0
 8003b78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f000 f857 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 8003b82:	4603      	mov	r3, r0
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d03c      	beq.n	8003c02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b90:	e853 3f00 	ldrex	r3, [r3]
 8003b94:	623b      	str	r3, [r7, #32]
   return(result);
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ba6:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ba8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003baa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bae:	e841 2300 	strex	r3, r2, [r1]
 8003bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d1e6      	bne.n	8003b88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	3308      	adds	r3, #8
 8003bc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	e853 3f00 	ldrex	r3, [r3]
 8003bc8:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f023 0301 	bic.w	r3, r3, #1
 8003bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	3308      	adds	r3, #8
 8003bd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bda:	61fa      	str	r2, [r7, #28]
 8003bdc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bde:	69b9      	ldr	r1, [r7, #24]
 8003be0:	69fa      	ldr	r2, [r7, #28]
 8003be2:	e841 2300 	strex	r3, r2, [r1]
 8003be6:	617b      	str	r3, [r7, #20]
   return(result);
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d1e5      	bne.n	8003bba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2220      	movs	r2, #32
 8003bf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e012      	b.n	8003c28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2220      	movs	r2, #32
 8003c06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3758      	adds	r7, #88	@ 0x58
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c40:	e04f      	b.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d04b      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7fd fa1f 	bl	800108c <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e04e      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d037      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b80      	cmp	r3, #128	@ 0x80
 8003c76:	d034      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	2b40      	cmp	r3, #64	@ 0x40
 8003c7c:	d031      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	f003 0308 	and.w	r3, r3, #8
 8003c88:	2b08      	cmp	r3, #8
 8003c8a:	d110      	bne.n	8003cae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2208      	movs	r2, #8
 8003c92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f839 	bl	8003d0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2208      	movs	r2, #8
 8003c9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e029      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cbc:	d111      	bne.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f81f 	bl	8003d0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e00f      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69da      	ldr	r2, [r3, #28]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4013      	ands	r3, r2
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d0a0      	beq.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
	...

08003d0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b095      	sub	sp, #84	@ 0x54
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d32:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d34:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d38:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e6      	bne.n	8003d14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	3308      	adds	r3, #8
 8003d4c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4e:	6a3b      	ldr	r3, [r7, #32]
 8003d50:	e853 3f00 	ldrex	r3, [r3]
 8003d54:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d56:	69fa      	ldr	r2, [r7, #28]
 8003d58:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd4 <UART_EndRxTransfer+0xc8>)
 8003d5a:	4013      	ands	r3, r2
 8003d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	3308      	adds	r3, #8
 8003d64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d66:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d68:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d6e:	e841 2300 	strex	r3, r2, [r1]
 8003d72:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1e5      	bne.n	8003d46 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	d118      	bne.n	8003db4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	e853 3f00 	ldrex	r3, [r3]
 8003d8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f023 0310 	bic.w	r3, r3, #16
 8003d96:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003da0:	61bb      	str	r3, [r7, #24]
 8003da2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da4:	6979      	ldr	r1, [r7, #20]
 8003da6:	69ba      	ldr	r2, [r7, #24]
 8003da8:	e841 2300 	strex	r3, r2, [r1]
 8003dac:	613b      	str	r3, [r7, #16]
   return(result);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1e6      	bne.n	8003d82 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003dc8:	bf00      	nop
 8003dca:	3754      	adds	r7, #84	@ 0x54
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	effffffe 	.word	0xeffffffe

08003dd8 <memset>:
 8003dd8:	4402      	add	r2, r0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d100      	bne.n	8003de2 <memset+0xa>
 8003de0:	4770      	bx	lr
 8003de2:	f803 1b01 	strb.w	r1, [r3], #1
 8003de6:	e7f9      	b.n	8003ddc <memset+0x4>

08003de8 <__libc_init_array>:
 8003de8:	b570      	push	{r4, r5, r6, lr}
 8003dea:	4d0d      	ldr	r5, [pc, #52]	@ (8003e20 <__libc_init_array+0x38>)
 8003dec:	4c0d      	ldr	r4, [pc, #52]	@ (8003e24 <__libc_init_array+0x3c>)
 8003dee:	1b64      	subs	r4, r4, r5
 8003df0:	10a4      	asrs	r4, r4, #2
 8003df2:	2600      	movs	r6, #0
 8003df4:	42a6      	cmp	r6, r4
 8003df6:	d109      	bne.n	8003e0c <__libc_init_array+0x24>
 8003df8:	4d0b      	ldr	r5, [pc, #44]	@ (8003e28 <__libc_init_array+0x40>)
 8003dfa:	4c0c      	ldr	r4, [pc, #48]	@ (8003e2c <__libc_init_array+0x44>)
 8003dfc:	f000 f818 	bl	8003e30 <_init>
 8003e00:	1b64      	subs	r4, r4, r5
 8003e02:	10a4      	asrs	r4, r4, #2
 8003e04:	2600      	movs	r6, #0
 8003e06:	42a6      	cmp	r6, r4
 8003e08:	d105      	bne.n	8003e16 <__libc_init_array+0x2e>
 8003e0a:	bd70      	pop	{r4, r5, r6, pc}
 8003e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e10:	4798      	blx	r3
 8003e12:	3601      	adds	r6, #1
 8003e14:	e7ee      	b.n	8003df4 <__libc_init_array+0xc>
 8003e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e1a:	4798      	blx	r3
 8003e1c:	3601      	adds	r6, #1
 8003e1e:	e7f2      	b.n	8003e06 <__libc_init_array+0x1e>
 8003e20:	08003e84 	.word	0x08003e84
 8003e24:	08003e84 	.word	0x08003e84
 8003e28:	08003e84 	.word	0x08003e84
 8003e2c:	08003e88 	.word	0x08003e88

08003e30 <_init>:
 8003e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e32:	bf00      	nop
 8003e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e36:	bc08      	pop	{r3}
 8003e38:	469e      	mov	lr, r3
 8003e3a:	4770      	bx	lr

08003e3c <_fini>:
 8003e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e3e:	bf00      	nop
 8003e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e42:	bc08      	pop	{r3}
 8003e44:	469e      	mov	lr, r3
 8003e46:	4770      	bx	lr
