==28645== Cachegrind, a cache and branch-prediction profiler
==28645== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28645== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28645== Command: ./mser .
==28645== 
--28645-- warning: L3 cache found, using its data for the LL simulation.
--28645-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28645-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==28645== 
==28645== Process terminating with default action of signal 15 (SIGTERM)
==28645==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28645==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28645== 
==28645== I   refs:      1,922,302,048
==28645== I1  misses:            1,206
==28645== LLi misses:            1,202
==28645== I1  miss rate:          0.00%
==28645== LLi miss rate:          0.00%
==28645== 
==28645== D   refs:        795,483,226  (538,475,841 rd   + 257,007,385 wr)
==28645== D1  misses:        1,819,340  (    624,296 rd   +   1,195,044 wr)
==28645== LLd misses:        1,727,558  (    547,984 rd   +   1,179,574 wr)
==28645== D1  miss rate:           0.2% (        0.1%     +         0.5%  )
==28645== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28645== 
==28645== LL refs:           1,820,546  (    625,502 rd   +   1,195,044 wr)
==28645== LL misses:         1,728,760  (    549,186 rd   +   1,179,574 wr)
==28645== LL miss rate:            0.1% (        0.0%     +         0.5%  )
