// Seed: 1315042071
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output reg id_2,
    output reg id_3
);
  always @(posedge id_0 or posedge 1) begin
    id_3 = id_0;
    id_2 <= id_0;
    id_3 = id_0;
  end
endmodule
