============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:40:12 am
  Module:                 greater_than
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5392 ps) Late External Delay Assertion at pin q
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) q
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     208                  
             Slack:=    5392                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_3_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  b              -       -     R     (arrival)                 1  0.9     0     0    2000    (-,-) 
  g338/Y         -       A->Y  F     INVx1_ASAP7_75t_R         1  0.6     5     4    2004    (-,-) 
  g342__6260/Y   -       B->Y  R     NOR2xp33_ASAP7_75t_R      1  0.6    21    13    2017    (-,-) 
  sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.4    34    25    2042    (-,-) 
  g337/Y         -       A->Y  R     INVx1_ASAP7_75t_R         1  0.8    17    15    2057    (-,-) 
  g371__3680/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_R      2  1.6    24    18    2075    (-,-) 
  g367__4319/Y   -       A2->Y R     OAI21xp5_ASAP7_75t_R      1 15.3   262   132    2207    (-,-) 
  q              -       -     R     (port)                    -    -     -     1    2208    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (7366 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     236                  
             Slack:=    7366                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  b                -       -      F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g338/Y           -       A->Y   R     INVx1_ASAP7_75t_R             1  0.6     7     5    2005    (-,-) 
  g342__6260/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          1  0.6    17    12    2017    (-,-) 
  sr/g24__2398/Y   -       B->Y   R     NOR2xp33_ASAP7_75t_R          2  1.4    41    26    2043    (-,-) 
  g337/Y           -       A->Y   F     INVx1_ASAP7_75t_R             1  0.8    15    14    2057    (-,-) 
  g371__3680/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.6    26    18    2075    (-,-) 
  g384__1881/Y     -       B->Y   F     NAND2xp5_ASAP7_75t_R          2  1.4    27    19    2095    (-,-) 
  g383/Y           -       A->Y   R     INVxp67_ASAP7_75t_R           2  1.2    23    19    2114    (-,-) 
  g382__6131/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          2  1.6    39    27    2141    (-,-) 
  g381__7098/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.5    30    26    2167    (-,-) 
  g380/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  1.2    19    17    2184    (-,-) 
  g2/CON           -       B->CON R     HAxp5_ASAP7_75t_R             1  1.3    34    21    2205    (-,-) 
  g373__1617/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    28    30    2236    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2236    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (7379 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     222                  
             Slack:=    7379                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  b                -       -       R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g338/Y           -       A->Y    F     INVx1_ASAP7_75t_R             1  0.6     5     4    2004    (-,-) 
  g342__6260/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_R          1  0.6    21    13    2017    (-,-) 
  sr/g24__2398/Y   -       B->Y    F     NOR2xp33_ASAP7_75t_R          2  1.4    34    25    2042    (-,-) 
  g337/Y           -       A->Y    R     INVx1_ASAP7_75t_R             1  0.8    17    15    2057    (-,-) 
  g371__3680/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.6    24    18    2075    (-,-) 
  g384__1881/Y     -       B->Y    R     NAND2xp5_ASAP7_75t_R          2  1.4    30    20    2095    (-,-) 
  g383/Y           -       A->Y    F     INVxp67_ASAP7_75t_R           2  1.2    19    17    2113    (-,-) 
  g382__6131/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_R          2  1.6    46    29    2142    (-,-) 
  g381__7098/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2167    (-,-) 
  g380/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19    2186    (-,-) 
  g2/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    30    20    2206    (-,-) 
  g2/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    29    16    2222    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2222    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 4: MET (7417 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     184                  
             Slack:=    7417                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g338/Y           -       A->Y  F     INVx1_ASAP7_75t_R             1  0.6     5     4    2004    (-,-) 
  g342__6260/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R          1  0.6    21    13    2017    (-,-) 
  sr/g24__2398/Y   -       B->Y  F     NOR2xp33_ASAP7_75t_R          2  1.4    34    25    2042    (-,-) 
  g337/Y           -       A->Y  R     INVx1_ASAP7_75t_R             1  0.8    17    15    2057    (-,-) 
  g371__3680/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.6    24    18    2075    (-,-) 
  g384__1881/Y     -       B->Y  R     NAND2xp5_ASAP7_75t_R          2  1.4    30    20    2095    (-,-) 
  g383/Y           -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.2    19    17    2113    (-,-) 
  g382__6131/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.6    46    29    2142    (-,-) 
  g381__7098/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2167    (-,-) 
  g378__5122/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    29    17    2184    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2184    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (7459 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     140                  
             Slack:=    7459                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g338/Y           -       A->Y  F     INVx1_ASAP7_75t_R             1  0.6     5     4    2004    (-,-) 
  g342__6260/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R          1  0.6    21    13    2017    (-,-) 
  sr/g24__2398/Y   -       B->Y  F     NOR2xp33_ASAP7_75t_R          2  1.4    34    25    2042    (-,-) 
  g337/Y           -       A->Y  R     INVx1_ASAP7_75t_R             1  0.8    17    15    2057    (-,-) 
  g371__3680/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.6    24    18    2075    (-,-) 
  g384__1881/Y     -       B->Y  R     NAND2xp5_ASAP7_75t_R          2  1.4    30    20    2095    (-,-) 
  g383/Y           -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.2    19    17    2113    (-,-) 
  g379__8246/Y     -       B2->Y R     AOI32xp33_ASAP7_75t_R         1  0.9    42    28    2140    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2140    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

