// Seed: 1758604771
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    input uwire id_4,
    input supply1 id_5,
    output supply0 id_6
);
endmodule
module module_1 #(
    parameter id_5 = 32'd56
) (
    output wire id_0,
    output wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output wand _id_5
);
  logic id_7, id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_4,
      id_2,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire id_11;
  logic id_12 = 1;
  logic [id_5 : 1] id_13;
endmodule
