ERROR!  Increment (++) operation found in block that is specified to not allow SystemVerilog syntax,
        File: gen37.v, Line: 5, Column: 9
ERROR!  Error in parsing design
