#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f82f35c990 .scope module, "tb_vga_controller" "tb_vga_controller" 2 1;
 .timescale 0 0;
v000001f82f363ae0_0 .var "clk", 0 0;
v000001f82f363900_0 .net "h_sync", 0 0, v000001f82f333400_0;  1 drivers
v000001f82f363d60_0 .var "reset", 0 0;
v000001f82f363c20_0 .net "v_sync", 0 0, v000001f82f364260_0;  1 drivers
v000001f82f364300_0 .net "video_enable", 0 0, L_000001f82f36d480;  1 drivers
S_000001f82f373a50 .scope module, "uut" "vga_controller" 2 8, 3 1 0, S_000001f82f35c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "h_sync";
    .port_info 3 /OUTPUT 1 "v_sync";
    .port_info 4 /OUTPUT 1 "video_enable";
P_000001f82f373be0 .param/l "back_porch_h" 0 3 11, +C4<00000000000000000000000010010100>;
P_000001f82f373c18 .param/l "back_porch_v" 0 3 16, +C4<00000000000000000000000000100100>;
P_000001f82f373c50 .param/l "front_porch_h" 0 3 9, +C4<00000000000000000000000001011000>;
P_000001f82f373c88 .param/l "front_porch_v" 0 3 14, +C4<00000000000000000000000000000100>;
P_000001f82f373cc0 .param/l "pixels_h" 0 3 12, +C4<00000000000000000000011110000000>;
P_000001f82f373cf8 .param/l "pixels_v" 0 3 17, +C4<00000000000000000000010000111000>;
P_000001f82f373d30 .param/l "sync_width_h" 0 3 10, +C4<00000000000000000000000000101100>;
P_000001f82f373d68 .param/l "sync_width_v" 0 3 15, +C4<00000000000000000000000000000101>;
L_000001f82f36d480 .functor AND 1, v000001f82f36ca00_0, v000001f82f3637c0_0, C4<1>, C4<1>;
v000001f82f3641c0_0 .net "clk", 0 0, v000001f82f363ae0_0;  1 drivers
v000001f82f3646c0_0 .net "h_sync", 0 0, v000001f82f333400_0;  alias, 1 drivers
v000001f82f363a40_0 .net "next_line", 0 0, v000001f82f373db0_0;  1 drivers
v000001f82f363860_0 .net "reset", 0 0, v000001f82f363d60_0;  1 drivers
v000001f82f363ea0_0 .net "v_sync", 0 0, v000001f82f364260_0;  alias, 1 drivers
v000001f82f363b80_0 .net "video_enable", 0 0, L_000001f82f36d480;  alias, 1 drivers
v000001f82f363cc0_0 .net "video_enable_h", 0 0, v000001f82f36ca00_0;  1 drivers
v000001f82f364620_0 .net "video_enable_v", 0 0, v000001f82f3637c0_0;  1 drivers
S_000001f82f36c7d0 .scope module, "h_cont" "h_sync_controller" 3 32, 4 1 0, S_000001f82f373a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "h_sync";
    .port_info 3 /OUTPUT 1 "video_enable";
    .port_info 4 /OUTPUT 1 "next_line";
P_000001f82f35b870 .param/l "back_porch_h" 0 4 4, +C4<00000000000000000000000010010100>;
P_000001f82f35b8a8 .param/l "front_porch_h" 0 4 2, +C4<00000000000000000000000001011000>;
P_000001f82f35b8e0 .param/l "pixels_h" 0 4 5, +C4<00000000000000000000011110000000>;
P_000001f82f35b918 .param/l "sync_width_h" 0 4 3, +C4<00000000000000000000000000101100>;
v000001f82f333550_0 .net "clk", 0 0, v000001f82f363ae0_0;  alias, 1 drivers
v000001f82f3332b0_0 .var "counter", 11 0;
v000001f82f333400_0 .var "h_sync", 0 0;
v000001f82f373db0_0 .var "next_line", 0 0;
v000001f82f35cb20_0 .net "reset", 0 0, v000001f82f363d60_0;  alias, 1 drivers
L_000001f82f3ca008 .functor BUFT 1, C4<100010011000>, C4<0>, C4<0>, C4<0>;
v000001f82f36c960_0 .net "total_pixels", 11 0, L_000001f82f3ca008;  1 drivers
v000001f82f36ca00_0 .var "video_enable", 0 0;
E_000001f82f359c50 .event posedge, v000001f82f333550_0;
S_000001f82f36caa0 .scope module, "v_cont" "v_sync_controller" 3 45, 5 1 0, S_000001f82f373a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "next_line";
    .port_info 3 /OUTPUT 1 "v_sync";
    .port_info 4 /OUTPUT 1 "video_enable";
P_000001f82f332ce0 .param/l "back_porch_v" 0 5 4, +C4<00000000000000000000000000100100>;
P_000001f82f332d18 .param/l "front_porch_v" 0 5 2, +C4<00000000000000000000000000000100>;
P_000001f82f332d50 .param/l "pixels_v" 0 5 5, +C4<00000000000000000000010000111000>;
P_000001f82f332d88 .param/l "sync_width_v" 0 5 3, +C4<00000000000000000000000000000101>;
v000001f82f332dd0_0 .net "clk", 0 0, v000001f82f363ae0_0;  alias, 1 drivers
v000001f82f332e70_0 .var "counter", 11 0;
v000001f82f332f10_0 .net "next_line", 0 0, v000001f82f373db0_0;  alias, 1 drivers
v000001f82f332fb0_0 .net "reset", 0 0, v000001f82f363d60_0;  alias, 1 drivers
L_000001f82f3ca050 .functor BUFT 1, C4<010001100101>, C4<0>, C4<0>, C4<0>;
v000001f82f364440_0 .net "total_pixels", 11 0, L_000001f82f3ca050;  1 drivers
v000001f82f364260_0 .var "v_sync", 0 0;
v000001f82f3637c0_0 .var "video_enable", 0 0;
E_000001f82f35a410 .event posedge, v000001f82f35cb20_0, v000001f82f333550_0;
    .scope S_000001f82f36c7d0;
T_0 ;
    %wait E_000001f82f359c50;
    %load/vec4 v000001f82f35cb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f82f3332b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f333400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f36ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f373db0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f82f3332b0_0;
    %pad/u 32;
    %load/vec4 v000001f82f36c960_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f82f3332b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f373db0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f373db0_0, 0;
    %load/vec4 v000001f82f3332b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f82f3332b0_0, 0;
T_0.3 ;
    %load/vec4 v000001f82f3332b0_0;
    %pad/u 32;
    %cmpi/u 1920, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f36ca00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f36ca00_0, 0;
T_0.5 ;
    %load/vec4 v000001f82f3332b0_0;
    %pad/u 32;
    %cmpi/u 2008, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_0.8, 5;
    %load/vec4 v000001f82f3332b0_0;
    %pad/u 32;
    %cmpi/u 2052, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f333400_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f333400_0, 0;
T_0.7 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f82f36caa0;
T_1 ;
    %wait E_000001f82f35a410;
    %load/vec4 v000001f82f332fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f82f332e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f364260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f3637c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f82f332f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f82f332e70_0;
    %pad/u 32;
    %load/vec4 v000001f82f364440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001f82f332e70_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001f82f332e70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001f82f332e70_0, 0;
T_1.5 ;
    %load/vec4 v000001f82f332e70_0;
    %pad/u 32;
    %cmpi/u 1080, 0, 32;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f3637c0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f3637c0_0, 0;
T_1.7 ;
    %load/vec4 v000001f82f332e70_0;
    %pad/u 32;
    %cmpi/u 1084, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_1.10, 5;
    %load/vec4 v000001f82f332e70_0;
    %pad/u 32;
    %cmpi/u 1089, 0, 32;
    %flag_get/vec4 5;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82f364260_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f82f364260_0, 0;
T_1.9 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f82f35c990;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82f363ae0_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001f82f363ae0_0;
    %inv;
    %store/vec4 v000001f82f363ae0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001f82f35c990;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f82f363d60_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f82f363d60_0, 0, 1;
    %delay 30000000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001f82f35c990;
T_4 ;
    %vpi_call 2 40 "$dumpfile", "vga_controller_tb.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f82f35c990 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb.v";
    "vga_controller.v";
    "h_sync.v";
    "v_sync.v";
