{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@cinlicense.cin.ufpe.br " "Can't contact license server \"27000@cinlicense.cin.ufpe.br\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1765224085273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765224085275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765224085276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 17:01:22 2025 " "Processing started: Mon Dec  8 17:01:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765224085276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224085276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini-CPU -c Mini-CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini-CPU -c Mini-CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224085276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765224085489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765224085489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file mini_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mini_cpu " "Found entity 1: mini_cpu" {  } { { "mini_cpu.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/mini_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765224091139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765224091140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765224091142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765224091143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091143 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_ini.v(44) " "Verilog HDL information at lcd_ini.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765224091146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_ini.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_ini.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_ini " "Found entity 1: lcd_ini" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765224091146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765224091147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_cpu " "Elaborating entity \"mini_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765224091182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:unidade_controle " "Elaborating entity \"UC\" for hierarchy \"UC:unidade_controle\"" {  } { { "mini_cpu.v" "unidade_controle" { Text "D:/Users/phso/Documents/Mini-CPU/mini_cpu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765224091193 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UC.v(41) " "Verilog HDL Case Statement warning at UC.v(41): incomplete case statement has no default case item" {  } { { "UC.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/UC.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1765224091193 "|mini_cpu|UC:unidade_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:banco_registradores " "Elaborating entity \"memory\" for hierarchy \"memory:banco_registradores\"" {  } { { "mini_cpu.v" "banco_registradores" { Text "D:/Users/phso/Documents/Mini-CPU/mini_cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765224091193 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i memory.v(21) " "Verilog HDL Always Construct warning at memory.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/memory.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1765224091195 "|mini_cpu|memory:banco_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_ini lcd_ini:meu_lcd " "Elaborating entity \"lcd_ini\" for hierarchy \"lcd_ini:meu_lcd\"" {  } { { "mini_cpu.v" "meu_lcd" { Text "D:/Users/phso/Documents/Mini-CPU/mini_cpu.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765224091201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_ini.v(116) " "Verilog HDL assignment warning at lcd_ini.v(116): truncated value with size 32 to match size of target (4)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091204 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_ini.v(116) " "Verilog HDL assignment warning at lcd_ini.v(116): truncated value with size 32 to match size of target (16)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_ini.v(117) " "Verilog HDL assignment warning at lcd_ini.v(117): truncated value with size 32 to match size of target (4)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_ini.v(117) " "Verilog HDL assignment warning at lcd_ini.v(117): truncated value with size 32 to match size of target (16)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_ini.v(118) " "Verilog HDL assignment warning at lcd_ini.v(118): truncated value with size 32 to match size of target (4)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_ini.v(118) " "Verilog HDL assignment warning at lcd_ini.v(118): truncated value with size 32 to match size of target (16)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_ini.v(119) " "Verilog HDL assignment warning at lcd_ini.v(119): truncated value with size 32 to match size of target (4)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 lcd_ini.v(119) " "Verilog HDL assignment warning at lcd_ini.v(119): truncated value with size 32 to match size of target (16)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd_ini.v(120) " "Verilog HDL assignment warning at lcd_ini.v(120): truncated value with size 32 to match size of target (4)" {  } { { "lcd_ini.v" "" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765224091205 "|mini_cpu|lcd_ini:meu_lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_ini:meu_lcd\|lcd_controller:u_lcd_driver " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_ini:meu_lcd\|lcd_controller:u_lcd_driver\"" {  } { { "lcd_ini.v" "u_lcd_driver" { Text "D:/Users/phso/Documents/Mini-CPU/lcd_ini.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765224091234 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ula module_alu " "Node instance \"ula\" instantiates undefined entity \"module_alu\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "mini_cpu.v" "ula" { Text "D:/Users/phso/Documents/Mini-CPU/mini_cpu.v" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1765224091235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/phso/Documents/Mini-CPU/output_files/Mini-CPU.map.smsg " "Generated suppressed messages file D:/Users/phso/Documents/Mini-CPU/output_files/Mini-CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091250 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765224091274 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  8 17:01:31 2025 " "Processing ended: Mon Dec  8 17:01:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765224091274 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765224091274 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765224091274 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091274 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765224091848 ""}
