<stg><name>predictor2</name>


<trans_list>

<trans id="1060" from="1" to="2">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="2" to="3">
<condition id="356">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="2" to="168">
<condition id="598">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="3" to="12">
<condition id="649">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="3" to="4">
<condition id="658">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="4" to="5">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="5" to="6">
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="6" to="7">
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="7" to="8">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="8" to="9">
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="9" to="10">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="10" to="11">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="11" to="3">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="12" to="13">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="13" to="14">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="14" to="23">
<condition id="659">
<or_exp><and_exp><literal name="exitcond3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="14" to="15">
<condition id="668">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="15" to="16">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="16" to="17">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="17" to="18">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="18" to="19">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="19" to="20">
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="20" to="21">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="21" to="22">
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="22" to="14">
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="23" to="24">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="24" to="25">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="25" to="34">
<condition id="669">
<or_exp><and_exp><literal name="exitcond3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="25" to="26">
<condition id="678">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="26" to="27">
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="27" to="28">
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="28" to="29">
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="29" to="30">
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="30" to="31">
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="31" to="32">
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="32" to="33">
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="33" to="25">
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="34" to="35">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="35" to="36">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="36" to="45">
<condition id="679">
<or_exp><and_exp><literal name="exitcond3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="36" to="37">
<condition id="688">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="37" to="38">
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="38" to="39">
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="39" to="40">
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="40" to="41">
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="41" to="42">
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="42" to="43">
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="43" to="44">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="44" to="36">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="45" to="46">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="46" to="47">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="47" to="56">
<condition id="689">
<or_exp><and_exp><literal name="exitcond3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="47" to="48">
<condition id="698">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="48" to="49">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="49" to="50">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="50" to="51">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="51" to="52">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="52" to="53">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="53" to="54">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="54" to="55">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="55" to="47">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="56" to="57">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="57" to="58">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="58" to="67">
<condition id="699">
<or_exp><and_exp><literal name="exitcond3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="58" to="59">
<condition id="708">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="59" to="60">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="60" to="61">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="61" to="62">
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="62" to="63">
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="63" to="64">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="64" to="65">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="65" to="66">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="66" to="58">
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="67" to="68">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="68" to="69">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="69" to="78">
<condition id="709">
<or_exp><and_exp><literal name="exitcond3_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="69" to="70">
<condition id="718">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="70" to="71">
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="71" to="72">
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="72" to="73">
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="73" to="74">
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="74" to="75">
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="75" to="76">
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="76" to="77">
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="77" to="69">
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="78" to="79">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="79" to="80">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="80" to="89">
<condition id="719">
<or_exp><and_exp><literal name="exitcond3_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="80" to="81">
<condition id="728">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="81" to="82">
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="82" to="83">
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="83" to="84">
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="84" to="85">
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="85" to="86">
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="86" to="87">
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="87" to="88">
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="88" to="80">
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="89" to="90">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="90" to="91">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="91" to="100">
<condition id="729">
<or_exp><and_exp><literal name="exitcond3_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="91" to="92">
<condition id="738">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="92" to="93">
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="93" to="94">
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="94" to="95">
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="95" to="96">
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="96" to="97">
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="97" to="98">
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="98" to="99">
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="99" to="91">
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="100" to="101">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="101" to="102">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="102" to="111">
<condition id="739">
<or_exp><and_exp><literal name="exitcond3_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="102" to="103">
<condition id="748">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="103" to="104">
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="104" to="105">
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="105" to="106">
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="106" to="107">
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="107" to="108">
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="108" to="109">
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="109" to="110">
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="110" to="102">
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="111" to="112">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="112" to="113">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="113" to="122">
<condition id="749">
<or_exp><and_exp><literal name="exitcond3_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="113" to="114">
<condition id="758">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="114" to="115">
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="115" to="116">
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="116" to="117">
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="117" to="118">
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="118" to="119">
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="119" to="120">
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="120" to="121">
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="121" to="113">
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="122" to="123">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="123" to="124">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="124" to="133">
<condition id="759">
<or_exp><and_exp><literal name="exitcond3_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="124" to="125">
<condition id="768">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="125" to="126">
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="126" to="127">
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="127" to="128">
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="128" to="129">
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="129" to="130">
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="130" to="131">
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="131" to="132">
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="132" to="124">
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="133" to="134">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="134" to="135">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="135" to="144">
<condition id="769">
<or_exp><and_exp><literal name="exitcond3_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="135" to="136">
<condition id="778">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="136" to="137">
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="137" to="138">
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="138" to="139">
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="139" to="140">
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="140" to="141">
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="141" to="142">
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="142" to="143">
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="143" to="135">
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="144" to="145">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="145" to="146">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="146" to="155">
<condition id="779">
<or_exp><and_exp><literal name="exitcond3_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="146" to="147">
<condition id="788">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="147" to="148">
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="148" to="149">
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="149" to="150">
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="150" to="151">
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="151" to="152">
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="152" to="153">
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="153" to="154">
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="154" to="146">
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="155" to="156">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="156" to="157">
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1461" from="157" to="166">
<condition id="789">
<or_exp><and_exp><literal name="exitcond3_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1462" from="157" to="158">
<condition id="798">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="158" to="159">
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="159" to="160">
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="160" to="161">
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="161" to="162">
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="162" to="163">
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="163" to="164">
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="164" to="165">
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1460" from="165" to="157">
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="166" to="167">
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="167" to="2">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="168" to="169">
<condition id="600">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1472" from="169" to="178">
<condition id="799">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1473" from="169" to="170">
<condition id="808">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="170" to="171">
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1465" from="171" to="172">
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="172" to="173">
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="173" to="174">
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="174" to="175">
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1469" from="175" to="176">
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1470" from="176" to="177">
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1471" from="177" to="169">
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="178" to="179">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="179" to="180">
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1483" from="180" to="189">
<condition id="809">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1484" from="180" to="181">
<condition id="818">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1475" from="181" to="182">
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1476" from="182" to="183">
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1477" from="183" to="184">
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1478" from="184" to="185">
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1479" from="185" to="186">
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1480" from="186" to="187">
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1481" from="187" to="188">
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1482" from="188" to="180">
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="189" to="190">
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="190" to="191">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1494" from="191" to="200">
<condition id="819">
<or_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1495" from="191" to="192">
<condition id="828">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1486" from="192" to="193">
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1487" from="193" to="194">
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1488" from="194" to="195">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1489" from="195" to="196">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1490" from="196" to="197">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1491" from="197" to="198">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1492" from="198" to="199">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1493" from="199" to="191">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="200" to="201">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="201" to="168">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i32]* %bram) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @predictor2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %bram, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %bram, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2048, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str4, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %0 ], [ %i_2, %.preheader7.15_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond5 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %i_2 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.preheader6.preheader, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="6">
<![CDATA[
.preheader7.preheader:1  %tmp_1 = trunc i6 %i to i5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader7.preheader:2  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="218" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k = phi i5 [ 0, %.preheader7.preheader ], [ %k_2, %3 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum = phi i28 [ 0, %.preheader7.preheader ], [ %sum_2, %3 ]

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3 = icmp eq i5 %k, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2 = add i5 %k, 1

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader7.1, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_cast1 = zext i5 %k to i9

]]></Node>
<StgValue><ssdm name="k_cast1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1 = add i9 %tmp, %k_cast1

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_cast = zext i9 %sum1 to i32

]]></Node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_1 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load = load i32* %bram_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram_load"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -16, i5 %k)

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="229" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load = load i32* %bram_addr_1, align 4

]]></Node>
<StgValue><ssdm name="bram_load"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_cast = zext i10 %sum3 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_2 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_cast

]]></Node>
<StgValue><ssdm name="bram_addr_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_1 = load i32* %bram_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bram_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="233" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_1 = load i32* %bram_addr_2, align 4

]]></Node>
<StgValue><ssdm name="bram_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="234" st_id="6" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = mul nsw i32 %bram_load, %bram_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="235" st_id="7" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = mul nsw i32 %bram_load, %bram_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="236" st_id="8" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = mul nsw i32 %bram_load, %bram_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="237" st_id="9" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = mul nsw i32 %bram_load, %bram_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="238" st_id="10" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = mul nsw i32 %bram_load, %bram_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_15 = mul nsw i32 %bram_load, %bram_load_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_8 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_15, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_31_cast = sext i24 %tmp_8 to i28

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2 = add i28 %tmp_31_cast, %sum

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.1:0  %tmp_12 = trunc i28 %sum to i15

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.1:1  %tmp_11 = add i15 4096, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.1:2  %tmp_11_cast = zext i15 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:3  %sigmoid_lut_addr = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:4  %sigmoid_lut_load = load i8* %sigmoid_lut_addr, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="253" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.1:4  %sigmoid_lut_load = load i8* %sigmoid_lut_addr, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.1:5  %sigmoid_lut_load_cas = zext i8 %sigmoid_lut_load to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_cas"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="5" op_3_bw="4">
<![CDATA[
.preheader7.1:6  %sum2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i5.i4(i2 -2, i5 %tmp_1, i4 0)

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.1:7  %sum7_cast = zext i11 %sum2 to i32

]]></Node>
<StgValue><ssdm name="sum7_cast"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.1:8  %bram_addr = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_cast

]]></Node>
<StgValue><ssdm name="bram_addr"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.1:9  store i32 %sigmoid_lut_load_cas, i32* %bram_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.1:10  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.1:11  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.1:12  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_s = phi i5 [ 0, %.preheader7.1 ], [ %k_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_s = phi i28 [ 0, %.preheader7.1 ], [ %sum_2_1, %5 ]

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_1 = icmp eq i5 %k_s, -16

]]></Node>
<StgValue><ssdm name="exitcond3_1"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_1 = add i5 %k_s, 1

]]></Node>
<StgValue><ssdm name="k_2_1"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_1, label %.preheader7.2, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_cast = zext i5 %k_s to i10

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_cast1_7 = zext i5 %k_s to i9

]]></Node>
<StgValue><ssdm name="k_cast1_7"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_1 = add i9 %tmp, %k_cast1_7

]]></Node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_1_cast = zext i9 %sum1_1 to i32

]]></Node>
<StgValue><ssdm name="sum1_1_cast"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_7 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_7"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_15 = load i32* %bram_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram_load_15"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_1 = add i10 %k_cast, -496

]]></Node>
<StgValue><ssdm name="sum3_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="274" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_15 = load i32* %bram_addr_7, align 4

]]></Node>
<StgValue><ssdm name="bram_load_15"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_1_cast = zext i10 %sum3_1 to i32

]]></Node>
<StgValue><ssdm name="sum3_1_cast"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_8 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_8"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_16 = load i32* %bram_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bram_load_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_16 = load i32* %bram_addr_8, align 4

]]></Node>
<StgValue><ssdm name="bram_load_16"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="279" st_id="17" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram_load_15, %bram_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="280" st_id="18" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram_load_15, %bram_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="281" st_id="19" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram_load_15, %bram_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="282" st_id="20" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram_load_15, %bram_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="283" st_id="21" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram_load_15, %bram_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_1 = mul nsw i32 %bram_load_15, %bram_load_16

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_18 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_1_cast = sext i24 %tmp_18 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_1_cast"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_1 = add i28 %tmp_5_1_cast, %sum_s

]]></Node>
<StgValue><ssdm name="sum_2_1"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="293" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.2:0  %tmp_82 = trunc i28 %sum_s to i15

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.2:1  %tmp_11_1 = add i15 4096, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.2:2  %tmp_11_1_cast = zext i15 %tmp_11_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:3  %sigmoid_lut_addr_15 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_15"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:4  %sigmoid_lut_load_15 = load i8* %sigmoid_lut_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_15"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="298" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.2:4  %sigmoid_lut_load_15 = load i8* %sigmoid_lut_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_15"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.2:5  %sigmoid_lut_load_15_s = zext i8 %sigmoid_lut_load_15 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_15_s"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.2:6  %tmp_20 = or i9 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.2:7  %sum7_s = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_20)

]]></Node>
<StgValue><ssdm name="sum7_s"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.2:8  %sum7_1_cast = zext i11 %sum7_s to i32

]]></Node>
<StgValue><ssdm name="sum7_1_cast"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.2:9  %bram_addr_6 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_6"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.2:10  store i32 %sigmoid_lut_load_15_s, i32* %bram_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.2:11  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.2:12  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.2:13  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_15 = phi i5 [ 0, %.preheader7.2 ], [ %k_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="k_15"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_15 = phi i28 [ 0, %.preheader7.2 ], [ %sum_2_2, %7 ]

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_2 = icmp eq i5 %k_15, -16

]]></Node>
<StgValue><ssdm name="exitcond3_2"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_2 = add i5 %k_15, 1

]]></Node>
<StgValue><ssdm name="k_2_2"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_2, label %.preheader7.3, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_15_cast1 = zext i5 %k_15 to i9

]]></Node>
<StgValue><ssdm name="k_15_cast1"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_2 = add i9 %tmp, %k_15_cast1

]]></Node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_2_cast = zext i9 %sum1_2 to i32

]]></Node>
<StgValue><ssdm name="sum1_2_cast"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_13 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_13"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_19 = load i32* %bram_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram_load_19"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -15, i5 %k_15)

]]></Node>
<StgValue><ssdm name="sum3_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="319" st_id="26" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_19 = load i32* %bram_addr_13, align 4

]]></Node>
<StgValue><ssdm name="bram_load_19"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_2_cast = zext i10 %sum3_s to i32

]]></Node>
<StgValue><ssdm name="sum3_2_cast"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_14 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_14"/></StgValue>
</operation>

<operation id="322" st_id="26" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_20 = load i32* %bram_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bram_load_20"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="323" st_id="27" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_20 = load i32* %bram_addr_14, align 4

]]></Node>
<StgValue><ssdm name="bram_load_20"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="324" st_id="28" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram_load_19, %bram_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="325" st_id="29" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram_load_19, %bram_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="326" st_id="30" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram_load_19, %bram_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="327" st_id="31" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram_load_19, %bram_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="328" st_id="32" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram_load_19, %bram_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="33" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_2 = mul nsw i32 %bram_load_19, %bram_load_20

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="333" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_28 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="334" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_2_cast = sext i24 %tmp_28 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_2_cast"/></StgValue>
</operation>

<operation id="335" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_2 = add i28 %tmp_5_2_cast, %sum_15

]]></Node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.3:0  %tmp_84 = trunc i28 %sum_15 to i15

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="339" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.3:1  %tmp_11_2 = add i15 4096, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="340" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.3:2  %tmp_11_2_cast = zext i15 %tmp_11_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast"/></StgValue>
</operation>

<operation id="341" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:3  %sigmoid_lut_addr_2 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="34" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:4  %sigmoid_lut_load_2 = load i8* %sigmoid_lut_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="343" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.3:4  %sigmoid_lut_load_2 = load i8* %sigmoid_lut_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_2"/></StgValue>
</operation>

<operation id="344" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.3:5  %sigmoid_lut_load_2_c = zext i8 %sigmoid_lut_load_2 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_2_c"/></StgValue>
</operation>

<operation id="345" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.3:6  %tmp_27 = or i9 %tmp, 2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="346" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.3:7  %sum7_1 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_27)

]]></Node>
<StgValue><ssdm name="sum7_1"/></StgValue>
</operation>

<operation id="347" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.3:8  %sum7_2_cast = zext i11 %sum7_1 to i32

]]></Node>
<StgValue><ssdm name="sum7_2_cast"/></StgValue>
</operation>

<operation id="348" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.3:9  %bram_addr_12 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_12"/></StgValue>
</operation>

<operation id="349" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.3:10  store i32 %sigmoid_lut_load_2_c, i32* %bram_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.3:11  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="351" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.3:12  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="352" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.3:13  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="353" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_16 = phi i5 [ 0, %.preheader7.3 ], [ %k_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="k_16"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_16 = phi i28 [ 0, %.preheader7.3 ], [ %sum_2_3, %9 ]

]]></Node>
<StgValue><ssdm name="sum_16"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_3 = icmp eq i5 %k_16, -16

]]></Node>
<StgValue><ssdm name="exitcond3_3"/></StgValue>
</operation>

<operation id="356" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_3 = add i5 %k_16, 1

]]></Node>
<StgValue><ssdm name="k_2_3"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_3, label %.preheader7.4, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_16_cast = zext i5 %k_16 to i10

]]></Node>
<StgValue><ssdm name="k_16_cast"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_16_cast1 = zext i5 %k_16 to i9

]]></Node>
<StgValue><ssdm name="k_16_cast1"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_3 = add i9 %tmp, %k_16_cast1

]]></Node>
<StgValue><ssdm name="sum1_3"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_3_cast = zext i9 %sum1_3 to i32

]]></Node>
<StgValue><ssdm name="sum1_3_cast"/></StgValue>
</operation>

<operation id="362" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_19 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_3_cast

]]></Node>
<StgValue><ssdm name="bram_addr_19"/></StgValue>
</operation>

<operation id="363" st_id="36" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_23 = load i32* %bram_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bram_load_23"/></StgValue>
</operation>

<operation id="364" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_3 = add i10 %k_16_cast, -464

]]></Node>
<StgValue><ssdm name="sum3_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="365" st_id="37" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_23 = load i32* %bram_addr_19, align 4

]]></Node>
<StgValue><ssdm name="bram_load_23"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_3_cast = zext i10 %sum3_3 to i32

]]></Node>
<StgValue><ssdm name="sum3_3_cast"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_20 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_3_cast

]]></Node>
<StgValue><ssdm name="bram_addr_20"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_24 = load i32* %bram_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram_load_24"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="369" st_id="38" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_24 = load i32* %bram_addr_20, align 4

]]></Node>
<StgValue><ssdm name="bram_load_24"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="370" st_id="39" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram_load_23, %bram_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="371" st_id="40" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram_load_23, %bram_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="372" st_id="41" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram_load_23, %bram_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="373" st_id="42" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram_load_23, %bram_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="374" st_id="43" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram_load_23, %bram_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="375" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="376" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="377" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="44" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_3 = mul nsw i32 %bram_load_23, %bram_load_24

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="379" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_35 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_3, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="380" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_3_cast = sext i24 %tmp_35 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_3_cast"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_3 = add i28 %tmp_5_3_cast, %sum_16

]]></Node>
<StgValue><ssdm name="sum_2_3"/></StgValue>
</operation>

<operation id="382" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="383" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.4:0  %tmp_86 = trunc i28 %sum_16 to i15

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.4:1  %tmp_11_3 = add i15 4096, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.4:2  %tmp_11_3_cast = zext i15 %tmp_11_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_3_cast"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:3  %sigmoid_lut_addr_3 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_3_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_3"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:4  %sigmoid_lut_load_3 = load i8* %sigmoid_lut_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="389" st_id="46" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.4:4  %sigmoid_lut_load_3 = load i8* %sigmoid_lut_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_3"/></StgValue>
</operation>

<operation id="390" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.4:5  %sigmoid_lut_load_3_c = zext i8 %sigmoid_lut_load_3 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_3_c"/></StgValue>
</operation>

<operation id="391" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.4:6  %tmp_38 = or i9 %tmp, 3

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="392" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.4:7  %sum7_2 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_38)

]]></Node>
<StgValue><ssdm name="sum7_2"/></StgValue>
</operation>

<operation id="393" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.4:8  %sum7_3_cast = zext i11 %sum7_2 to i32

]]></Node>
<StgValue><ssdm name="sum7_3_cast"/></StgValue>
</operation>

<operation id="394" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.4:9  %bram_addr_18 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_3_cast

]]></Node>
<StgValue><ssdm name="bram_addr_18"/></StgValue>
</operation>

<operation id="395" st_id="46" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.4:10  store i32 %sigmoid_lut_load_3_c, i32* %bram_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.4:11  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="397" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.4:12  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="398" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.4:13  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="399" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_4 = phi i5 [ 0, %.preheader7.4 ], [ %k_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="400" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_4 = phi i28 [ 0, %.preheader7.4 ], [ %sum_2_4, %11 ]

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="401" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_4 = icmp eq i5 %k_4, -16

]]></Node>
<StgValue><ssdm name="exitcond3_4"/></StgValue>
</operation>

<operation id="402" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_4 = add i5 %k_4, 1

]]></Node>
<StgValue><ssdm name="k_2_4"/></StgValue>
</operation>

<operation id="403" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_4, label %.preheader7.5, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_4_cast1 = zext i5 %k_4 to i9

]]></Node>
<StgValue><ssdm name="k_4_cast1"/></StgValue>
</operation>

<operation id="405" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_4 = add i9 %tmp, %k_4_cast1

]]></Node>
<StgValue><ssdm name="sum1_4"/></StgValue>
</operation>

<operation id="406" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_4_cast = zext i9 %sum1_4 to i32

]]></Node>
<StgValue><ssdm name="sum1_4_cast"/></StgValue>
</operation>

<operation id="407" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_23 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_4_cast

]]></Node>
<StgValue><ssdm name="bram_addr_23"/></StgValue>
</operation>

<operation id="408" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_4 = load i32* %bram_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bram_load_4"/></StgValue>
</operation>

<operation id="409" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -14, i5 %k_4)

]]></Node>
<StgValue><ssdm name="sum3_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="410" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_4 = load i32* %bram_addr_23, align 4

]]></Node>
<StgValue><ssdm name="bram_load_4"/></StgValue>
</operation>

<operation id="411" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_4_cast = zext i10 %sum3_2 to i32

]]></Node>
<StgValue><ssdm name="sum3_4_cast"/></StgValue>
</operation>

<operation id="412" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_24 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_4_cast

]]></Node>
<StgValue><ssdm name="bram_addr_24"/></StgValue>
</operation>

<operation id="413" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_25 = load i32* %bram_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram_load_25"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="414" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_25 = load i32* %bram_addr_24, align 4

]]></Node>
<StgValue><ssdm name="bram_load_25"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="415" st_id="50" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram_load_4, %bram_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="416" st_id="51" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram_load_4, %bram_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="417" st_id="52" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram_load_4, %bram_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="418" st_id="53" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram_load_4, %bram_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="419" st_id="54" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram_load_4, %bram_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="420" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="421" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="422" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="55" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_4 = mul nsw i32 %bram_load_4, %bram_load_25

]]></Node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="424" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_39 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="425" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_4_cast = sext i24 %tmp_39 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_4_cast"/></StgValue>
</operation>

<operation id="426" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_4 = add i28 %tmp_5_4_cast, %sum_4

]]></Node>
<StgValue><ssdm name="sum_2_4"/></StgValue>
</operation>

<operation id="427" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="428" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="429" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.5:0  %tmp_87 = trunc i28 %sum_4 to i15

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="430" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.5:1  %tmp_11_4 = add i15 4096, %tmp_87

]]></Node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="431" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.5:2  %tmp_11_4_cast = zext i15 %tmp_11_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_4_cast"/></StgValue>
</operation>

<operation id="432" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:3  %sigmoid_lut_addr_4 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_4_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_4"/></StgValue>
</operation>

<operation id="433" st_id="56" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:4  %sigmoid_lut_load_4 = load i8* %sigmoid_lut_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="434" st_id="57" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.5:4  %sigmoid_lut_load_4 = load i8* %sigmoid_lut_addr_4, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_4"/></StgValue>
</operation>

<operation id="435" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.5:5  %sigmoid_lut_load_4_c = zext i8 %sigmoid_lut_load_4 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_4_c"/></StgValue>
</operation>

<operation id="436" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.5:6  %tmp_42 = or i9 %tmp, 4

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="437" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.5:7  %sum7_3 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_42)

]]></Node>
<StgValue><ssdm name="sum7_3"/></StgValue>
</operation>

<operation id="438" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.5:8  %sum7_4_cast = zext i11 %sum7_3 to i32

]]></Node>
<StgValue><ssdm name="sum7_4_cast"/></StgValue>
</operation>

<operation id="439" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.5:9  %bram_addr_22 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_4_cast

]]></Node>
<StgValue><ssdm name="bram_addr_22"/></StgValue>
</operation>

<operation id="440" st_id="57" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.5:10  store i32 %sigmoid_lut_load_4_c, i32* %bram_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.5:11  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="442" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.5:12  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="443" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.5:13  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="444" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_5 = phi i5 [ 0, %.preheader7.5 ], [ %k_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="445" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_5 = phi i28 [ 0, %.preheader7.5 ], [ %sum_2_5, %13 ]

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="446" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_5 = icmp eq i5 %k_5, -16

]]></Node>
<StgValue><ssdm name="exitcond3_5"/></StgValue>
</operation>

<operation id="447" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_5 = add i5 %k_5, 1

]]></Node>
<StgValue><ssdm name="k_2_5"/></StgValue>
</operation>

<operation id="448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_5, label %.preheader7.6, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_5_cast = zext i5 %k_5 to i10

]]></Node>
<StgValue><ssdm name="k_5_cast"/></StgValue>
</operation>

<operation id="450" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_5_cast1 = zext i5 %k_5 to i9

]]></Node>
<StgValue><ssdm name="k_5_cast1"/></StgValue>
</operation>

<operation id="451" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_5 = add i9 %tmp, %k_5_cast1

]]></Node>
<StgValue><ssdm name="sum1_5"/></StgValue>
</operation>

<operation id="452" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_5_cast = zext i9 %sum1_5 to i32

]]></Node>
<StgValue><ssdm name="sum1_5_cast"/></StgValue>
</operation>

<operation id="453" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_26 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_5_cast

]]></Node>
<StgValue><ssdm name="bram_addr_26"/></StgValue>
</operation>

<operation id="454" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_5 = load i32* %bram_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram_load_5"/></StgValue>
</operation>

<operation id="455" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_5 = add i10 %k_5_cast, -432

]]></Node>
<StgValue><ssdm name="sum3_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="456" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_5 = load i32* %bram_addr_26, align 4

]]></Node>
<StgValue><ssdm name="bram_load_5"/></StgValue>
</operation>

<operation id="457" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_5_cast = zext i10 %sum3_5 to i32

]]></Node>
<StgValue><ssdm name="sum3_5_cast"/></StgValue>
</operation>

<operation id="458" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_27 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_5_cast

]]></Node>
<StgValue><ssdm name="bram_addr_27"/></StgValue>
</operation>

<operation id="459" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_26 = load i32* %bram_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bram_load_26"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="460" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_26 = load i32* %bram_addr_27, align 4

]]></Node>
<StgValue><ssdm name="bram_load_26"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="461" st_id="61" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram_load_5, %bram_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="462" st_id="62" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram_load_5, %bram_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="463" st_id="63" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram_load_5, %bram_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="464" st_id="64" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram_load_5, %bram_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="465" st_id="65" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram_load_5, %bram_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="466" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="467" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="468" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="66" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_5 = mul nsw i32 %bram_load_5, %bram_load_26

]]></Node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="470" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_43 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_5_cast = sext i24 %tmp_43 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_5_cast"/></StgValue>
</operation>

<operation id="472" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_5 = add i28 %tmp_5_5_cast, %sum_5

]]></Node>
<StgValue><ssdm name="sum_2_5"/></StgValue>
</operation>

<operation id="473" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="474" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="475" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.6:0  %tmp_88 = trunc i28 %sum_5 to i15

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="476" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.6:1  %tmp_11_5 = add i15 4096, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="477" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.6:2  %tmp_11_5_cast = zext i15 %tmp_11_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_5_cast"/></StgValue>
</operation>

<operation id="478" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:3  %sigmoid_lut_addr_5 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_5_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_5"/></StgValue>
</operation>

<operation id="479" st_id="67" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:4  %sigmoid_lut_load_5 = load i8* %sigmoid_lut_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="480" st_id="68" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.6:4  %sigmoid_lut_load_5 = load i8* %sigmoid_lut_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_5"/></StgValue>
</operation>

<operation id="481" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.6:5  %sigmoid_lut_load_5_c = zext i8 %sigmoid_lut_load_5 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_5_c"/></StgValue>
</operation>

<operation id="482" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.6:6  %tmp_46 = or i9 %tmp, 5

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="483" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.6:7  %sum7_4 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_46)

]]></Node>
<StgValue><ssdm name="sum7_4"/></StgValue>
</operation>

<operation id="484" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.6:8  %sum7_5_cast = zext i11 %sum7_4 to i32

]]></Node>
<StgValue><ssdm name="sum7_5_cast"/></StgValue>
</operation>

<operation id="485" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.6:9  %bram_addr_25 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_5_cast

]]></Node>
<StgValue><ssdm name="bram_addr_25"/></StgValue>
</operation>

<operation id="486" st_id="68" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.6:10  store i32 %sigmoid_lut_load_5_c, i32* %bram_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.6:11  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="488" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.6:12  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="489" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.6:13  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="490" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_6 = phi i5 [ 0, %.preheader7.6 ], [ %k_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="491" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_6 = phi i28 [ 0, %.preheader7.6 ], [ %sum_2_6, %15 ]

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="492" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_6 = icmp eq i5 %k_6, -16

]]></Node>
<StgValue><ssdm name="exitcond3_6"/></StgValue>
</operation>

<operation id="493" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_6 = add i5 %k_6, 1

]]></Node>
<StgValue><ssdm name="k_2_6"/></StgValue>
</operation>

<operation id="494" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_6, label %.preheader7.7, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_6_cast1 = zext i5 %k_6 to i9

]]></Node>
<StgValue><ssdm name="k_6_cast1"/></StgValue>
</operation>

<operation id="496" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_6 = add i9 %tmp, %k_6_cast1

]]></Node>
<StgValue><ssdm name="sum1_6"/></StgValue>
</operation>

<operation id="497" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_6_cast = zext i9 %sum1_6 to i32

]]></Node>
<StgValue><ssdm name="sum1_6_cast"/></StgValue>
</operation>

<operation id="498" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_29 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_6_cast

]]></Node>
<StgValue><ssdm name="bram_addr_29"/></StgValue>
</operation>

<operation id="499" st_id="69" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_6 = load i32* %bram_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bram_load_6"/></StgValue>
</operation>

<operation id="500" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -13, i5 %k_6)

]]></Node>
<StgValue><ssdm name="sum3_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="501" st_id="70" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_6 = load i32* %bram_addr_29, align 4

]]></Node>
<StgValue><ssdm name="bram_load_6"/></StgValue>
</operation>

<operation id="502" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_6_cast = zext i10 %sum3_4 to i32

]]></Node>
<StgValue><ssdm name="sum3_6_cast"/></StgValue>
</operation>

<operation id="503" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_30 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_6_cast

]]></Node>
<StgValue><ssdm name="bram_addr_30"/></StgValue>
</operation>

<operation id="504" st_id="70" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_27 = load i32* %bram_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram_load_27"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="505" st_id="71" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_27 = load i32* %bram_addr_30, align 4

]]></Node>
<StgValue><ssdm name="bram_load_27"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="506" st_id="72" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram_load_6, %bram_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="507" st_id="73" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram_load_6, %bram_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="508" st_id="74" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram_load_6, %bram_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="509" st_id="75" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram_load_6, %bram_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="510" st_id="76" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram_load_6, %bram_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="511" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="512" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="513" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="77" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_6 = mul nsw i32 %bram_load_6, %bram_load_27

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="515" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_47 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_6, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="516" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_6_cast = sext i24 %tmp_47 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_6_cast"/></StgValue>
</operation>

<operation id="517" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_6 = add i28 %tmp_5_6_cast, %sum_6

]]></Node>
<StgValue><ssdm name="sum_2_6"/></StgValue>
</operation>

<operation id="518" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="519" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="520" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.7:0  %tmp_89 = trunc i28 %sum_6 to i15

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="521" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.7:1  %tmp_11_6 = add i15 4096, %tmp_89

]]></Node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="522" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.7:2  %tmp_11_6_cast = zext i15 %tmp_11_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_6_cast"/></StgValue>
</operation>

<operation id="523" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:3  %sigmoid_lut_addr_6 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_6_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_6"/></StgValue>
</operation>

<operation id="524" st_id="78" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:4  %sigmoid_lut_load_6 = load i8* %sigmoid_lut_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_6"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="525" st_id="79" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.7:4  %sigmoid_lut_load_6 = load i8* %sigmoid_lut_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_6"/></StgValue>
</operation>

<operation id="526" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.7:5  %sigmoid_lut_load_6_c = zext i8 %sigmoid_lut_load_6 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_6_c"/></StgValue>
</operation>

<operation id="527" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.7:6  %tmp_50 = or i9 %tmp, 6

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="528" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.7:7  %sum7_5 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_50)

]]></Node>
<StgValue><ssdm name="sum7_5"/></StgValue>
</operation>

<operation id="529" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.7:8  %sum7_6_cast = zext i11 %sum7_5 to i32

]]></Node>
<StgValue><ssdm name="sum7_6_cast"/></StgValue>
</operation>

<operation id="530" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.7:9  %bram_addr_28 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_6_cast

]]></Node>
<StgValue><ssdm name="bram_addr_28"/></StgValue>
</operation>

<operation id="531" st_id="79" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.7:10  store i32 %sigmoid_lut_load_6_c, i32* %bram_addr_28, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.7:11  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="533" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.7:12  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="534" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.7:13  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="535" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_7 = phi i5 [ 0, %.preheader7.7 ], [ %k_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="536" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_7 = phi i28 [ 0, %.preheader7.7 ], [ %sum_2_7, %17 ]

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="537" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_7 = icmp eq i5 %k_7, -16

]]></Node>
<StgValue><ssdm name="exitcond3_7"/></StgValue>
</operation>

<operation id="538" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_7 = add i5 %k_7, 1

]]></Node>
<StgValue><ssdm name="k_2_7"/></StgValue>
</operation>

<operation id="539" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_7, label %.preheader7.8, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_7_cast = zext i5 %k_7 to i10

]]></Node>
<StgValue><ssdm name="k_7_cast"/></StgValue>
</operation>

<operation id="541" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_7_cast1 = zext i5 %k_7 to i9

]]></Node>
<StgValue><ssdm name="k_7_cast1"/></StgValue>
</operation>

<operation id="542" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_7 = add i9 %tmp, %k_7_cast1

]]></Node>
<StgValue><ssdm name="sum1_7"/></StgValue>
</operation>

<operation id="543" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_7_cast = zext i9 %sum1_7 to i32

]]></Node>
<StgValue><ssdm name="sum1_7_cast"/></StgValue>
</operation>

<operation id="544" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_32 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_7_cast

]]></Node>
<StgValue><ssdm name="bram_addr_32"/></StgValue>
</operation>

<operation id="545" st_id="80" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_7 = load i32* %bram_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram_load_7"/></StgValue>
</operation>

<operation id="546" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_7 = add i10 %k_7_cast, -400

]]></Node>
<StgValue><ssdm name="sum3_7"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="547" st_id="81" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_7 = load i32* %bram_addr_32, align 4

]]></Node>
<StgValue><ssdm name="bram_load_7"/></StgValue>
</operation>

<operation id="548" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_7_cast = zext i10 %sum3_7 to i32

]]></Node>
<StgValue><ssdm name="sum3_7_cast"/></StgValue>
</operation>

<operation id="549" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_33 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_7_cast

]]></Node>
<StgValue><ssdm name="bram_addr_33"/></StgValue>
</operation>

<operation id="550" st_id="81" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_28 = load i32* %bram_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bram_load_28"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="551" st_id="82" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_28 = load i32* %bram_addr_33, align 4

]]></Node>
<StgValue><ssdm name="bram_load_28"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="552" st_id="83" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram_load_7, %bram_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="553" st_id="84" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram_load_7, %bram_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="554" st_id="85" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram_load_7, %bram_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="555" st_id="86" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram_load_7, %bram_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="556" st_id="87" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram_load_7, %bram_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="557" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="558" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="559" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="88" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_7 = mul nsw i32 %bram_load_7, %bram_load_28

]]></Node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>

<operation id="561" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_51 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_7, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="562" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_7_cast = sext i24 %tmp_51 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_7_cast"/></StgValue>
</operation>

<operation id="563" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_7 = add i28 %tmp_5_7_cast, %sum_7

]]></Node>
<StgValue><ssdm name="sum_2_7"/></StgValue>
</operation>

<operation id="564" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="565" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond3_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="566" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.8:0  %tmp_90 = trunc i28 %sum_7 to i15

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="567" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.8:1  %tmp_11_7 = add i15 4096, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="568" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.8:2  %tmp_11_7_cast = zext i15 %tmp_11_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_7_cast"/></StgValue>
</operation>

<operation id="569" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:3  %sigmoid_lut_addr_7 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_7_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_7"/></StgValue>
</operation>

<operation id="570" st_id="89" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:4  %sigmoid_lut_load_7 = load i8* %sigmoid_lut_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="571" st_id="90" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.8:4  %sigmoid_lut_load_7 = load i8* %sigmoid_lut_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_7"/></StgValue>
</operation>

<operation id="572" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.8:5  %sigmoid_lut_load_7_c = zext i8 %sigmoid_lut_load_7 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_7_c"/></StgValue>
</operation>

<operation id="573" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.8:6  %tmp_54 = or i9 %tmp, 7

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="574" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.8:7  %sum7_6 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_54)

]]></Node>
<StgValue><ssdm name="sum7_6"/></StgValue>
</operation>

<operation id="575" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.8:8  %sum7_7_cast = zext i11 %sum7_6 to i32

]]></Node>
<StgValue><ssdm name="sum7_7_cast"/></StgValue>
</operation>

<operation id="576" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.8:9  %bram_addr_31 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_7_cast

]]></Node>
<StgValue><ssdm name="bram_addr_31"/></StgValue>
</operation>

<operation id="577" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.8:10  store i32 %sigmoid_lut_load_7_c, i32* %bram_addr_31, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.8:11  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="579" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.8:12  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="580" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.8:13  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="581" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_8 = phi i5 [ 0, %.preheader7.8 ], [ %k_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="k_8"/></StgValue>
</operation>

<operation id="582" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_8 = phi i28 [ 0, %.preheader7.8 ], [ %sum_2_8, %19 ]

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="583" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_8 = icmp eq i5 %k_8, -16

]]></Node>
<StgValue><ssdm name="exitcond3_8"/></StgValue>
</operation>

<operation id="584" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_8 = add i5 %k_8, 1

]]></Node>
<StgValue><ssdm name="k_2_8"/></StgValue>
</operation>

<operation id="585" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_8, label %.preheader7.9, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_8_cast1 = zext i5 %k_8 to i9

]]></Node>
<StgValue><ssdm name="k_8_cast1"/></StgValue>
</operation>

<operation id="587" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_8 = add i9 %tmp, %k_8_cast1

]]></Node>
<StgValue><ssdm name="sum1_8"/></StgValue>
</operation>

<operation id="588" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_8_cast = zext i9 %sum1_8 to i32

]]></Node>
<StgValue><ssdm name="sum1_8_cast"/></StgValue>
</operation>

<operation id="589" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_35 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_8_cast

]]></Node>
<StgValue><ssdm name="bram_addr_35"/></StgValue>
</operation>

<operation id="590" st_id="91" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_8 = load i32* %bram_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bram_load_8"/></StgValue>
</operation>

<operation id="591" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_6 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -12, i5 %k_8)

]]></Node>
<StgValue><ssdm name="sum3_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="592" st_id="92" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_8 = load i32* %bram_addr_35, align 4

]]></Node>
<StgValue><ssdm name="bram_load_8"/></StgValue>
</operation>

<operation id="593" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_8_cast = zext i10 %sum3_6 to i32

]]></Node>
<StgValue><ssdm name="sum3_8_cast"/></StgValue>
</operation>

<operation id="594" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_36 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_8_cast

]]></Node>
<StgValue><ssdm name="bram_addr_36"/></StgValue>
</operation>

<operation id="595" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_29 = load i32* %bram_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram_load_29"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="596" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_29 = load i32* %bram_addr_36, align 4

]]></Node>
<StgValue><ssdm name="bram_load_29"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="597" st_id="94" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram_load_8, %bram_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="598" st_id="95" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram_load_8, %bram_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="599" st_id="96" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram_load_8, %bram_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="600" st_id="97" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram_load_8, %bram_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="601" st_id="98" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram_load_8, %bram_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="602" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="603" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="604" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="99" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_8 = mul nsw i32 %bram_load_8, %bram_load_29

]]></Node>
<StgValue><ssdm name="tmp_3_8"/></StgValue>
</operation>

<operation id="606" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_55 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_8, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="607" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_8_cast = sext i24 %tmp_55 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_8_cast"/></StgValue>
</operation>

<operation id="608" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_8 = add i28 %tmp_5_8_cast, %sum_8

]]></Node>
<StgValue><ssdm name="sum_2_8"/></StgValue>
</operation>

<operation id="609" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="610" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond3_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="611" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.9:0  %tmp_91 = trunc i28 %sum_8 to i15

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="612" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.9:1  %tmp_11_8 = add i15 4096, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="613" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.9:2  %tmp_11_8_cast = zext i15 %tmp_11_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_8_cast"/></StgValue>
</operation>

<operation id="614" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:3  %sigmoid_lut_addr_8 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_8_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_8"/></StgValue>
</operation>

<operation id="615" st_id="100" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:4  %sigmoid_lut_load_8 = load i8* %sigmoid_lut_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_8"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="616" st_id="101" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.9:4  %sigmoid_lut_load_8 = load i8* %sigmoid_lut_addr_8, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_8"/></StgValue>
</operation>

<operation id="617" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.9:5  %sigmoid_lut_load_8_c = zext i8 %sigmoid_lut_load_8 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_8_c"/></StgValue>
</operation>

<operation id="618" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.9:6  %tmp_58 = or i9 %tmp, 8

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="619" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.9:7  %sum7_7 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_58)

]]></Node>
<StgValue><ssdm name="sum7_7"/></StgValue>
</operation>

<operation id="620" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.9:8  %sum7_8_cast = zext i11 %sum7_7 to i32

]]></Node>
<StgValue><ssdm name="sum7_8_cast"/></StgValue>
</operation>

<operation id="621" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.9:9  %bram_addr_34 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_8_cast

]]></Node>
<StgValue><ssdm name="bram_addr_34"/></StgValue>
</operation>

<operation id="622" st_id="101" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.9:10  store i32 %sigmoid_lut_load_8_c, i32* %bram_addr_34, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.9:11  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="624" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.9:12  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="625" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.9:13  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="626" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_9 = phi i5 [ 0, %.preheader7.9 ], [ %k_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="k_9"/></StgValue>
</operation>

<operation id="627" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_9 = phi i28 [ 0, %.preheader7.9 ], [ %sum_2_9, %21 ]

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="628" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_9 = icmp eq i5 %k_9, -16

]]></Node>
<StgValue><ssdm name="exitcond3_9"/></StgValue>
</operation>

<operation id="629" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_9 = add i5 %k_9, 1

]]></Node>
<StgValue><ssdm name="k_2_9"/></StgValue>
</operation>

<operation id="630" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_9, label %.preheader7.10, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_9_cast = zext i5 %k_9 to i10

]]></Node>
<StgValue><ssdm name="k_9_cast"/></StgValue>
</operation>

<operation id="632" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_9_cast1 = zext i5 %k_9 to i9

]]></Node>
<StgValue><ssdm name="k_9_cast1"/></StgValue>
</operation>

<operation id="633" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_9 = add i9 %tmp, %k_9_cast1

]]></Node>
<StgValue><ssdm name="sum1_9"/></StgValue>
</operation>

<operation id="634" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_9_cast = zext i9 %sum1_9 to i32

]]></Node>
<StgValue><ssdm name="sum1_9_cast"/></StgValue>
</operation>

<operation id="635" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_38 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_9_cast

]]></Node>
<StgValue><ssdm name="bram_addr_38"/></StgValue>
</operation>

<operation id="636" st_id="102" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_9 = load i32* %bram_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bram_load_9"/></StgValue>
</operation>

<operation id="637" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_9 = add i10 %k_9_cast, -368

]]></Node>
<StgValue><ssdm name="sum3_9"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="638" st_id="103" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_9 = load i32* %bram_addr_38, align 4

]]></Node>
<StgValue><ssdm name="bram_load_9"/></StgValue>
</operation>

<operation id="639" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_9_cast = zext i10 %sum3_9 to i32

]]></Node>
<StgValue><ssdm name="sum3_9_cast"/></StgValue>
</operation>

<operation id="640" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_39 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_9_cast

]]></Node>
<StgValue><ssdm name="bram_addr_39"/></StgValue>
</operation>

<operation id="641" st_id="103" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_30 = load i32* %bram_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bram_load_30"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="642" st_id="104" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_30 = load i32* %bram_addr_39, align 4

]]></Node>
<StgValue><ssdm name="bram_load_30"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="643" st_id="105" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram_load_9, %bram_load_30

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="644" st_id="106" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram_load_9, %bram_load_30

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="645" st_id="107" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram_load_9, %bram_load_30

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="646" st_id="108" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram_load_9, %bram_load_30

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="647" st_id="109" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram_load_9, %bram_load_30

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="648" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="649" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="650" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="110" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_9 = mul nsw i32 %bram_load_9, %bram_load_30

]]></Node>
<StgValue><ssdm name="tmp_3_9"/></StgValue>
</operation>

<operation id="652" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_59 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_9, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="653" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_9_cast = sext i24 %tmp_59 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_9_cast"/></StgValue>
</operation>

<operation id="654" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_9 = add i28 %tmp_5_9_cast, %sum_9

]]></Node>
<StgValue><ssdm name="sum_2_9"/></StgValue>
</operation>

<operation id="655" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="656" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond3_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="657" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.10:0  %tmp_92 = trunc i28 %sum_9 to i15

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="658" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.10:1  %tmp_11_9 = add i15 4096, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="659" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.10:2  %tmp_11_9_cast = zext i15 %tmp_11_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_9_cast"/></StgValue>
</operation>

<operation id="660" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:3  %sigmoid_lut_addr_9 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_9_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_9"/></StgValue>
</operation>

<operation id="661" st_id="111" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:4  %sigmoid_lut_load_9 = load i8* %sigmoid_lut_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_9"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="662" st_id="112" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.10:4  %sigmoid_lut_load_9 = load i8* %sigmoid_lut_addr_9, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_9"/></StgValue>
</operation>

<operation id="663" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.10:5  %sigmoid_lut_load_9_c = zext i8 %sigmoid_lut_load_9 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_9_c"/></StgValue>
</operation>

<operation id="664" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.10:6  %tmp_62 = or i9 %tmp, 9

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="665" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.10:7  %sum7_8 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_62)

]]></Node>
<StgValue><ssdm name="sum7_8"/></StgValue>
</operation>

<operation id="666" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.10:8  %sum7_9_cast = zext i11 %sum7_8 to i32

]]></Node>
<StgValue><ssdm name="sum7_9_cast"/></StgValue>
</operation>

<operation id="667" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.10:9  %bram_addr_37 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_9_cast

]]></Node>
<StgValue><ssdm name="bram_addr_37"/></StgValue>
</operation>

<operation id="668" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.10:10  store i32 %sigmoid_lut_load_9_c, i32* %bram_addr_37, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.10:11  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="670" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.10:12  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="671" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.10:13  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="672" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_10 = phi i5 [ 0, %.preheader7.10 ], [ %k_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="673" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_10 = phi i28 [ 0, %.preheader7.10 ], [ %sum_2_s, %23 ]

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="674" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_s = icmp eq i5 %k_10, -16

]]></Node>
<StgValue><ssdm name="exitcond3_s"/></StgValue>
</operation>

<operation id="675" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_s = add i5 %k_10, 1

]]></Node>
<StgValue><ssdm name="k_2_s"/></StgValue>
</operation>

<operation id="676" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_s, label %.preheader7.11, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_10_cast1 = zext i5 %k_10 to i9

]]></Node>
<StgValue><ssdm name="k_10_cast1"/></StgValue>
</operation>

<operation id="678" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_s = add i9 %tmp, %k_10_cast1

]]></Node>
<StgValue><ssdm name="sum1_s"/></StgValue>
</operation>

<operation id="679" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_cast_36 = zext i9 %sum1_s to i32

]]></Node>
<StgValue><ssdm name="sum1_cast_36"/></StgValue>
</operation>

<operation id="680" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_41 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_cast_36

]]></Node>
<StgValue><ssdm name="bram_addr_41"/></StgValue>
</operation>

<operation id="681" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_10 = load i32* %bram_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bram_load_10"/></StgValue>
</operation>

<operation id="682" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_8 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -11, i5 %k_10)

]]></Node>
<StgValue><ssdm name="sum3_8"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="683" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_10 = load i32* %bram_addr_41, align 4

]]></Node>
<StgValue><ssdm name="bram_load_10"/></StgValue>
</operation>

<operation id="684" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_cast_37 = zext i10 %sum3_8 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast_37"/></StgValue>
</operation>

<operation id="685" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_42 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_cast_37

]]></Node>
<StgValue><ssdm name="bram_addr_42"/></StgValue>
</operation>

<operation id="686" st_id="114" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_31 = load i32* %bram_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bram_load_31"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="687" st_id="115" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_31 = load i32* %bram_addr_42, align 4

]]></Node>
<StgValue><ssdm name="bram_load_31"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="688" st_id="116" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram_load_10, %bram_load_31

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="689" st_id="117" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram_load_10, %bram_load_31

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="690" st_id="118" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram_load_10, %bram_load_31

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="691" st_id="119" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram_load_10, %bram_load_31

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="692" st_id="120" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram_load_10, %bram_load_31

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="693" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="694" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="695" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="121" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_s = mul nsw i32 %bram_load_10, %bram_load_31

]]></Node>
<StgValue><ssdm name="tmp_3_s"/></StgValue>
</operation>

<operation id="697" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_63 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_s, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="698" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_cast = sext i24 %tmp_63 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="699" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_s = add i28 %tmp_5_cast, %sum_10

]]></Node>
<StgValue><ssdm name="sum_2_s"/></StgValue>
</operation>

<operation id="700" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="701" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond3_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="702" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.11:0  %tmp_93 = trunc i28 %sum_10 to i15

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="703" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.11:1  %tmp_11_s = add i15 4096, %tmp_93

]]></Node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="704" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.11:2  %tmp_11_cast_39 = zext i15 %tmp_11_s to i32

]]></Node>
<StgValue><ssdm name="tmp_11_cast_39"/></StgValue>
</operation>

<operation id="705" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:3  %sigmoid_lut_addr_10 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_cast_39

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_10"/></StgValue>
</operation>

<operation id="706" st_id="122" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:4  %sigmoid_lut_load_10 = load i8* %sigmoid_lut_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_10"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="707" st_id="123" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.11:4  %sigmoid_lut_load_10 = load i8* %sigmoid_lut_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_10"/></StgValue>
</operation>

<operation id="708" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.11:5  %sigmoid_lut_load_10_s = zext i8 %sigmoid_lut_load_10 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_10_s"/></StgValue>
</operation>

<operation id="709" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.11:6  %tmp_66 = or i9 %tmp, 10

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="710" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.11:7  %sum7_9 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_66)

]]></Node>
<StgValue><ssdm name="sum7_9"/></StgValue>
</operation>

<operation id="711" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.11:8  %sum7_cast_40 = zext i11 %sum7_9 to i32

]]></Node>
<StgValue><ssdm name="sum7_cast_40"/></StgValue>
</operation>

<operation id="712" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.11:9  %bram_addr_40 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_cast_40

]]></Node>
<StgValue><ssdm name="bram_addr_40"/></StgValue>
</operation>

<operation id="713" st_id="123" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.11:10  store i32 %sigmoid_lut_load_10_s, i32* %bram_addr_40, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.11:11  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="715" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.11:12  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="716" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.11:13  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="717" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_11 = phi i5 [ 0, %.preheader7.11 ], [ %k_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="718" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_11 = phi i28 [ 0, %.preheader7.11 ], [ %sum_2_10, %25 ]

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="719" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_10 = icmp eq i5 %k_11, -16

]]></Node>
<StgValue><ssdm name="exitcond3_10"/></StgValue>
</operation>

<operation id="720" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_10 = add i5 %k_11, 1

]]></Node>
<StgValue><ssdm name="k_2_10"/></StgValue>
</operation>

<operation id="721" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_10, label %.preheader7.12, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_11_cast = zext i5 %k_11 to i10

]]></Node>
<StgValue><ssdm name="k_11_cast"/></StgValue>
</operation>

<operation id="723" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_11_cast1 = zext i5 %k_11 to i9

]]></Node>
<StgValue><ssdm name="k_11_cast1"/></StgValue>
</operation>

<operation id="724" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_10 = add i9 %tmp, %k_11_cast1

]]></Node>
<StgValue><ssdm name="sum1_10"/></StgValue>
</operation>

<operation id="725" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_10_cast = zext i9 %sum1_10 to i32

]]></Node>
<StgValue><ssdm name="sum1_10_cast"/></StgValue>
</operation>

<operation id="726" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_44 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_10_cast

]]></Node>
<StgValue><ssdm name="bram_addr_44"/></StgValue>
</operation>

<operation id="727" st_id="124" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_11 = load i32* %bram_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bram_load_11"/></StgValue>
</operation>

<operation id="728" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_10 = add i10 %k_11_cast, -336

]]></Node>
<StgValue><ssdm name="sum3_10"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="729" st_id="125" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_11 = load i32* %bram_addr_44, align 4

]]></Node>
<StgValue><ssdm name="bram_load_11"/></StgValue>
</operation>

<operation id="730" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_10_cast = zext i10 %sum3_10 to i32

]]></Node>
<StgValue><ssdm name="sum3_10_cast"/></StgValue>
</operation>

<operation id="731" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_45 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_10_cast

]]></Node>
<StgValue><ssdm name="bram_addr_45"/></StgValue>
</operation>

<operation id="732" st_id="125" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_32 = load i32* %bram_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bram_load_32"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="733" st_id="126" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_32 = load i32* %bram_addr_45, align 4

]]></Node>
<StgValue><ssdm name="bram_load_32"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="734" st_id="127" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram_load_11, %bram_load_32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="735" st_id="128" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram_load_11, %bram_load_32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="736" st_id="129" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram_load_11, %bram_load_32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="737" st_id="130" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram_load_11, %bram_load_32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="738" st_id="131" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram_load_11, %bram_load_32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="739" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="740" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="741" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="132" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_10 = mul nsw i32 %bram_load_11, %bram_load_32

]]></Node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="743" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_67 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_10, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="744" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_10_cast = sext i24 %tmp_67 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_10_cast"/></StgValue>
</operation>

<operation id="745" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_10 = add i28 %tmp_5_10_cast, %sum_11

]]></Node>
<StgValue><ssdm name="sum_2_10"/></StgValue>
</operation>

<operation id="746" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_65) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="747" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond3_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="748" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.12:0  %tmp_94 = trunc i28 %sum_11 to i15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="749" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.12:1  %tmp_11_10 = add i15 4096, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="750" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.12:2  %tmp_11_10_cast = zext i15 %tmp_11_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_10_cast"/></StgValue>
</operation>

<operation id="751" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:3  %sigmoid_lut_addr_11 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_10_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_11"/></StgValue>
</operation>

<operation id="752" st_id="133" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:4  %sigmoid_lut_load_11 = load i8* %sigmoid_lut_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_11"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="753" st_id="134" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.12:4  %sigmoid_lut_load_11 = load i8* %sigmoid_lut_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_11"/></StgValue>
</operation>

<operation id="754" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.12:5  %sigmoid_lut_load_11_s = zext i8 %sigmoid_lut_load_11 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_11_s"/></StgValue>
</operation>

<operation id="755" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.12:6  %tmp_70 = or i9 %tmp, 11

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="756" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.12:7  %sum7_10 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_70)

]]></Node>
<StgValue><ssdm name="sum7_10"/></StgValue>
</operation>

<operation id="757" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.12:8  %sum7_10_cast = zext i11 %sum7_10 to i32

]]></Node>
<StgValue><ssdm name="sum7_10_cast"/></StgValue>
</operation>

<operation id="758" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.12:9  %bram_addr_43 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_10_cast

]]></Node>
<StgValue><ssdm name="bram_addr_43"/></StgValue>
</operation>

<operation id="759" st_id="134" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.12:10  store i32 %sigmoid_lut_load_11_s, i32* %bram_addr_43, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.12:11  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="761" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.12:12  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="762" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.12:13  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="763" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_12 = phi i5 [ 0, %.preheader7.12 ], [ %k_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="k_12"/></StgValue>
</operation>

<operation id="764" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_12 = phi i28 [ 0, %.preheader7.12 ], [ %sum_2_11, %27 ]

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="765" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_11 = icmp eq i5 %k_12, -16

]]></Node>
<StgValue><ssdm name="exitcond3_11"/></StgValue>
</operation>

<operation id="766" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_11 = add i5 %k_12, 1

]]></Node>
<StgValue><ssdm name="k_2_11"/></StgValue>
</operation>

<operation id="767" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_11, label %.preheader7.13, label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_12_cast1 = zext i5 %k_12 to i9

]]></Node>
<StgValue><ssdm name="k_12_cast1"/></StgValue>
</operation>

<operation id="769" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_11 = add i9 %tmp, %k_12_cast1

]]></Node>
<StgValue><ssdm name="sum1_11"/></StgValue>
</operation>

<operation id="770" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_11_cast = zext i9 %sum1_11 to i32

]]></Node>
<StgValue><ssdm name="sum1_11_cast"/></StgValue>
</operation>

<operation id="771" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_47 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_11_cast

]]></Node>
<StgValue><ssdm name="bram_addr_47"/></StgValue>
</operation>

<operation id="772" st_id="135" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_12 = load i32* %bram_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bram_load_12"/></StgValue>
</operation>

<operation id="773" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_11 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -10, i5 %k_12)

]]></Node>
<StgValue><ssdm name="sum3_11"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="774" st_id="136" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_12 = load i32* %bram_addr_47, align 4

]]></Node>
<StgValue><ssdm name="bram_load_12"/></StgValue>
</operation>

<operation id="775" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_11_cast = zext i10 %sum3_11 to i32

]]></Node>
<StgValue><ssdm name="sum3_11_cast"/></StgValue>
</operation>

<operation id="776" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_48 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_11_cast

]]></Node>
<StgValue><ssdm name="bram_addr_48"/></StgValue>
</operation>

<operation id="777" st_id="136" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_33 = load i32* %bram_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bram_load_33"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="778" st_id="137" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_33 = load i32* %bram_addr_48, align 4

]]></Node>
<StgValue><ssdm name="bram_load_33"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="779" st_id="138" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram_load_12, %bram_load_33

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="780" st_id="139" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram_load_12, %bram_load_33

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="781" st_id="140" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram_load_12, %bram_load_33

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="782" st_id="141" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram_load_12, %bram_load_33

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="783" st_id="142" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram_load_12, %bram_load_33

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="784" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="785" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="786" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="143" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_11 = mul nsw i32 %bram_load_12, %bram_load_33

]]></Node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="788" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_71 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_11, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="789" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_11_cast = sext i24 %tmp_71 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_11_cast"/></StgValue>
</operation>

<operation id="790" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_11 = add i28 %tmp_5_11_cast, %sum_12

]]></Node>
<StgValue><ssdm name="sum_2_11"/></StgValue>
</operation>

<operation id="791" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_69) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="792" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond3_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="793" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.13:0  %tmp_95 = trunc i28 %sum_12 to i15

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="794" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.13:1  %tmp_11_11 = add i15 4096, %tmp_95

]]></Node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="795" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.13:2  %tmp_11_11_cast = zext i15 %tmp_11_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_11_cast"/></StgValue>
</operation>

<operation id="796" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:3  %sigmoid_lut_addr_12 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_11_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_12"/></StgValue>
</operation>

<operation id="797" st_id="144" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:4  %sigmoid_lut_load_12 = load i8* %sigmoid_lut_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_12"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="798" st_id="145" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.13:4  %sigmoid_lut_load_12 = load i8* %sigmoid_lut_addr_12, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_12"/></StgValue>
</operation>

<operation id="799" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.13:5  %sigmoid_lut_load_12_s = zext i8 %sigmoid_lut_load_12 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_12_s"/></StgValue>
</operation>

<operation id="800" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.13:6  %tmp_74 = or i9 %tmp, 12

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="801" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.13:7  %sum7_11 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_74)

]]></Node>
<StgValue><ssdm name="sum7_11"/></StgValue>
</operation>

<operation id="802" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.13:8  %sum7_11_cast = zext i11 %sum7_11 to i32

]]></Node>
<StgValue><ssdm name="sum7_11_cast"/></StgValue>
</operation>

<operation id="803" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.13:9  %bram_addr_46 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_11_cast

]]></Node>
<StgValue><ssdm name="bram_addr_46"/></StgValue>
</operation>

<operation id="804" st_id="145" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.13:10  store i32 %sigmoid_lut_load_12_s, i32* %bram_addr_46, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.13:11  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_64) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="806" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.13:12  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="807" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.13:13  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="808" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_13 = phi i5 [ 0, %.preheader7.13 ], [ %k_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="k_13"/></StgValue>
</operation>

<operation id="809" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_13 = phi i28 [ 0, %.preheader7.13 ], [ %sum_2_12, %29 ]

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="810" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_12 = icmp eq i5 %k_13, -16

]]></Node>
<StgValue><ssdm name="exitcond3_12"/></StgValue>
</operation>

<operation id="811" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_12 = add i5 %k_13, 1

]]></Node>
<StgValue><ssdm name="k_2_12"/></StgValue>
</operation>

<operation id="812" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_12, label %.preheader7.14, label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="10" op_0_bw="5">
<![CDATA[
:0  %k_13_cast = zext i5 %k_13 to i10

]]></Node>
<StgValue><ssdm name="k_13_cast"/></StgValue>
</operation>

<operation id="814" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="5">
<![CDATA[
:1  %k_13_cast1 = zext i5 %k_13 to i9

]]></Node>
<StgValue><ssdm name="k_13_cast1"/></StgValue>
</operation>

<operation id="815" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %sum1_12 = add i9 %tmp, %k_13_cast1

]]></Node>
<StgValue><ssdm name="sum1_12"/></StgValue>
</operation>

<operation id="816" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
:6  %sum1_12_cast = zext i9 %sum1_12 to i32

]]></Node>
<StgValue><ssdm name="sum1_12_cast"/></StgValue>
</operation>

<operation id="817" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_50 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_12_cast

]]></Node>
<StgValue><ssdm name="bram_addr_50"/></StgValue>
</operation>

<operation id="818" st_id="146" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_13 = load i32* %bram_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bram_load_13"/></StgValue>
</operation>

<operation id="819" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:9  %sum3_12 = add i10 %k_13_cast, -304

]]></Node>
<StgValue><ssdm name="sum3_12"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="820" st_id="147" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_13 = load i32* %bram_addr_50, align 4

]]></Node>
<StgValue><ssdm name="bram_load_13"/></StgValue>
</operation>

<operation id="821" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum3_12_cast = zext i10 %sum3_12 to i32

]]></Node>
<StgValue><ssdm name="sum3_12_cast"/></StgValue>
</operation>

<operation id="822" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_51 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_12_cast

]]></Node>
<StgValue><ssdm name="bram_addr_51"/></StgValue>
</operation>

<operation id="823" st_id="147" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_34 = load i32* %bram_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bram_load_34"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="824" st_id="148" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_34 = load i32* %bram_addr_51, align 4

]]></Node>
<StgValue><ssdm name="bram_load_34"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="825" st_id="149" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram_load_13, %bram_load_34

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="826" st_id="150" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram_load_13, %bram_load_34

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="827" st_id="151" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram_load_13, %bram_load_34

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="828" st_id="152" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram_load_13, %bram_load_34

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="829" st_id="153" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram_load_13, %bram_load_34

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="830" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="831" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="832" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="154" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_3_12 = mul nsw i32 %bram_load_13, %bram_load_34

]]></Node>
<StgValue><ssdm name="tmp_3_12"/></StgValue>
</operation>

<operation id="834" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_75 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_12, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="835" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_5_12_cast = sext i24 %tmp_75 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_12_cast"/></StgValue>
</operation>

<operation id="836" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_2_12 = add i28 %tmp_5_12_cast, %sum_13

]]></Node>
<StgValue><ssdm name="sum_2_12"/></StgValue>
</operation>

<operation id="837" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_73) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="838" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="exitcond3_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="839" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.14:0  %tmp_96 = trunc i28 %sum_13 to i15

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="840" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.14:1  %tmp_11_12 = add i15 4096, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="841" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.14:2  %tmp_11_12_cast = zext i15 %tmp_11_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_12_cast"/></StgValue>
</operation>

<operation id="842" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:3  %sigmoid_lut_addr_13 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_12_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_13"/></StgValue>
</operation>

<operation id="843" st_id="155" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:4  %sigmoid_lut_load_13 = load i8* %sigmoid_lut_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_13"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="844" st_id="156" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.14:4  %sigmoid_lut_load_13 = load i8* %sigmoid_lut_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_13"/></StgValue>
</operation>

<operation id="845" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.14:5  %sigmoid_lut_load_13_s = zext i8 %sigmoid_lut_load_13 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_13_s"/></StgValue>
</operation>

<operation id="846" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.14:6  %tmp_77 = or i9 %tmp, 13

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="847" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.14:7  %sum7_12 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_77)

]]></Node>
<StgValue><ssdm name="sum7_12"/></StgValue>
</operation>

<operation id="848" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.14:8  %sum7_12_cast = zext i11 %sum7_12 to i32

]]></Node>
<StgValue><ssdm name="sum7_12_cast"/></StgValue>
</operation>

<operation id="849" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.14:9  %bram_addr_49 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_12_cast

]]></Node>
<StgValue><ssdm name="bram_addr_49"/></StgValue>
</operation>

<operation id="850" st_id="156" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.14:10  store i32 %sigmoid_lut_load_13_s, i32* %bram_addr_49, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.14:11  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_68) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="852" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.14:12  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="853" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.14:13  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="854" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_14 = phi i5 [ 0, %.preheader7.14 ], [ %k_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="k_14"/></StgValue>
</operation>

<operation id="855" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_14 = phi i28 [ 0, %.preheader7.14 ], [ %sum_2_13, %31 ]

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="856" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond3_13 = icmp eq i5 %k_14, -16

]]></Node>
<StgValue><ssdm name="exitcond3_13"/></StgValue>
</operation>

<operation id="857" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_2_13 = add i5 %k_14, 1

]]></Node>
<StgValue><ssdm name="k_2_13"/></StgValue>
</operation>

<operation id="858" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3_13, label %.preheader7.15_ifconv, label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_14_cast8 = zext i5 %k_14 to i9

]]></Node>
<StgValue><ssdm name="k_14_cast8"/></StgValue>
</operation>

<operation id="860" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %sum1_13 = add i9 %tmp, %k_14_cast8

]]></Node>
<StgValue><ssdm name="sum1_13"/></StgValue>
</operation>

<operation id="861" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
:5  %sum1_13_cast = zext i9 %sum1_13 to i32

]]></Node>
<StgValue><ssdm name="sum1_13_cast"/></StgValue>
</operation>

<operation id="862" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_53 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum1_13_cast

]]></Node>
<StgValue><ssdm name="bram_addr_53"/></StgValue>
</operation>

<operation id="863" st_id="157" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_14 = load i32* %bram_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bram_load_14"/></StgValue>
</operation>

<operation id="864" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %sum3_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -9, i5 %k_14)

]]></Node>
<StgValue><ssdm name="sum3_13"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="865" st_id="158" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_14 = load i32* %bram_addr_53, align 4

]]></Node>
<StgValue><ssdm name="bram_load_14"/></StgValue>
</operation>

<operation id="866" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="10">
<![CDATA[
:9  %sum3_13_cast = zext i10 %sum3_13 to i32

]]></Node>
<StgValue><ssdm name="sum3_13_cast"/></StgValue>
</operation>

<operation id="867" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %bram_addr_54 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum3_13_cast

]]></Node>
<StgValue><ssdm name="bram_addr_54"/></StgValue>
</operation>

<operation id="868" st_id="158" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_35 = load i32* %bram_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bram_load_35"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="869" st_id="159" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="11">
<![CDATA[
:11  %bram_load_35 = load i32* %bram_addr_54, align 4

]]></Node>
<StgValue><ssdm name="bram_load_35"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="870" st_id="160" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram_load_14, %bram_load_35

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="871" st_id="161" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram_load_14, %bram_load_35

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="872" st_id="162" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram_load_14, %bram_load_35

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="873" st_id="163" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram_load_14, %bram_load_35

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="874" st_id="164" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram_load_14, %bram_load_35

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="875" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="876" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="877" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="165" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_3_13 = mul nsw i32 %bram_load_14, %bram_load_35

]]></Node>
<StgValue><ssdm name="tmp_3_13"/></StgValue>
</operation>

<operation id="879" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_78 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_3_13, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="880" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="28" op_0_bw="24">
<![CDATA[
:14  %tmp_5_13_cast = sext i24 %tmp_78 to i28

]]></Node>
<StgValue><ssdm name="tmp_5_13_cast"/></StgValue>
</operation>

<operation id="881" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:15  %sum_2_13 = add i28 %tmp_5_13_cast, %sum_14

]]></Node>
<StgValue><ssdm name="sum_2_13"/></StgValue>
</operation>

<operation id="882" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:16  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_76) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="883" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond3_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="884" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="15" op_0_bw="28">
<![CDATA[
.preheader7.15_ifconv:0  %tmp_97 = trunc i28 %sum_14 to i15

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="885" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader7.15_ifconv:1  %tmp_11_13 = add i15 4096, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="886" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="15">
<![CDATA[
.preheader7.15_ifconv:2  %tmp_11_13_cast = zext i15 %tmp_11_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_11_13_cast"/></StgValue>
</operation>

<operation id="887" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:3  %sigmoid_lut_addr_14 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_11_13_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_14"/></StgValue>
</operation>

<operation id="888" st_id="166" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:4  %sigmoid_lut_load_14 = load i8* %sigmoid_lut_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_14"/></StgValue>
</operation>

<operation id="889" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.15_ifconv:12  %tmp_80 = or i9 %tmp, 15

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="890" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.15_ifconv:13  %sum5_s = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_80)

]]></Node>
<StgValue><ssdm name="sum5_s"/></StgValue>
</operation>

<operation id="891" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.15_ifconv:14  %sum5_cast = zext i11 %sum5_s to i32

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="892" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:15  %bram_addr_55 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum5_cast

]]></Node>
<StgValue><ssdm name="bram_addr_55"/></StgValue>
</operation>

<operation id="893" st_id="166" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:16  store i32 256, i32* %bram_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="894" st_id="167" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="13">
<![CDATA[
.preheader7.15_ifconv:4  %sigmoid_lut_load_14 = load i8* %sigmoid_lut_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_14"/></StgValue>
</operation>

<operation id="895" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="8">
<![CDATA[
.preheader7.15_ifconv:5  %sigmoid_lut_load_14_s = zext i8 %sigmoid_lut_load_14 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_14_s"/></StgValue>
</operation>

<operation id="896" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.15_ifconv:6  %tmp_79 = or i9 %tmp, 14

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="897" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="9">
<![CDATA[
.preheader7.15_ifconv:7  %sum7_13 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 -2, i9 %tmp_79)

]]></Node>
<StgValue><ssdm name="sum7_13"/></StgValue>
</operation>

<operation id="898" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="11">
<![CDATA[
.preheader7.15_ifconv:8  %sum7_13_cast = zext i11 %sum7_13 to i32

]]></Node>
<StgValue><ssdm name="sum7_13_cast"/></StgValue>
</operation>

<operation id="899" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:9  %bram_addr_52 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum7_13_cast

]]></Node>
<StgValue><ssdm name="bram_addr_52"/></StgValue>
</operation>

<operation id="900" st_id="167" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader7.15_ifconv:10  store i32 %sigmoid_lut_load_14_s, i32* %bram_addr_52, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader7.15_ifconv:11  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_72) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="902" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.15_ifconv:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="903" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader6:0  %i_1 = phi i6 [ %i_3, %.preheader.3_ifconv ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="904" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:1  %exitcond2 = icmp eq i6 %i_1, -32

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="905" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:2  %i_3 = add i6 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="906" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %exitcond2, label %38, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="908" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %tmp_7 = trunc i6 %i_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="909" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="910" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:3  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="911" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="11" op_1_bw="2" op_2_bw="5" op_3_bw="4">
<![CDATA[
.preheader.preheader:4  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i2.i5.i4(i2 -2, i5 %tmp_7, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="912" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="914" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_1 = phi i5 [ 0, %.preheader.preheader ], [ %k_3, %33 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="915" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_1 = phi i28 [ 0, %.preheader.preheader ], [ %sum_3, %33 ]

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="916" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond = icmp eq i5 %k_1, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="917" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_3 = add i5 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="918" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader.1, label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="5">
<![CDATA[
:0  %k_1_cast5 = zext i5 %k_1 to i11

]]></Node>
<StgValue><ssdm name="k_1_cast5"/></StgValue>
</operation>

<operation id="920" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sum9 = add i11 %k_1_cast5, %tmp_s

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="921" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="11">
<![CDATA[
:5  %sum9_cast = zext i11 %sum9 to i32

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="922" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_4 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum9_cast

]]></Node>
<StgValue><ssdm name="bram_addr_4"/></StgValue>
</operation>

<operation id="923" st_id="169" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_2 = load i32* %bram_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bram_load_2"/></StgValue>
</operation>

<operation id="924" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:8  %sum5 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -8, i5 %k_1)

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="925" st_id="170" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_2 = load i32* %bram_addr_4, align 4

]]></Node>
<StgValue><ssdm name="bram_load_2"/></StgValue>
</operation>

<operation id="926" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="9">
<![CDATA[
:9  %sum4_cast1 = sext i9 %sum5 to i10

]]></Node>
<StgValue><ssdm name="sum4_cast1"/></StgValue>
</operation>

<operation id="927" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum4_cast = zext i10 %sum4_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="928" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_5 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum4_cast

]]></Node>
<StgValue><ssdm name="bram_addr_5"/></StgValue>
</operation>

<operation id="929" st_id="170" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_3 = load i32* %bram_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram_load_3"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="930" st_id="171" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_3 = load i32* %bram_addr_5, align 4

]]></Node>
<StgValue><ssdm name="bram_load_3"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="931" st_id="172" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = mul nsw i32 %bram_load_2, %bram_load_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="932" st_id="173" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = mul nsw i32 %bram_load_2, %bram_load_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="933" st_id="174" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = mul nsw i32 %bram_load_2, %bram_load_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="934" st_id="175" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = mul nsw i32 %bram_load_2, %bram_load_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="935" st_id="176" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = mul nsw i32 %bram_load_2, %bram_load_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="936" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="937" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="938" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="177" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19 = mul nsw i32 %bram_load_2, %bram_load_3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="940" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_13 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_19, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="941" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_20_cast = sext i24 %tmp_13 to i28

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="942" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_3 = add i28 %tmp_20_cast, %sum_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="943" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="944" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="945" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="15" op_0_bw="28">
<![CDATA[
.preheader.1:0  %tmp_81 = trunc i28 %sum_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="946" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.1:1  %tmp_17 = add i15 4096, %tmp_81

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="947" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="15">
<![CDATA[
.preheader.1:2  %tmp_22_cast = zext i15 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="948" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:3  %sigmoid_lut_addr_1 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_1"/></StgValue>
</operation>

<operation id="949" st_id="178" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:4  %sigmoid_lut_load_1 = load i8* %sigmoid_lut_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_1"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="950" st_id="179" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="13">
<![CDATA[
.preheader.1:4  %sigmoid_lut_load_1 = load i8* %sigmoid_lut_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_1"/></StgValue>
</operation>

<operation id="951" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="8">
<![CDATA[
.preheader.1:5  %sigmoid_lut_load_1_c = zext i8 %sigmoid_lut_load_1 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_1_c"/></StgValue>
</operation>

<operation id="952" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="5" op_3_bw="2">
<![CDATA[
.preheader.1:6  %sum4 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i5.i2(i3 -4, i5 %tmp_7, i2 0)

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="953" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="11" op_0_bw="10">
<![CDATA[
.preheader.1:7  %sum2_cast1 = sext i10 %sum4 to i11

]]></Node>
<StgValue><ssdm name="sum2_cast1"/></StgValue>
</operation>

<operation id="954" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="11">
<![CDATA[
.preheader.1:8  %sum2_cast = zext i11 %sum2_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="955" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.1:9  %bram_addr_3 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_3"/></StgValue>
</operation>

<operation id="956" st_id="179" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.1:10  store i32 %sigmoid_lut_load_1_c, i32* %bram_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.1:11  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="958" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.1:12  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="959" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
.preheader.1:13  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="960" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_1_1 = phi i5 [ 0, %.preheader.1 ], [ %k_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="k_1_1"/></StgValue>
</operation>

<operation id="961" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_1_1 = phi i28 [ 0, %.preheader.1 ], [ %sum_3_1, %35 ]

]]></Node>
<StgValue><ssdm name="sum_1_1"/></StgValue>
</operation>

<operation id="962" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_1 = icmp eq i5 %k_1_1, -16

]]></Node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="963" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_3_1 = add i5 %k_1_1, 1

]]></Node>
<StgValue><ssdm name="k_3_1"/></StgValue>
</operation>

<operation id="964" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_1, label %.preheader.2, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="9" op_0_bw="5">
<![CDATA[
:0  %k_1_1_cast4_cast = zext i5 %k_1_1 to i9

]]></Node>
<StgValue><ssdm name="k_1_1_cast4_cast"/></StgValue>
</operation>

<operation id="966" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="11" op_0_bw="5">
<![CDATA[
:1  %k_1_1_cast3 = zext i5 %k_1_1 to i11

]]></Node>
<StgValue><ssdm name="k_1_1_cast3"/></StgValue>
</operation>

<operation id="967" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %sum9_1 = add i11 %k_1_1_cast3, %tmp_s

]]></Node>
<StgValue><ssdm name="sum9_1"/></StgValue>
</operation>

<operation id="968" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="11">
<![CDATA[
:6  %sum9_1_cast = zext i11 %sum9_1 to i32

]]></Node>
<StgValue><ssdm name="sum9_1_cast"/></StgValue>
</operation>

<operation id="969" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %bram_addr_10 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum9_1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_10"/></StgValue>
</operation>

<operation id="970" st_id="180" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_17 = load i32* %bram_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bram_load_17"/></StgValue>
</operation>

<operation id="971" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %sum11_1 = add i9 %k_1_1_cast4_cast, -240

]]></Node>
<StgValue><ssdm name="sum11_1"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="972" st_id="181" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="11">
<![CDATA[
:8  %bram_load_17 = load i32* %bram_addr_10, align 4

]]></Node>
<StgValue><ssdm name="bram_load_17"/></StgValue>
</operation>

<operation id="973" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="9">
<![CDATA[
:10  %sum11_1_cast1 = sext i9 %sum11_1 to i10

]]></Node>
<StgValue><ssdm name="sum11_1_cast1"/></StgValue>
</operation>

<operation id="974" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="10">
<![CDATA[
:11  %sum11_1_cast = zext i10 %sum11_1_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum11_1_cast"/></StgValue>
</operation>

<operation id="975" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %bram_addr_11 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum11_1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_11"/></StgValue>
</operation>

<operation id="976" st_id="181" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="11">
<![CDATA[
:13  %bram_load_18 = load i32* %bram_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram_load_18"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="977" st_id="182" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="11">
<![CDATA[
:13  %bram_load_18 = load i32* %bram_addr_11, align 4

]]></Node>
<StgValue><ssdm name="bram_load_18"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="978" st_id="183" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_1 = mul nsw i32 %bram_load_17, %bram_load_18

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="979" st_id="184" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_1 = mul nsw i32 %bram_load_17, %bram_load_18

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="980" st_id="185" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_1 = mul nsw i32 %bram_load_17, %bram_load_18

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="981" st_id="186" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_1 = mul nsw i32 %bram_load_17, %bram_load_18

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="982" st_id="187" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_1 = mul nsw i32 %bram_load_17, %bram_load_18

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="983" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="984" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="985" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="188" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_1 = mul nsw i32 %bram_load_17, %bram_load_18

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="987" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_24 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_19_1, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="988" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="28" op_0_bw="24">
<![CDATA[
:16  %tmp_20_1_cast = sext i24 %tmp_24 to i28

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast"/></StgValue>
</operation>

<operation id="989" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:17  %sum_3_1 = add i28 %tmp_20_1_cast, %sum_1_1

]]></Node>
<StgValue><ssdm name="sum_3_1"/></StgValue>
</operation>

<operation id="990" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:18  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="991" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="992" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="15" op_0_bw="28">
<![CDATA[
.preheader.2:0  %tmp_83 = trunc i28 %sum_1_1 to i15

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="993" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.2:1  %tmp_22_1 = add i15 4096, %tmp_83

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="994" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="15">
<![CDATA[
.preheader.2:2  %tmp_22_1_cast = zext i15 %tmp_22_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_1_cast"/></StgValue>
</operation>

<operation id="995" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:3  %sigmoid_lut_addr_16 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_1_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_16"/></StgValue>
</operation>

<operation id="996" st_id="189" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:4  %sigmoid_lut_load_16 = load i8* %sigmoid_lut_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_16"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="997" st_id="190" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="13">
<![CDATA[
.preheader.2:4  %sigmoid_lut_load_16 = load i8* %sigmoid_lut_addr_16, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_16"/></StgValue>
</operation>

<operation id="998" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="8">
<![CDATA[
.preheader.2:5  %sigmoid_lut_load_16_s = zext i8 %sigmoid_lut_load_16 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_16_s"/></StgValue>
</operation>

<operation id="999" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.2:6  %tmp_23 = or i7 %tmp_2, 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1000" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.2:7  %sum15_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %tmp_23)

]]></Node>
<StgValue><ssdm name="sum15_s"/></StgValue>
</operation>

<operation id="1001" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="11" op_0_bw="10">
<![CDATA[
.preheader.2:8  %sum15_1_cast1 = sext i10 %sum15_s to i11

]]></Node>
<StgValue><ssdm name="sum15_1_cast1"/></StgValue>
</operation>

<operation id="1002" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="11">
<![CDATA[
.preheader.2:9  %sum15_1_cast = zext i11 %sum15_1_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum15_1_cast"/></StgValue>
</operation>

<operation id="1003" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.2:10  %bram_addr_9 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum15_1_cast

]]></Node>
<StgValue><ssdm name="bram_addr_9"/></StgValue>
</operation>

<operation id="1004" st_id="190" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.2:11  store i32 %sigmoid_lut_load_16_s, i32* %bram_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.2:12  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1006" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.2:13  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1007" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
.preheader.2:14  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1008" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %k_1_2 = phi i5 [ 0, %.preheader.2 ], [ %k_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="k_1_2"/></StgValue>
</operation>

<operation id="1009" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
:1  %sum_1_2 = phi i28 [ 0, %.preheader.2 ], [ %sum_3_2, %37 ]

]]></Node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="1010" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_2 = icmp eq i5 %k_1_2, -16

]]></Node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="1011" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %k_3_2 = add i5 %k_1_2, 1

]]></Node>
<StgValue><ssdm name="k_3_2"/></StgValue>
</operation>

<operation id="1012" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_2, label %.preheader.3_ifconv, label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="5">
<![CDATA[
:0  %k_1_2_cast1 = zext i5 %k_1_2 to i11

]]></Node>
<StgValue><ssdm name="k_1_2_cast1"/></StgValue>
</operation>

<operation id="1014" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %sum9_2 = add i11 %k_1_2_cast1, %tmp_s

]]></Node>
<StgValue><ssdm name="sum9_2"/></StgValue>
</operation>

<operation id="1015" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="11">
<![CDATA[
:5  %sum9_2_cast = zext i11 %sum9_2 to i32

]]></Node>
<StgValue><ssdm name="sum9_2_cast"/></StgValue>
</operation>

<operation id="1016" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %bram_addr_16 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum9_2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_16"/></StgValue>
</operation>

<operation id="1017" st_id="191" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_21 = load i32* %bram_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram_load_21"/></StgValue>
</operation>

<operation id="1018" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:8  %sum11_s = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 -7, i5 %k_1_2)

]]></Node>
<StgValue><ssdm name="sum11_s"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1019" st_id="192" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="11">
<![CDATA[
:7  %bram_load_21 = load i32* %bram_addr_16, align 4

]]></Node>
<StgValue><ssdm name="bram_load_21"/></StgValue>
</operation>

<operation id="1020" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="10" op_0_bw="9">
<![CDATA[
:9  %sum11_2_cast1 = sext i9 %sum11_s to i10

]]></Node>
<StgValue><ssdm name="sum11_2_cast1"/></StgValue>
</operation>

<operation id="1021" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="10">
<![CDATA[
:10  %sum11_2_cast = zext i10 %sum11_2_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum11_2_cast"/></StgValue>
</operation>

<operation id="1022" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  %bram_addr_17 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum11_2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_17"/></StgValue>
</operation>

<operation id="1023" st_id="192" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_22 = load i32* %bram_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bram_load_22"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1024" st_id="193" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="11">
<![CDATA[
:12  %bram_load_22 = load i32* %bram_addr_17, align 4

]]></Node>
<StgValue><ssdm name="bram_load_22"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1025" st_id="194" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19_2 = mul nsw i32 %bram_load_21, %bram_load_22

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1026" st_id="195" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19_2 = mul nsw i32 %bram_load_21, %bram_load_22

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1027" st_id="196" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19_2 = mul nsw i32 %bram_load_21, %bram_load_22

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1028" st_id="197" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19_2 = mul nsw i32 %bram_load_21, %bram_load_22

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1029" st_id="198" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19_2 = mul nsw i32 %bram_load_21, %bram_load_22

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1030" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1031" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1032" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="199" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_19_2 = mul nsw i32 %bram_load_21, %bram_load_22

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="1034" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %tmp_19_2, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1035" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="28" op_0_bw="24">
<![CDATA[
:15  %tmp_20_2_cast = sext i24 %tmp_31 to i28

]]></Node>
<StgValue><ssdm name="tmp_20_2_cast"/></StgValue>
</operation>

<operation id="1036" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:16  %sum_3_2 = add i28 %tmp_20_2_cast, %sum_1_2

]]></Node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="1037" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="1038" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1039" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="15" op_0_bw="28">
<![CDATA[
.preheader.3_ifconv:0  %tmp_85 = trunc i28 %sum_1_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1040" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.3_ifconv:1  %tmp_22_2 = add i15 4096, %tmp_85

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="1041" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="15">
<![CDATA[
.preheader.3_ifconv:2  %tmp_22_2_cast = zext i15 %tmp_22_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_22_2_cast"/></StgValue>
</operation>

<operation id="1042" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:3  %sigmoid_lut_addr_17 = getelementptr [8192 x i8]* @sigmoid_lut, i32 0, i32 %tmp_22_2_cast

]]></Node>
<StgValue><ssdm name="sigmoid_lut_addr_17"/></StgValue>
</operation>

<operation id="1043" st_id="200" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:4  %sigmoid_lut_load_17 = load i8* %sigmoid_lut_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_17"/></StgValue>
</operation>

<operation id="1044" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.3_ifconv:13  %tmp_34 = or i7 %tmp_2, 3

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1045" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.3_ifconv:14  %sum13_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %tmp_34)

]]></Node>
<StgValue><ssdm name="sum13_s"/></StgValue>
</operation>

<operation id="1046" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="10">
<![CDATA[
.preheader.3_ifconv:15  %sum13_3_cast1 = sext i10 %sum13_s to i11

]]></Node>
<StgValue><ssdm name="sum13_3_cast1"/></StgValue>
</operation>

<operation id="1047" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="11">
<![CDATA[
.preheader.3_ifconv:16  %sum13_3_cast = zext i11 %sum13_3_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum13_3_cast"/></StgValue>
</operation>

<operation id="1048" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:17  %bram_addr_21 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum13_3_cast

]]></Node>
<StgValue><ssdm name="bram_addr_21"/></StgValue>
</operation>

<operation id="1049" st_id="200" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:18  store i32 0, i32* %bram_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1050" st_id="201" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="13">
<![CDATA[
.preheader.3_ifconv:4  %sigmoid_lut_load_17 = load i8* %sigmoid_lut_addr_17, align 1

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_17"/></StgValue>
</operation>

<operation id="1051" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="8">
<![CDATA[
.preheader.3_ifconv:5  %sigmoid_lut_load_17_s = zext i8 %sigmoid_lut_load_17 to i32

]]></Node>
<StgValue><ssdm name="sigmoid_lut_load_17_s"/></StgValue>
</operation>

<operation id="1052" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.3_ifconv:6  %tmp_30 = or i7 %tmp_2, 2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1053" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
.preheader.3_ifconv:7  %sum15_1 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 -4, i7 %tmp_30)

]]></Node>
<StgValue><ssdm name="sum15_1"/></StgValue>
</operation>

<operation id="1054" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="11" op_0_bw="10">
<![CDATA[
.preheader.3_ifconv:8  %sum15_2_cast1 = sext i10 %sum15_1 to i11

]]></Node>
<StgValue><ssdm name="sum15_2_cast1"/></StgValue>
</operation>

<operation id="1055" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="11">
<![CDATA[
.preheader.3_ifconv:9  %sum15_2_cast = zext i11 %sum15_2_cast1 to i32

]]></Node>
<StgValue><ssdm name="sum15_2_cast"/></StgValue>
</operation>

<operation id="1056" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="11" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:10  %bram_addr_15 = getelementptr [2048 x i32]* %bram, i32 0, i32 %sum15_2_cast

]]></Node>
<StgValue><ssdm name="bram_addr_15"/></StgValue>
</operation>

<operation id="1057" st_id="201" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader.3_ifconv:11  store i32 %sigmoid_lut_load_17_s, i32* %bram_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.3_ifconv:12  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="1059" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
.preheader.3_ifconv:19  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
