# 100DaysOfVerilogRTL

## Verilog <br>
[Day -1 ]  4-bit Binary Counter with Synchronous reset and enable inputs. <br>
[Day -2 ]  4-bit Shift Register SIPO using D -Flip Flop.<br>
[Day -3 ]  Overlapping Sequence Detector using Moore FSM in Verilog<br>
[Day -4 ]  Non-overlapping Sequence Detector with Moore FSM in Verilog<br>
