
raspbian-preinstalled/fio-btrace2fio:     file format elf32-littlearm


Disassembly of section .init:

00010c68 <.init>:
   10c68:	push	{r3, lr}
   10c6c:	bl	1326c <_start@@Base+0x3c>
   10c70:	pop	{r3, pc}

Disassembly of section .plt:

00010c74 <calloc@plt-0x14>:
   10c74:	push	{lr}		; (str lr, [sp, #-4]!)
   10c78:	ldr	lr, [pc, #4]	; 10c84 <calloc@plt-0x4>
   10c7c:	add	lr, pc, lr
   10c80:	ldr	pc, [lr, #8]!
   10c84:	andeq	r4, r1, r0, ror #5

00010c88 <calloc@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #20, 20	; 0x14000
   10c90:	ldr	pc, [ip, #736]!	; 0x2e0

00010c94 <raise@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #20, 20	; 0x14000
   10c9c:	ldr	pc, [ip, #728]!	; 0x2d8

00010ca0 <strcmp@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #20, 20	; 0x14000
   10ca8:	ldr	pc, [ip, #720]!	; 0x2d0

00010cac <strtol@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #20, 20	; 0x14000
   10cb4:	ldr	pc, [ip, #712]!	; 0x2c8

00010cb8 <read@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #20, 20	; 0x14000
   10cc0:	ldr	pc, [ip, #704]!	; 0x2c0

00010cc4 <__read_chk@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #20, 20	; 0x14000
   10ccc:	ldr	pc, [ip, #696]!	; 0x2b8

00010cd0 <free@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #20, 20	; 0x14000
   10cd8:	ldr	pc, [ip, #688]!	; 0x2b0

00010cdc <__vsnprintf_chk@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #20, 20	; 0x14000
   10ce4:	ldr	pc, [ip, #680]!	; 0x2a8

00010ce8 <memcpy@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #20, 20	; 0x14000
   10cf0:	ldr	pc, [ip, #672]!	; 0x2a0

00010cf4 <strdup@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #20, 20	; 0x14000
   10cfc:	ldr	pc, [ip, #664]!	; 0x298

00010d00 <__stack_chk_fail@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #20, 20	; 0x14000
   10d08:	ldr	pc, [ip, #656]!	; 0x290

00010d0c <realloc@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #20, 20	; 0x14000
   10d14:	ldr	pc, [ip, #648]!	; 0x288

00010d18 <perror@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #20, 20	; 0x14000
   10d20:	ldr	pc, [ip, #640]!	; 0x280

00010d24 <fwrite@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #20, 20	; 0x14000
   10d2c:	ldr	pc, [ip, #632]!	; 0x278

00010d30 <strcpy@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #20, 20	; 0x14000
   10d38:	ldr	pc, [ip, #624]!	; 0x270

00010d3c <floor@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #20, 20	; 0x14000
   10d44:	ldr	pc, [ip, #616]!	; 0x268

00010d48 <opendir@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #20, 20	; 0x14000
   10d50:	ldr	pc, [ip, #608]!	; 0x260

00010d54 <open64@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #20, 20	; 0x14000
   10d5c:	ldr	pc, [ip, #600]!	; 0x258

00010d60 <puts@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #20, 20	; 0x14000
   10d68:	ldr	pc, [ip, #592]!	; 0x250

00010d6c <malloc@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #20, 20	; 0x14000
   10d74:	ldr	pc, [ip, #584]!	; 0x248

00010d78 <__libc_start_main@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #20, 20	; 0x14000
   10d80:	ldr	pc, [ip, #576]!	; 0x240

00010d84 <__gmon_start__@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #20, 20	; 0x14000
   10d8c:	ldr	pc, [ip, #568]!	; 0x238

00010d90 <getopt@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #20, 20	; 0x14000
   10d98:	ldr	pc, [ip, #560]!	; 0x230

00010d9c <__sprintf_chk@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #20, 20	; 0x14000
   10da4:	ldr	pc, [ip, #552]!	; 0x228

00010da8 <memset@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #20, 20	; 0x14000
   10db0:	ldr	pc, [ip, #544]!	; 0x220

00010db4 <putchar@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #20, 20	; 0x14000
   10dbc:	ldr	pc, [ip, #536]!	; 0x218

00010dc0 <__printf_chk@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #20, 20	; 0x14000
   10dc8:	ldr	pc, [ip, #528]!	; 0x210

00010dcc <readdir64@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #20, 20	; 0x14000
   10dd4:	ldr	pc, [ip, #520]!	; 0x208

00010dd8 <qsort@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #20, 20	; 0x14000
   10de0:	ldr	pc, [ip, #512]!	; 0x200

00010de4 <abort@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #20, 20	; 0x14000
   10dec:	ldr	pc, [ip, #504]!	; 0x1f8

00010df0 <close@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #20, 20	; 0x14000
   10df8:	ldr	pc, [ip, #496]!	; 0x1f0

00010dfc <__lxstat64@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #20, 20	; 0x14000
   10e04:	ldr	pc, [ip, #488]!	; 0x1e8

00010e08 <closedir@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #20, 20	; 0x14000
   10e10:	ldr	pc, [ip, #480]!	; 0x1e0

00010e14 <__assert_fail@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #20, 20	; 0x14000
   10e1c:	ldr	pc, [ip, #472]!	; 0x1d8

Disassembly of section .text:

00010e20 <main@@Base>:
   10e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10e24:	vpush	{d8-d10}
   10e28:	ldr	r3, [pc, #3832]	; 11d28 <main@@Base+0xf08>
   10e2c:	cmp	r0, #1
   10e30:	mov	r5, r1
   10e34:	sub	sp, sp, #252	; 0xfc
   10e38:	ldr	r3, [r3]
   10e3c:	str	r3, [sp, #244]	; 0xf4
   10e40:	ble	10f50 <main@@Base+0x130>
   10e44:	ldr	r6, [pc, #3808]	; 11d2c <main@@Base+0xf0c>
   10e48:	ldr	r8, [pc, #3808]	; 11d30 <main@@Base+0xf10>
   10e4c:	ldr	r7, [pc, #3808]	; 11d34 <main@@Base+0xf14>
   10e50:	mov	r4, r0
   10e54:	mov	r2, r6
   10e58:	mov	r1, r5
   10e5c:	mov	r0, r4
   10e60:	bl	10d90 <getopt@plt>
   10e64:	cmn	r0, #1
   10e68:	beq	110a0 <main@@Base+0x280>
   10e6c:	sub	r0, r0, #68	; 0x44
   10e70:	cmp	r0, #52	; 0x34
   10e74:	ldrls	pc, [pc, r0, lsl #2]
   10e78:	b	10f50 <main@@Base+0x130>
   10e7c:	andeq	r1, r1, r4, lsl #1
   10e80:	andeq	r0, r1, r0, asr pc
   10e84:	andeq	r0, r1, r0, asr pc
   10e88:	andeq	r0, r1, r0, asr pc
   10e8c:	andeq	r0, r1, r0, asr pc
   10e90:	andeq	r0, r1, r0, asr pc
   10e94:	andeq	r0, r1, r0, asr pc
   10e98:	andeq	r0, r1, r0, asr pc
   10e9c:	andeq	r0, r1, r0, asr pc
   10ea0:	andeq	r0, r1, r0, asr pc
   10ea4:	andeq	r0, r1, r0, asr pc
   10ea8:	andeq	r0, r1, r0, asr pc
   10eac:	andeq	r0, r1, r0, asr pc
   10eb0:	andeq	r0, r1, r0, asr pc
   10eb4:	andeq	r1, r1, r8, ror r0
   10eb8:	andeq	r0, r1, r0, asr pc
   10ebc:	andeq	r0, r1, r0, asr pc
   10ec0:	andeq	r0, r1, r0, asr pc
   10ec4:	andeq	r0, r1, r0, asr pc
   10ec8:	andeq	r0, r1, r0, asr pc
   10ecc:	andeq	r0, r1, r0, asr pc
   10ed0:	andeq	r0, r1, r0, asr pc
   10ed4:	andeq	r0, r1, r0, asr pc
   10ed8:	andeq	r0, r1, r0, asr pc
   10edc:	andeq	r0, r1, r0, asr pc
   10ee0:	andeq	r0, r1, r0, asr pc
   10ee4:	andeq	r0, r1, r0, asr pc
   10ee8:	andeq	r0, r1, r0, asr pc
   10eec:	andeq	r0, r1, r0, asr pc
   10ef0:	andeq	r1, r1, r0, asr #32
   10ef4:	andeq	r0, r1, r0, asr pc
   10ef8:	andeq	r1, r1, r8, lsr #32
   10efc:	andeq	r1, r1, r8, lsl r0
   10f00:	andeq	r0, r1, r0, asr pc
   10f04:	andeq	r1, r1, r8
   10f08:	andeq	r0, r1, r0, asr pc
   10f0c:	andeq	r0, r1, r0, asr pc
   10f10:	andeq	r0, r1, r0, asr pc
   10f14:	andeq	r0, r1, r0, asr pc
   10f18:	andeq	r0, r1, r0, asr pc
   10f1c:	andeq	r0, r1, r0, asr pc
   10f20:	andeq	r0, r1, r0, asr pc
   10f24:	andeq	r0, r1, ip, ror #31
   10f28:	andeq	r0, r1, r0, asr pc
   10f2c:	andeq	r0, r1, r0, asr pc
   10f30:	andeq	r0, r1, r0, asr pc
   10f34:	ldrdeq	r0, [r1], -r4
   10f38:	andeq	r0, r1, r0, asr pc
   10f3c:			; <UNDEFINED> instruction: 0x00010fb8
   10f40:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   10f44:	andeq	r0, r1, r0, asr pc
   10f48:	andeq	r0, r1, r0, asr pc
   10f4c:	andeq	r0, r1, r0, lsl #31
   10f50:	ldr	r0, [r5]
   10f54:	bl	1341c <_start@@Base+0x1ec>
   10f58:	str	r0, [sp, #8]
   10f5c:	ldr	r3, [pc, #3524]	; 11d28 <main@@Base+0xf08>
   10f60:	ldr	r2, [sp, #244]	; 0xf4
   10f64:	ldr	r0, [sp, #8]
   10f68:	ldr	r3, [r3]
   10f6c:	cmp	r2, r3
   10f70:	bne	13218 <main@@Base+0x23f8>
   10f74:	add	sp, sp, #252	; 0xfc
   10f78:	vpop	{d8-d10}
   10f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f80:	mov	r2, #10
   10f84:	mov	r1, #0
   10f88:	ldr	r0, [r7]
   10f8c:	bl	10cac <strtol@plt>
   10f90:	ldr	r3, [pc, #3488]	; 11d38 <main@@Base+0xf18>
   10f94:	str	r0, [r3, #8]
   10f98:	b	10e54 <main@@Base+0x34>
   10f9c:	mov	r2, #10
   10fa0:	mov	r1, #0
   10fa4:	ldr	r0, [r7]
   10fa8:	bl	10cac <strtol@plt>
   10fac:	ldr	r3, [pc, #3460]	; 11d38 <main@@Base+0xf18>
   10fb0:	str	r0, [r3, #4]
   10fb4:	b	10e54 <main@@Base+0x34>
   10fb8:	mov	r2, #10
   10fbc:	mov	r1, #0
   10fc0:	ldr	r0, [r7]
   10fc4:	bl	10cac <strtol@plt>
   10fc8:	ldr	r3, [pc, #3432]	; 11d38 <main@@Base+0xf18>
   10fcc:	str	r0, [r3, #16]
   10fd0:	b	10e54 <main@@Base+0x34>
   10fd4:	mov	r2, #10
   10fd8:	mov	r1, #0
   10fdc:	ldr	r0, [r7]
   10fe0:	bl	10cac <strtol@plt>
   10fe4:	str	r0, [r8, #12]
   10fe8:	b	10e54 <main@@Base+0x34>
   10fec:	mov	r2, #10
   10ff0:	mov	r1, #0
   10ff4:	ldr	r0, [r7]
   10ff8:	bl	10cac <strtol@plt>
   10ffc:	ldr	r3, [pc, #3380]	; 11d38 <main@@Base+0xf18>
   11000:	str	r0, [r3, #20]
   11004:	b	10e54 <main@@Base+0x34>
   11008:	ldr	r3, [pc, #3368]	; 11d38 <main@@Base+0xf18>
   1100c:	mov	r2, #0
   11010:	str	r2, [r3, #12]
   11014:	b	10e54 <main@@Base+0x34>
   11018:	ldr	r0, [r7]
   1101c:	bl	10cf4 <strdup@plt>
   11020:	str	r0, [r8, #8]
   11024:	b	10e54 <main@@Base+0x34>
   11028:	mov	r2, #10
   1102c:	mov	r1, #0
   11030:	ldr	r0, [r7]
   11034:	bl	10cac <strtol@plt>
   11038:	str	r0, [r8, #4]
   1103c:	b	10e54 <main@@Base+0x34>
   11040:	ldr	sl, [r8, #16]
   11044:	ldr	r0, [r8, #20]
   11048:	add	sl, sl, #1
   1104c:	lsl	fp, sl, #2
   11050:	mov	r1, fp
   11054:	bl	10d0c <realloc@plt>
   11058:	mov	r9, r0
   1105c:	ldr	r0, [r7]
   11060:	str	r9, [r8, #20]
   11064:	bl	10cf4 <strdup@plt>
   11068:	add	r9, r9, fp
   1106c:	str	sl, [r8, #16]
   11070:	str	r0, [r9, #-4]
   11074:	b	10e54 <main@@Base+0x34>
   11078:	mov	r3, #1
   1107c:	str	r3, [r8]
   11080:	b	10e54 <main@@Base+0x34>
   11084:	mov	r2, #10
   11088:	mov	r1, #0
   1108c:	ldr	r0, [r7]
   11090:	bl	10cac <strtol@plt>
   11094:	ldr	r3, [pc, #3228]	; 11d38 <main@@Base+0xf18>
   11098:	str	r0, [r3]
   1109c:	b	10e54 <main@@Base+0x34>
   110a0:	ldr	r6, [pc, #3220]	; 11d3c <main@@Base+0xf1c>
   110a4:	ldr	r3, [r6]
   110a8:	cmp	r3, r4
   110ac:	beq	10f50 <main@@Base+0x130>
   110b0:	ldr	r0, [r5, r3, lsl #2]
   110b4:	mov	r1, #0
   110b8:	bl	10d54 <open64@plt>
   110bc:	subs	r4, r0, #0
   110c0:	blt	13024 <main@@Base+0x2204>
   110c4:	add	r1, sp, #168	; 0xa8
   110c8:	mov	r2, #48	; 0x30
   110cc:	bl	10cb8 <read@plt>
   110d0:	cmp	r0, #0
   110d4:	blt	13164 <main@@Base+0x2344>
   110d8:	cmp	r0, #48	; 0x30
   110dc:	mov	r0, r4
   110e0:	beq	110fc <main@@Base+0x2dc>
   110e4:	bl	10df0 <close@plt>
   110e8:	ldr	r0, [pc, #3152]	; 11d40 <main@@Base+0xf20>
   110ec:	bl	13b90 <log_err@@Base>
   110f0:	mov	r3, #1
   110f4:	str	r3, [sp, #8]
   110f8:	b	10f5c <main@@Base+0x13c>
   110fc:	bl	10df0 <close@plt>
   11100:	ldr	r3, [sp, #168]	; 0xa8
   11104:	ldr	r2, [pc, #3128]	; 11d44 <main@@Base+0xf24>
   11108:	bic	r1, r3, #255	; 0xff
   1110c:	cmp	r1, r2
   11110:	moveq	r3, #0
   11114:	streq	r3, [sp, #112]	; 0x70
   11118:	beq	1114c <main@@Base+0x32c>
   1111c:	rev	r3, r3
   11120:	bic	r1, r3, #255	; 0xff
   11124:	cmp	r1, r2
   11128:	str	r3, [sp, #168]	; 0xa8
   1112c:	moveq	r3, #1
   11130:	streq	r3, [sp, #112]	; 0x70
   11134:	beq	1114c <main@@Base+0x32c>
   11138:	ldr	r0, [pc, #3080]	; 11d48 <main@@Base+0xf28>
   1113c:	bl	13b90 <log_err@@Base>
   11140:	mov	r3, #1
   11144:	str	r3, [sp, #8]
   11148:	b	10f5c <main@@Base+0x13c>
   1114c:	ldr	fp, [pc, #3064]	; 11d4c <main@@Base+0xf2c>
   11150:	mov	r3, fp
   11154:	add	r2, fp, #8192	; 0x2000
   11158:	str	r3, [r3]
   1115c:	str	r3, [r3, #4]
   11160:	add	r3, r3, #8
   11164:	cmp	r2, r3
   11168:	bne	11158 <main@@Base+0x338>
   1116c:	ldr	r3, [pc, #3036]	; 11d50 <main@@Base+0xf30>
   11170:	add	r2, r3, #2048	; 0x800
   11174:	str	r3, [r3]
   11178:	str	r3, [r3, #4]
   1117c:	add	r3, r3, #8
   11180:	cmp	r2, r3
   11184:	bne	11174 <main@@Base+0x354>
   11188:	ldr	r3, [r6]
   1118c:	mov	r1, #0
   11190:	ldr	r0, [r5, r3, lsl #2]
   11194:	bl	10d54 <open64@plt>
   11198:	subs	r3, r0, #0
   1119c:	str	r3, [sp, #56]	; 0x38
   111a0:	blt	13188 <main@@Base+0x2368>
   111a4:	mov	r0, #8192	; 0x2000
   111a8:	bl	1373c <fifo_alloc@@Base>
   111ac:	mov	r3, #0
   111b0:	str	r3, [sp, #48]	; 0x30
   111b4:	mov	sl, r0
   111b8:	ldr	r3, [sl, #8]
   111bc:	ldr	r2, [sl, #12]
   111c0:	sub	r3, r3, r2
   111c4:	cmp	r3, #47	; 0x2f
   111c8:	bhi	111e0 <main@@Base+0x3c0>
   111cc:	ldr	r1, [sp, #56]	; 0x38
   111d0:	mov	r0, sl
   111d4:	bl	13360 <_start@@Base+0x130>
   111d8:	cmp	r0, #0
   111dc:	blt	11954 <main@@Base+0xb34>
   111e0:	mov	r2, #48	; 0x30
   111e4:	add	r1, sp, #168	; 0xa8
   111e8:	mov	r0, sl
   111ec:	bl	13804 <fifo_get@@Base>
   111f0:	cmp	r0, #0
   111f4:	blt	11954 <main@@Base+0xb34>
   111f8:	beq	1319c <main@@Base+0x237c>
   111fc:	cmp	r0, #47	; 0x2f
   11200:	ble	131ec <main@@Base+0x23cc>
   11204:	ldr	r3, [sp, #112]	; 0x70
   11208:	cmp	r3, #0
   1120c:	ldreq	r1, [sp, #168]	; 0xa8
   11210:	bne	11350 <main@@Base+0x530>
   11214:	ldr	r2, [pc, #2856]	; 11d44 <main@@Base+0xf24>
   11218:	bic	r3, r1, #255	; 0xff
   1121c:	cmp	r3, r2
   11220:	bne	1194c <main@@Base+0xb2c>
   11224:	uxtb	r1, r1
   11228:	cmp	r1, #7
   1122c:	bne	131e0 <main@@Base+0x23c0>
   11230:	ldrh	r4, [sp, #214]	; 0xd6
   11234:	cmp	r4, #0
   11238:	beq	11288 <main@@Base+0x468>
   1123c:	ldr	r3, [sl, #8]
   11240:	ldr	r2, [sl, #12]
   11244:	sub	r3, r3, r2
   11248:	cmp	r4, r3
   1124c:	bls	11264 <main@@Base+0x444>
   11250:	ldr	r1, [sp, #56]	; 0x38
   11254:	mov	r0, sl
   11258:	bl	13360 <_start@@Base+0x130>
   1125c:	cmp	r0, #0
   11260:	blt	13144 <main@@Base+0x2324>
   11264:	mov	r2, r4
   11268:	mov	r1, #0
   1126c:	mov	r0, sl
   11270:	bl	13804 <fifo_get@@Base>
   11274:	cmp	r0, #0
   11278:	blt	13144 <main@@Base+0x2324>
   1127c:	ldrh	r2, [sp, #214]	; 0xd6
   11280:	cmp	r2, r0
   11284:	bne	131f8 <main@@Base+0x23d8>
   11288:	ldr	r5, [sp, #200]	; 0xc8
   1128c:	mov	r1, #0
   11290:	adds	r3, r1, r1
   11294:	str	r3, [sp, #16]
   11298:	lsl	r2, r5, #22
   1129c:	lsl	r3, r5, #29
   112a0:	adc	r3, r2, r3
   112a4:	str	r3, [sp, #20]
   112a8:	ldrd	r2, [sp, #16]
   112ac:	adds	r2, r2, r5
   112b0:	adds	r3, r2, r1
   112b4:	lsl	r2, r5, #18
   112b8:	subs	r3, r3, r2
   112bc:	subs	r3, r3, r1
   112c0:	subs	r1, r3, r1
   112c4:	lsr	r1, r1, #22
   112c8:	lsl	r7, r1, #3
   112cc:	ldr	r4, [fp, r1, lsl #3]
   112d0:	add	r6, fp, r7
   112d4:	cmp	r6, r4
   112d8:	bne	112ec <main@@Base+0x4cc>
   112dc:	b	114fc <main@@Base+0x6dc>
   112e0:	ldr	r4, [r4]
   112e4:	cmp	r6, r4
   112e8:	beq	114fc <main@@Base+0x6dc>
   112ec:	ldr	r3, [r4, #16]
   112f0:	cmp	r5, r3
   112f4:	bne	112e0 <main@@Base+0x4c0>
   112f8:	ldr	r8, [sp, #196]	; 0xc4
   112fc:	uxth	r5, r8
   11300:	cmp	r5, #1
   11304:	beq	113e8 <main@@Base+0x5c8>
   11308:	cmp	r5, #2
   1130c:	beq	11578 <main@@Base+0x758>
   11310:	cmp	r5, #3
   11314:	beq	1172c <main@@Base+0x90c>
   11318:	cmp	r5, #8
   1131c:	beq	1185c <main@@Base+0xa3c>
   11320:	ldr	r3, [sp, #196]	; 0xc4
   11324:	tst	r3, #536870912	; 0x20000000
   11328:	lsreq	r3, r3, #17
   1132c:	andeq	r1, r3, #1
   11330:	movne	r1, #2
   11334:	ldrd	r2, [sp, #176]	; 0xb0
   11338:	add	r4, r4, r1, lsl #3
   1133c:	ldr	r1, [sp, #48]	; 0x30
   11340:	strd	r2, [r4, #192]	; 0xc0
   11344:	add	r1, r1, #1
   11348:	str	r1, [sp, #48]	; 0x30
   1134c:	b	111b8 <main@@Base+0x398>
   11350:	add	r1, sp, #168	; 0xa8
   11354:	ldrh	ip, [sp, #212]	; 0xd4
   11358:	ldm	r1, {r1, r2, r3}
   1135c:	ldrh	r0, [sp, #214]	; 0xd6
   11360:	rev16	ip, ip
   11364:	rev	r2, r2
   11368:	rev	r3, r3
   1136c:	rev16	r0, r0
   11370:	strh	ip, [sp, #212]	; 0xd4
   11374:	str	r2, [sp, #172]	; 0xac
   11378:	ldr	ip, [sp, #180]	; 0xb4
   1137c:	ldr	r2, [sp, #188]	; 0xbc
   11380:	str	r3, [sp, #180]	; 0xb4
   11384:	ldr	r3, [sp, #192]	; 0xc0
   11388:	strh	r0, [sp, #214]	; 0xd6
   1138c:	ldr	r0, [sp, #184]	; 0xb8
   11390:	rev	r2, r2
   11394:	rev	r3, r3
   11398:	rev	ip, ip
   1139c:	rev	r0, r0
   113a0:	str	r2, [sp, #184]	; 0xb8
   113a4:	str	r3, [sp, #192]	; 0xc0
   113a8:	ldr	r2, [sp, #204]	; 0xcc
   113ac:	ldr	r3, [sp, #208]	; 0xd0
   113b0:	str	ip, [sp, #176]	; 0xb0
   113b4:	str	r0, [sp, #188]	; 0xbc
   113b8:	ldr	ip, [sp, #196]	; 0xc4
   113bc:	ldr	r0, [sp, #200]	; 0xc8
   113c0:	rev	r2, r2
   113c4:	rev	r3, r3
   113c8:	rev	r1, r1
   113cc:	rev	ip, ip
   113d0:	rev	r0, r0
   113d4:	str	r1, [sp, #168]	; 0xa8
   113d8:	str	ip, [sp, #196]	; 0xc4
   113dc:	str	r0, [sp, #200]	; 0xc8
   113e0:	strd	r2, [sp, #204]	; 0xcc
   113e4:	b	11214 <main@@Base+0x3f4>
   113e8:	ldrd	r2, [sp, #184]	; 0xb8
   113ec:	mov	r1, #24
   113f0:	mov	r0, r5
   113f4:	strd	r2, [sp, #96]	; 0x60
   113f8:	ldr	r6, [sp, #192]	; 0xc0
   113fc:	bl	10c88 <calloc@plt>
   11400:	ldr	r1, [r4, #152]	; 0x98
   11404:	ldr	ip, [r4, #160]	; 0xa0
   11408:	add	r1, r1, #1
   1140c:	cmp	ip, #0
   11410:	str	r4, [r0, #8]
   11414:	str	r1, [r4, #152]	; 0x98
   11418:	bne	1143c <main@@Base+0x61c>
   1141c:	ldr	r3, [pc, #2324]	; 11d38 <main@@Base+0xf18>
   11420:	ldr	lr, [r4, #156]	; 0x9c
   11424:	ldr	ip, [r3]
   11428:	cmp	r1, lr
   1142c:	movlt	r1, lr
   11430:	cmp	r1, ip
   11434:	str	r1, [r4, #156]	; 0x9c
   11438:	bcs	13150 <main@@Base+0x2330>
   1143c:	ldrd	r2, [sp, #96]	; 0x60
   11440:	lsr	r6, r6, #9
   11444:	mov	r1, #0
   11448:	adds	r2, r2, r6
   1144c:	adc	r3, r3, #0
   11450:	adds	ip, r1, r1
   11454:	adds	ip, ip, r2
   11458:	adds	lr, ip, r1
   1145c:	lsl	ip, r2, #18
   11460:	subs	ip, lr, ip
   11464:	subs	ip, ip, r1
   11468:	subs	r1, ip, r1
   1146c:	ldr	r5, [pc, #2236]	; 11d30 <main@@Base+0xf10>
   11470:	lsr	r1, r1, #24
   11474:	ldr	ip, [pc, #2260]	; 11d50 <main@@Base+0xf30>
   11478:	lsl	r1, r1, #3
   1147c:	add	r5, r5, r1
   11480:	add	r1, ip, r1
   11484:	ldr	ip, [r5, #28]
   11488:	tst	r8, #67108864	; 0x4000000
   1148c:	strd	r2, [r0, #16]
   11490:	stm	r0, {r1, ip}
   11494:	str	r0, [r5, #28]
   11498:	str	r0, [ip]
   1149c:	bne	13038 <main@@Base+0x2218>
   114a0:	tst	r8, #536870912	; 0x20000000
   114a4:	mov	r0, r4
   114a8:	add	r5, r4, #56	; 0x38
   114ac:	ldr	r1, [sp, #204]	; 0xcc
   114b0:	beq	1306c <main@@Base+0x224c>
   114b4:	bl	134e0 <_start@@Base+0x2b0>
   114b8:	cmp	r0, #0
   114bc:	bne	13050 <main@@Base+0x2230>
   114c0:	ldrd	r2, [r4, #184]	; 0xb8
   114c4:	mvn	r1, #0
   114c8:	mvn	r0, #0
   114cc:	cmp	r3, r1
   114d0:	cmpeq	r2, r0
   114d4:	ldr	r1, [sp, #192]	; 0xc0
   114d8:	ldrdeq	r2, [sp, #176]	; 0xb0
   114dc:	mov	r0, r5
   114e0:	strdeq	r2, [r4, #184]	; 0xb8
   114e4:	ldr	r3, [r4, #64]	; 0x40
   114e8:	mov	r2, #2
   114ec:	add	r3, r3, #1
   114f0:	str	r3, [r4, #64]	; 0x40
   114f4:	bl	13690 <_start@@Base+0x460>
   114f8:	b	11320 <main@@Base+0x500>
   114fc:	mov	r1, #248	; 0xf8
   11500:	mov	r0, #1
   11504:	bl	10c88 <calloc@plt>
   11508:	mvn	r2, #0
   1150c:	mvn	r3, #0
   11510:	mov	r4, r0
   11514:	add	r1, r0, #80	; 0x50
   11518:	add	r0, r0, #104	; 0x68
   1151c:	strd	r2, [r1, #88]	; 0x58
   11520:	strd	r2, [r1, #112]	; 0x70
   11524:	strd	r2, [r1], #8
   11528:	cmp	r0, r1
   1152c:	bne	1151c <main@@Base+0x6fc>
   11530:	ldr	ip, [pc, #2048]	; 11d38 <main@@Base+0xf18>
   11534:	add	r7, fp, r7
   11538:	mov	r0, #1
   1153c:	ldr	r1, [r7, #4]
   11540:	ldr	r2, [ip, #28]
   11544:	str	r1, [r4, #4]
   11548:	str	r5, [r4, #16]
   1154c:	str	r6, [r4]
   11550:	str	r4, [r7, #4]
   11554:	add	r3, r4, #8
   11558:	str	r0, [r4, #44]	; 0x2c
   1155c:	str	r4, [r1]
   11560:	add	r1, ip, #24
   11564:	str	r1, [r4, #8]
   11568:	str	r2, [r4, #12]
   1156c:	str	r3, [ip, #28]
   11570:	str	r3, [r2]
   11574:	b	112f8 <main@@Base+0x4d8>
   11578:	ldr	r2, [sp, #192]	; 0xc0
   1157c:	ldrd	r6, [sp, #184]	; 0xb8
   11580:	mov	r3, #0
   11584:	lsr	r2, r2, #9
   11588:	adds	r8, r6, r2
   1158c:	adc	r9, r7, #0
   11590:	adds	r2, r3, r3
   11594:	adds	r2, r2, r8
   11598:	adds	r1, r2, r3
   1159c:	lsl	r2, r8, #18
   115a0:	subs	r2, r1, r2
   115a4:	subs	r2, r2, r3
   115a8:	subs	r2, r2, r3
   115ac:	ldr	r5, [pc, #1916]	; 11d30 <main@@Base+0xf10>
   115b0:	lsr	r1, r2, #24
   115b4:	add	r2, r5, #24
   115b8:	lsl	r1, r1, #3
   115bc:	add	r3, r5, r1
   115c0:	add	r1, r2, r1
   115c4:	ldr	r0, [r3, #24]
   115c8:	cmp	r1, r0
   115cc:	bne	115e0 <main@@Base+0x7c0>
   115d0:	b	1161c <main@@Base+0x7fc>
   115d4:	ldr	r0, [r0]
   115d8:	cmp	r1, r0
   115dc:	beq	1161c <main@@Base+0x7fc>
   115e0:	ldrd	r2, [r0, #16]
   115e4:	cmp	r9, r3
   115e8:	cmpeq	r8, r2
   115ec:	bne	115d4 <main@@Base+0x7b4>
   115f0:	ldr	r2, [r0, #8]
   115f4:	ldr	r3, [r2, #152]	; 0x98
   115f8:	sub	r3, r3, #1
   115fc:	cmp	r3, #0
   11600:	str	r3, [r2, #152]	; 0x98
   11604:	blt	1321c <main@@Base+0x23fc>
   11608:	ldrd	r2, [r0]
   1160c:	str	r3, [r2, #4]
   11610:	str	r2, [r3]
   11614:	bl	10cd0 <free@plt>
   11618:	ldrd	r6, [sp, #184]	; 0xb8
   1161c:	mov	r2, #0
   11620:	adds	r3, r2, r2
   11624:	adds	r3, r3, r6
   11628:	adds	r3, r3, r2
   1162c:	lsl	r1, r6, #18
   11630:	subs	r3, r3, r1
   11634:	subs	r3, r3, r2
   11638:	subs	r0, r3, r2
   1163c:	ldr	r2, [pc, #1804]	; 11d50 <main@@Base+0xf30>
   11640:	lsr	r0, r0, #24
   11644:	lsl	r0, r0, #3
   11648:	add	r3, r5, r0
   1164c:	add	r0, r2, r0
   11650:	ldr	r1, [r3, #24]
   11654:	cmp	r0, r1
   11658:	bne	1166c <main@@Base+0x84c>
   1165c:	b	11320 <main@@Base+0x500>
   11660:	ldr	r1, [r1]
   11664:	cmp	r0, r1
   11668:	beq	11320 <main@@Base+0x500>
   1166c:	ldrd	r2, [r1, #16]
   11670:	cmp	r7, r3
   11674:	cmpeq	r6, r2
   11678:	bne	11660 <main@@Base+0x840>
   1167c:	ldr	r3, [sp, #196]	; 0xc4
   11680:	tst	r3, #536870912	; 0x20000000
   11684:	lsreq	r3, r3, #17
   11688:	andeq	r3, r3, #1
   1168c:	bne	131d8 <main@@Base+0x23b8>
   11690:	ldr	r0, [r1, #8]
   11694:	ldr	r2, [sp, #192]	; 0xc0
   11698:	add	r3, r0, r3, lsl #2
   1169c:	cmp	r2, #0
   116a0:	ldr	r0, [r3, #68]	; 0x44
   116a4:	add	r0, r0, #1
   116a8:	str	r0, [r3, #68]	; 0x44
   116ac:	beq	11320 <main@@Base+0x500>
   116b0:	ldrd	r6, [r1, #16]
   116b4:	lsr	r2, r2, #9
   116b8:	mov	r3, #0
   116bc:	adds	r8, r6, r2
   116c0:	adc	r9, r7, #0
   116c4:	adds	r2, r3, r3
   116c8:	adds	r2, r2, r8
   116cc:	adds	r0, r2, r3
   116d0:	lsl	r2, r8, #18
   116d4:	subs	r2, r0, r2
   116d8:	subs	r2, r2, r3
   116dc:	subs	r3, r2, r3
   116e0:	ldr	r0, [r1]
   116e4:	lsr	r3, r3, #24
   116e8:	ldr	r2, [r1, #4]
   116ec:	lsl	r3, r3, #3
   116f0:	mov	ip, #0
   116f4:	add	r5, r5, r3
   116f8:	mov	lr, ip
   116fc:	strd	r8, [r1, #16]
   11700:	str	r2, [r0, #4]
   11704:	str	r0, [r2]
   11708:	stm	r1, {ip, lr}
   1170c:	ldr	r0, [pc, #1596]	; 11d50 <main@@Base+0xf30>
   11710:	ldr	r2, [r5, #28]
   11714:	add	r3, r0, r3
   11718:	str	r1, [r5, #28]
   1171c:	str	r3, [r1]
   11720:	str	r2, [r1, #4]
   11724:	str	r1, [r2]
   11728:	b	11320 <main@@Base+0x500>
   1172c:	ldr	r2, [sp, #192]	; 0xc0
   11730:	ldrd	r6, [sp, #184]	; 0xb8
   11734:	mov	r3, #0
   11738:	lsr	r2, r2, #9
   1173c:	adds	r8, r6, r2
   11740:	adc	r9, r7, #0
   11744:	adds	r2, r3, r3
   11748:	adds	r2, r2, r8
   1174c:	adds	r1, r2, r3
   11750:	lsl	r2, r8, #18
   11754:	subs	r2, r1, r2
   11758:	subs	r2, r2, r3
   1175c:	subs	r2, r2, r3
   11760:	ldr	r5, [pc, #1480]	; 11d30 <main@@Base+0xf10>
   11764:	lsr	r1, r2, #24
   11768:	add	r2, r5, #24
   1176c:	lsl	r1, r1, #3
   11770:	add	r3, r5, r1
   11774:	add	r1, r2, r1
   11778:	ldr	r0, [r3, #24]
   1177c:	cmp	r1, r0
   11780:	bne	11794 <main@@Base+0x974>
   11784:	b	117d0 <main@@Base+0x9b0>
   11788:	ldr	r0, [r0]
   1178c:	cmp	r1, r0
   11790:	beq	117d0 <main@@Base+0x9b0>
   11794:	ldrd	r2, [r0, #16]
   11798:	cmp	r9, r3
   1179c:	cmpeq	r8, r2
   117a0:	bne	11788 <main@@Base+0x968>
   117a4:	ldr	r2, [r0, #8]
   117a8:	ldr	r3, [r2, #152]	; 0x98
   117ac:	sub	r3, r3, #1
   117b0:	cmp	r3, #0
   117b4:	str	r3, [r2, #152]	; 0x98
   117b8:	blt	1321c <main@@Base+0x23fc>
   117bc:	ldrd	r2, [r0]
   117c0:	str	r3, [r2, #4]
   117c4:	str	r2, [r3]
   117c8:	bl	10cd0 <free@plt>
   117cc:	ldrd	r6, [sp, #184]	; 0xb8
   117d0:	mov	r2, #0
   117d4:	adds	r3, r2, r2
   117d8:	adds	r3, r3, r6
   117dc:	lsl	r1, r6, #18
   117e0:	adds	r3, r3, r2
   117e4:	subs	r3, r3, r1
   117e8:	subs	r3, r3, r2
   117ec:	subs	r0, r3, r2
   117f0:	ldr	r3, [pc, #1368]	; 11d50 <main@@Base+0xf30>
   117f4:	lsr	r0, r0, #24
   117f8:	lsl	r0, r0, #3
   117fc:	add	r5, r5, r0
   11800:	add	r0, r3, r0
   11804:	ldr	r1, [r5, #24]
   11808:	cmp	r0, r1
   1180c:	bne	11820 <main@@Base+0xa00>
   11810:	b	11320 <main@@Base+0x500>
   11814:	ldr	r1, [r1]
   11818:	cmp	r0, r1
   1181c:	beq	11320 <main@@Base+0x500>
   11820:	ldrd	r2, [r1, #16]
   11824:	cmp	r7, r3
   11828:	cmpeq	r6, r2
   1182c:	bne	11814 <main@@Base+0x9f4>
   11830:	ldr	r3, [sp, #196]	; 0xc4
   11834:	tst	r3, #536870912	; 0x20000000
   11838:	lsreq	r3, r3, #17
   1183c:	andeq	r3, r3, #1
   11840:	bne	13208 <main@@Base+0x23e8>
   11844:	ldr	r2, [r1, #8]
   11848:	add	r3, r2, r3, lsl #2
   1184c:	ldr	r2, [r3, #68]	; 0x44
   11850:	add	r2, r2, #1
   11854:	str	r2, [r3, #68]	; 0x44
   11858:	b	11320 <main@@Base+0x500>
   1185c:	ldr	r9, [sp, #192]	; 0xc0
   11860:	ldrd	r6, [sp, #184]	; 0xb8
   11864:	mov	r3, #0
   11868:	lsr	r2, r9, #9
   1186c:	adds	r0, r6, r2
   11870:	adc	r1, r7, #0
   11874:	mov	r6, r0
   11878:	adds	r2, r3, r3
   1187c:	adds	r2, r2, r0
   11880:	adds	r0, r2, r3
   11884:	lsl	r2, r6, #18
   11888:	subs	r2, r0, r2
   1188c:	subs	r2, r2, r3
   11890:	subs	r2, r2, r3
   11894:	ldr	r5, [pc, #1172]	; 11d30 <main@@Base+0xf10>
   11898:	lsr	ip, r2, #24
   1189c:	ldr	r3, [pc, #1196]	; 11d50 <main@@Base+0xf30>
   118a0:	lsl	ip, ip, #3
   118a4:	add	r5, r5, ip
   118a8:	add	ip, r3, ip
   118ac:	ldr	r0, [r5, #24]
   118b0:	mov	r7, r1
   118b4:	cmp	ip, r0
   118b8:	beq	11320 <main@@Base+0x500>
   118bc:	ldrd	r2, [r0, #16]
   118c0:	cmp	r1, r3
   118c4:	cmpeq	r6, r2
   118c8:	movne	r1, r9
   118cc:	beq	118f0 <main@@Base+0xad0>
   118d0:	ldr	r0, [r0]
   118d4:	cmp	ip, r0
   118d8:	beq	11320 <main@@Base+0x500>
   118dc:	ldrd	r2, [r0, #16]
   118e0:	cmp	r7, r3
   118e4:	cmpeq	r6, r2
   118e8:	bne	118d0 <main@@Base+0xab0>
   118ec:	mov	r9, r1
   118f0:	tst	r8, #536870912	; 0x20000000
   118f4:	lsreq	ip, r8, #17
   118f8:	ldr	lr, [r0, #8]
   118fc:	andeq	ip, ip, #1
   11900:	bne	13180 <main@@Base+0x2360>
   11904:	add	ip, lr, ip, lsl #3
   11908:	lsr	r1, r9, #10
   1190c:	ldrd	r2, [ip, #216]	; 0xd8
   11910:	mov	r5, #1
   11914:	adds	r6, r2, r1
   11918:	adc	r7, r3, #0
   1191c:	strd	r6, [ip, #216]	; 0xd8
   11920:	ldr	r3, [lr, #152]	; 0x98
   11924:	str	r5, [lr, #164]	; 0xa4
   11928:	sub	r3, r3, #1
   1192c:	cmp	r3, #0
   11930:	str	r3, [lr, #152]	; 0x98
   11934:	blt	1321c <main@@Base+0x23fc>
   11938:	ldrd	r2, [r0]
   1193c:	str	r3, [r2, #4]
   11940:	str	r2, [r3]
   11944:	bl	10cd0 <free@plt>
   11948:	b	11320 <main@@Base+0x500>
   1194c:	ldr	r0, [pc, #1024]	; 11d54 <main@@Base+0xf34>
   11950:	bl	13b90 <log_err@@Base>
   11954:	ldr	r0, [sp, #56]	; 0x38
   11958:	bl	10df0 <close@plt>
   1195c:	mov	r0, sl
   11960:	bl	13778 <fifo_free@@Base>
   11964:	ldr	r3, [pc, #972]	; 11d38 <main@@Base+0xf18>
   11968:	str	r3, [sp, #16]
   1196c:	ldr	r4, [sp, #16]
   11970:	mov	r3, #0
   11974:	mov	r2, #1000	; 0x3e8
   11978:	ldrd	r0, [r4, #32]
   1197c:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11980:	ldr	r8, [r4, #24]
   11984:	ldr	r3, [pc, #984]	; 11d64 <main@@Base+0xf44>
   11988:	cmp	r8, r3
   1198c:	ldr	r9, [r8]
   11990:	strd	r0, [r4, #32]
   11994:	beq	11d84 <main@@Base+0xf64>
   11998:	ldr	fp, [pc, #912]	; 11d30 <main@@Base+0xf10>
   1199c:	mov	r3, #0
   119a0:	str	r3, [sp, #96]	; 0x60
   119a4:	str	fp, [sp, #164]	; 0xa4
   119a8:	str	fp, [sp, #160]	; 0xa0
   119ac:	b	11bcc <main@@Base+0xdac>
   119b0:	ldrd	r0, [r8, #168]	; 0xa8
   119b4:	ldrd	sl, [r8, #176]	; 0xb0
   119b8:	ldr	r3, [r8, #184]	; 0xb8
   119bc:	strd	r0, [sp, #48]	; 0x30
   119c0:	strd	sl, [sp, #56]	; 0x38
   119c4:	ldr	r5, [r8, #160]	; 0xa0
   119c8:	ldrd	sl, [sp, #48]	; 0x30
   119cc:	ldr	ip, [r8, #164]	; 0xa4
   119d0:	ldr	r0, [r8, #188]	; 0xbc
   119d4:	ldr	r2, [r8, #192]	; 0xc0
   119d8:	subs	r6, r3, r5
   119dc:	ldr	r1, [r8, #196]	; 0xc4
   119e0:	sbc	r7, r0, ip
   119e4:	subs	r2, r2, sl
   119e8:	sbc	r1, r1, fp
   119ec:	str	r1, [sp, #28]
   119f0:	ldrd	r0, [sp, #56]	; 0x38
   119f4:	ldr	r3, [r8, #200]	; 0xc8
   119f8:	str	r2, [sp, #24]
   119fc:	ldr	r2, [r8, #204]	; 0xcc
   11a00:	subs	r3, r3, r0
   11a04:	str	r3, [sp, #40]	; 0x28
   11a08:	sbc	r3, r2, r1
   11a0c:	ldrd	r0, [sp, #24]
   11a10:	str	r3, [sp, #44]	; 0x2c
   11a14:	mov	r2, r6
   11a18:	cmp	r7, r1
   11a1c:	cmpeq	r6, r0
   11a20:	mov	r3, r7
   11a24:	movcc	r2, r0
   11a28:	movcc	r3, r1
   11a2c:	mov	r0, r2
   11a30:	mov	r1, r3
   11a34:	ldrd	r2, [sp, #40]	; 0x28
   11a38:	str	ip, [sp, #116]	; 0x74
   11a3c:	cmp	r1, r3
   11a40:	cmpeq	r0, r2
   11a44:	movcc	r0, r2
   11a48:	movcc	r1, r3
   11a4c:	mov	r2, #1000	; 0x3e8
   11a50:	mov	r3, #0
   11a54:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11a58:	ldr	r2, [r4, #16]
   11a5c:	mov	r3, #0
   11a60:	cmp	r1, r3
   11a64:	cmpeq	r0, r2
   11a68:	bcc	11bec <main@@Base+0xdcc>
   11a6c:	add	r3, pc, #684	; 0x2ac
   11a70:	ldrd	r2, [r3]
   11a74:	cmp	r7, r3
   11a78:	cmpeq	r6, r2
   11a7c:	movls	r3, #0
   11a80:	strls	r3, [sp, #112]	; 0x70
   11a84:	bls	11ad4 <main@@Base+0xcb4>
   11a88:	ldr	r3, [r8, #208]	; 0xd0
   11a8c:	mov	r1, #1000	; 0x3e8
   11a90:	ldr	r0, [r8, #212]	; 0xd4
   11a94:	umull	r2, r3, r3, r1
   11a98:	mov	fp, r3
   11a9c:	mla	r1, r1, r0, fp
   11aa0:	mov	sl, r2
   11aa4:	mov	r3, #0
   11aa8:	ldr	r2, [pc, #680]	; 11d58 <main@@Base+0xf38>
   11aac:	mov	fp, r1
   11ab0:	mov	r0, r6
   11ab4:	mov	r1, r7
   11ab8:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11abc:	mov	r2, r0
   11ac0:	mov	r3, r1
   11ac4:	mov	r0, sl
   11ac8:	mov	r1, fp
   11acc:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11ad0:	str	r0, [sp, #112]	; 0x70
   11ad4:	ldr	r3, [sp, #160]	; 0xa0
   11ad8:	ldr	r2, [sp, #112]	; 0x70
   11adc:	add	r1, pc, #572	; 0x23c
   11ae0:	ldrd	r0, [r1]
   11ae4:	ldr	r3, [r3, #12]
   11ae8:	cmp	r2, r3
   11aec:	str	r3, [sp, #104]	; 0x68
   11af0:	ldrd	r2, [sp, #24]
   11af4:	bcs	11c80 <main@@Base+0xe60>
   11af8:	cmp	r3, r1
   11afc:	cmpeq	r2, r0
   11b00:	mov	r3, #0
   11b04:	str	r3, [r8, #48]	; 0x30
   11b08:	strhi	r3, [sp, #112]	; 0x70
   11b0c:	bhi	11cd4 <main@@Base+0xeb4>
   11b10:	mov	r3, #0
   11b14:	str	r3, [sp, #112]	; 0x70
   11b18:	add	r3, pc, #512	; 0x200
   11b1c:	ldrd	r2, [r3]
   11b20:	ldrd	r0, [sp, #40]	; 0x28
   11b24:	cmp	r1, r3
   11b28:	cmpeq	r0, r2
   11b2c:	mov	r3, #0
   11b30:	str	r3, [r8, #52]	; 0x34
   11b34:	bhi	12de4 <main@@Base+0x1fc4>
   11b38:	mov	r0, #0
   11b3c:	str	r0, [r8, #56]	; 0x38
   11b40:	ldr	r3, [sp, #112]	; 0x70
   11b44:	add	r0, r0, r3
   11b48:	ldr	r3, [sp, #104]	; 0x68
   11b4c:	cmp	r3, r0
   11b50:	bhi	11bec <main@@Base+0xdcc>
   11b54:	ldrd	r2, [sp, #48]	; 0x30
   11b58:	ldr	r1, [sp, #116]	; 0x74
   11b5c:	mov	r0, r5
   11b60:	cmp	r1, r3
   11b64:	cmpeq	r5, r2
   11b68:	movhi	r0, r2
   11b6c:	movhi	r1, r3
   11b70:	ldrd	r2, [sp, #56]	; 0x38
   11b74:	cmp	r1, r3
   11b78:	cmpeq	r0, r2
   11b7c:	movhi	r0, r2
   11b80:	movhi	r1, r3
   11b84:	mov	r2, #1000	; 0x3e8
   11b88:	mov	r3, #0
   11b8c:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11b90:	ldr	r3, [r4, #32]
   11b94:	ldr	r2, [r4, #36]	; 0x24
   11b98:	ldr	lr, [sp, #96]	; 0x60
   11b9c:	ldr	ip, [r8, #152]	; 0x98
   11ba0:	add	ip, lr, ip
   11ba4:	str	ip, [sp, #96]	; 0x60
   11ba8:	subs	r0, r0, r3
   11bac:	sbc	r1, r1, r2
   11bb0:	strd	r0, [r8, #232]	; 0xe8
   11bb4:	ldr	r3, [pc, #424]	; 11d64 <main@@Base+0xf44>
   11bb8:	mov	r8, r9
   11bbc:	cmp	r9, r3
   11bc0:	ldr	r3, [r9]
   11bc4:	beq	128e4 <main@@Base+0x1ac4>
   11bc8:	mov	r9, r3
   11bcc:	ldr	r2, [r8, #52]	; 0x34
   11bd0:	ldr	r3, [r8, #48]	; 0x30
   11bd4:	ldr	r1, [r8, #56]	; 0x38
   11bd8:	add	r3, r3, r2
   11bdc:	ldr	r2, [r4, #20]
   11be0:	add	r3, r3, r1
   11be4:	cmp	r3, r2
   11be8:	bcs	119b0 <main@@Base+0xb90>
   11bec:	ldr	r3, [r8, #24]
   11bf0:	cmp	r3, #0
   11bf4:	movgt	r5, #0
   11bf8:	ldrgt	fp, [sp, #160]	; 0xa0
   11bfc:	ble	11c38 <main@@Base+0xe18>
   11c00:	ldr	r2, [r8, #20]
   11c04:	add	r1, r5, r5, lsl #1
   11c08:	ldr	r0, [r2, r1, lsl #2]
   11c0c:	cmp	r0, #0
   11c10:	beq	11c28 <main@@Base+0xe08>
   11c14:	ldr	r2, [fp, #8]
   11c18:	cmp	r0, r2
   11c1c:	beq	11c28 <main@@Base+0xe08>
   11c20:	bl	10cd0 <free@plt>
   11c24:	ldr	r3, [r8, #24]
   11c28:	add	r5, r5, #1
   11c2c:	cmp	r5, r3
   11c30:	blt	11c00 <main@@Base+0xde0>
   11c34:	str	fp, [sp, #160]	; 0xa0
   11c38:	ldr	r0, [r8, #120]	; 0x78
   11c3c:	bl	10cd0 <free@plt>
   11c40:	ldr	r0, [r8, #124]	; 0x7c
   11c44:	bl	10cd0 <free@plt>
   11c48:	ldr	r0, [r8, #128]	; 0x80
   11c4c:	bl	10cd0 <free@plt>
   11c50:	ldr	r0, [r8, #20]
   11c54:	bl	10cd0 <free@plt>
   11c58:	ldrd	r2, [r8]
   11c5c:	mov	r0, r8
   11c60:	str	r3, [r2, #4]
   11c64:	str	r2, [r3]
   11c68:	ldr	r3, [r8, #-4]
   11c6c:	ldr	r2, [r0, #-8]!
   11c70:	str	r3, [r2, #4]
   11c74:	str	r2, [r3]
   11c78:	bl	10cd0 <free@plt>
   11c7c:	b	11bb4 <main@@Base+0xd94>
   11c80:	cmp	r3, r1
   11c84:	cmpeq	r2, r0
   11c88:	movls	r0, #0
   11c8c:	bhi	11cd4 <main@@Base+0xeb4>
   11c90:	ldr	r3, [sp, #104]	; 0x68
   11c94:	cmp	r3, r0
   11c98:	bhi	11b18 <main@@Base+0xcf8>
   11c9c:	add	r3, pc, #124	; 0x7c
   11ca0:	ldrd	r2, [r3]
   11ca4:	ldrd	sl, [sp, #40]	; 0x28
   11ca8:	cmp	fp, r3
   11cac:	ldr	r3, [sp, #112]	; 0x70
   11cb0:	cmpeq	sl, r2
   11cb4:	add	r3, r3, r0
   11cb8:	str	r3, [sp, #112]	; 0x70
   11cbc:	movls	r0, #0
   11cc0:	bhi	12e14 <main@@Base+0x1ff4>
   11cc4:	ldr	r3, [sp, #104]	; 0x68
   11cc8:	cmp	r3, r0
   11ccc:	bls	11b40 <main@@Base+0xd20>
   11cd0:	b	11b38 <main@@Base+0xd18>
   11cd4:	ldr	r3, [r8, #216]	; 0xd8
   11cd8:	mov	r1, #1000	; 0x3e8
   11cdc:	ldr	r0, [r8, #220]	; 0xdc
   11ce0:	umull	r2, r3, r3, r1
   11ce4:	mov	fp, r3
   11ce8:	mla	r1, r1, r0, fp
   11cec:	mov	sl, r2
   11cf0:	mov	fp, r1
   11cf4:	ldr	r2, [pc, #92]	; 11d58 <main@@Base+0xf38>
   11cf8:	mov	r3, #0
   11cfc:	ldrd	r0, [sp, #24]
   11d00:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11d04:	mov	r2, r0
   11d08:	mov	r3, r1
   11d0c:	mov	r0, sl
   11d10:	mov	r1, fp
   11d14:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11d18:	b	11c90 <main@@Base+0xe70>
   11d1c:	nop			; (mov r0, r0)
   11d20:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   11d24:	andeq	r0, r0, r0
   11d28:	andeq	r4, r2, r0, asr lr
   11d2c:	andeq	r4, r1, ip, lsr r5
   11d30:	andeq	r5, r2, r8, asr #32
   11d34:	andeq	r5, r2, r0, asr #32
   11d38:	andeq	r5, r2, r8
   11d3c:	andeq	r5, r2, r0, lsr r0
   11d40:	andeq	r4, r1, r4, ror #10
   11d44:	strbvs	r7, [r1, #-1024]!	; 0xfffffc00
   11d48:	andeq	r4, r1, r4, lsl #11
   11d4c:	andeq	r5, r2, r0, ror #16
   11d50:	andeq	r5, r2, r0, rrx
   11d54:	ldrdeq	r4, [r1], -r0
   11d58:	andeq	r4, pc, r0, asr #4
   11d5c:	andeq	r4, r1, r0, ror r6
   11d60:	andeq	r3, r1, r0, lsr r3
   11d64:	andeq	r5, r2, r0, lsr #32
   11d68:	ldr	r3, [sp, #96]	; 0x60
   11d6c:	cmp	r3, #0
   11d70:	beq	11d84 <main@@Base+0xf64>
   11d74:	ldr	r3, [sp, #16]
   11d78:	ldr	r0, [pc, #-36]	; 11d5c <main@@Base+0xf3c>
   11d7c:	ldr	r1, [r3]
   11d80:	bl	13b90 <log_err@@Base>
   11d84:	mov	r4, #0
   11d88:	mov	r0, r4
   11d8c:	ldr	r2, [pc, #-52]	; 11d60 <main@@Base+0xf40>
   11d90:	ldr	r1, [pc, #-52]	; 11d64 <main@@Base+0xf44>
   11d94:	str	r4, [sp, #224]	; 0xe0
   11d98:	str	r4, [sp, #220]	; 0xdc
   11d9c:	str	r4, [sp, #228]	; 0xe4
   11da0:	bl	13888 <flist_sort@@Base>
   11da4:	ldr	r3, [sp, #16]
   11da8:	ldr	r9, [r3, #24]
   11dac:	ldr	r3, [pc, #-80]	; 11d64 <main@@Base+0xf44>
   11db0:	cmp	r9, r3
   11db4:	beq	13210 <main@@Base+0x23f0>
   11db8:	vldr	d9, [pc, #672]	; 12060 <main@@Base+0x1240>
   11dbc:	ldr	sl, [pc, #684]	; 12070 <main@@Base+0x1250>
   11dc0:	str	r4, [sp, #8]
   11dc4:	ldr	r6, [pc, #680]	; 12074 <main@@Base+0x1254>
   11dc8:	add	r4, r9, #132	; 0x84
   11dcc:	add	r5, r9, #144	; 0x90
   11dd0:	ldr	r1, [r4], #4
   11dd4:	cmp	r1, #1
   11dd8:	bls	11dec <main@@Base+0xfcc>
   11ddc:	mov	r3, r6
   11de0:	mov	r2, #12
   11de4:	ldr	r0, [r4, #-16]
   11de8:	bl	10dd8 <qsort@plt>
   11dec:	cmp	r5, r4
   11df0:	bne	11dd0 <main@@Base+0xfb0>
   11df4:	ldr	r4, [sl, #8]
   11df8:	cmp	r4, #0
   11dfc:	beq	11e1c <main@@Base+0xffc>
   11e00:	mov	r0, #12
   11e04:	bl	10d6c <malloc@plt>
   11e08:	ldr	r3, [r9, #24]
   11e0c:	add	r3, r3, #1
   11e10:	str	r3, [r9, #24]
   11e14:	str	r0, [r9, #20]
   11e18:	str	r4, [r0]
   11e1c:	ldr	r3, [sp, #16]
   11e20:	ldr	r6, [r3, #12]
   11e24:	cmp	r6, #0
   11e28:	beq	120c0 <main@@Base+0x12a0>
   11e2c:	ldr	r3, [pc, #580]	; 12078 <main@@Base+0x1258>
   11e30:	ldm	r3, {r0, r1, r2}
   11e34:	add	r3, sp, #232	; 0xe8
   11e38:	stm	r3, {r0, r1, r2}
   11e3c:	mov	r0, #1
   11e40:	ldr	r2, [r9, #8]
   11e44:	ldr	r1, [pc, #560]	; 1207c <main@@Base+0x125c>
   11e48:	bl	10dc0 <__printf_chk@plt>
   11e4c:	ldr	r3, [r9, #16]
   11e50:	cmp	r3, #0
   11e54:	beq	11e84 <main@@Base+0x1064>
   11e58:	ldr	r4, [pc, #544]	; 12080 <main@@Base+0x1260>
   11e5c:	mov	r5, #0
   11e60:	ldr	r3, [r9, #12]
   11e64:	mov	r1, r4
   11e68:	mov	r0, #1
   11e6c:	ldr	r2, [r3, r5, lsl #2]
   11e70:	bl	10dc0 <__printf_chk@plt>
   11e74:	ldr	r3, [r9, #16]
   11e78:	add	r5, r5, #1
   11e7c:	cmp	r3, r5
   11e80:	bhi	11e60 <main@@Base+0x1040>
   11e84:	ldr	r0, [pc, #540]	; 120a8 <main@@Base+0x1288>
   11e88:	bl	10d60 <puts@plt>
   11e8c:	ldr	r3, [r9, #48]	; 0x30
   11e90:	ldr	r1, [r9, #52]	; 0x34
   11e94:	ldr	r2, [r9, #56]	; 0x38
   11e98:	add	r3, r3, r1
   11e9c:	add	r3, r3, r2
   11ea0:	vldr	d8, [pc, #448]	; 12068 <main@@Base+0x1248>
   11ea4:	vmov	s14, r3
   11ea8:	add	r4, r9, #48	; 0x30
   11eac:	add	r5, r9, #96	; 0x60
   11eb0:	mov	r8, #0
   11eb4:	vcvt.f32.u32	s14, s14
   11eb8:	vcvt.f64.f32	d7, s14
   11ebc:	vdiv.f64	d10, d8, d7
   11ec0:	ldr	r3, [r4], #4
   11ec4:	cmp	r3, #0
   11ec8:	bne	12560 <main@@Base+0x1740>
   11ecc:	add	r8, r8, #1
   11ed0:	cmp	r8, #3
   11ed4:	add	r5, r5, #8
   11ed8:	bne	11ec0 <main@@Base+0x10a0>
   11edc:	ldr	r2, [r9, #148]	; 0x94
   11ee0:	ldr	r1, [pc, #412]	; 12084 <main@@Base+0x1264>
   11ee4:	mov	r0, #1
   11ee8:	bl	10dc0 <__printf_chk@plt>
   11eec:	ldr	r2, [r9, #192]	; 0xc0
   11ef0:	ldr	r3, [r9, #168]	; 0xa8
   11ef4:	ldr	r0, [r9, #196]	; 0xc4
   11ef8:	ldr	r1, [r9, #172]	; 0xac
   11efc:	subs	r3, r2, r3
   11f00:	sbc	r1, r0, r1
   11f04:	ldr	r2, [r9, #184]	; 0xb8
   11f08:	str	r3, [sp, #64]	; 0x40
   11f0c:	ldr	r3, [r9, #160]	; 0xa0
   11f10:	ldr	r0, [r9, #188]	; 0xbc
   11f14:	str	r1, [sp, #68]	; 0x44
   11f18:	ldr	r1, [r9, #164]	; 0xa4
   11f1c:	subs	r3, r2, r3
   11f20:	str	r3, [sp, #32]
   11f24:	sbc	r3, r0, r1
   11f28:	str	r3, [sp, #36]	; 0x24
   11f2c:	ldrd	r0, [sp, #32]
   11f30:	ldrd	r2, [sp, #64]	; 0x40
   11f34:	ldr	ip, [r9, #204]	; 0xcc
   11f38:	cmp	r1, r3
   11f3c:	cmpeq	r0, r2
   11f40:	strdcc	r2, [sp, #32]
   11f44:	ldr	r2, [r9, #200]	; 0xc8
   11f48:	ldr	r3, [r9, #176]	; 0xb0
   11f4c:	ldrd	r0, [sp, #32]
   11f50:	subs	r3, r2, r3
   11f54:	str	r3, [sp, #72]	; 0x48
   11f58:	ldr	r3, [r9, #180]	; 0xb4
   11f5c:	sbc	r3, ip, r3
   11f60:	str	r3, [sp, #76]	; 0x4c
   11f64:	ldrd	r2, [sp, #72]	; 0x48
   11f68:	cmp	r1, r3
   11f6c:	cmpeq	r0, r2
   11f70:	movcc	r0, r2
   11f74:	movcc	r1, r3
   11f78:	mov	r2, #1000	; 0x3e8
   11f7c:	mov	r3, #0
   11f80:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   11f84:	ldrd	r2, [r9, #232]	; 0xe8
   11f88:	ldr	r1, [pc, #248]	; 12088 <main@@Base+0x1268>
   11f8c:	strd	r2, [sp]
   11f90:	mov	r2, r0
   11f94:	mov	r0, #1
   11f98:	bl	10dc0 <__printf_chk@plt>
   11f9c:	ldr	r1, [pc, #232]	; 1208c <main@@Base+0x126c>
   11fa0:	mov	r0, #1
   11fa4:	bl	10dc0 <__printf_chk@plt>
   11fa8:	ldr	r3, [r9, #24]
   11fac:	cmp	r3, #0
   11fb0:	ble	11fe8 <main@@Base+0x11c8>
   11fb4:	mov	r4, #0
   11fb8:	ldr	r6, [pc, #208]	; 12090 <main@@Base+0x1270>
   11fbc:	mov	r5, r4
   11fc0:	ldr	r3, [r9, #20]
   11fc4:	mov	r1, r6
   11fc8:	mov	r0, #1
   11fcc:	ldr	r2, [r3, r4]
   11fd0:	bl	10dc0 <__printf_chk@plt>
   11fd4:	ldr	r3, [r9, #24]
   11fd8:	add	r5, r5, #1
   11fdc:	cmp	r5, r3
   11fe0:	add	r4, r4, #12
   11fe4:	blt	11fc0 <main@@Base+0x11a0>
   11fe8:	mov	r0, #10
   11fec:	bl	10db4 <putchar@plt>
   11ff0:	mov	r0, #10
   11ff4:	bl	10db4 <putchar@plt>
   11ff8:	ldr	r3, [sp, #8]
   11ffc:	cmp	r3, #0
   12000:	bne	12040 <main@@Base+0x1220>
   12004:	ldr	r9, [r9]
   12008:	ldr	r3, [pc, #132]	; 12094 <main@@Base+0x1274>
   1200c:	cmp	r9, r3
   12010:	bne	11dc4 <main@@Base+0xfa4>
   12014:	ldr	r3, [sp, #16]
   12018:	ldr	r3, [r3, #12]
   1201c:	cmp	r3, #0
   12020:	beq	10f5c <main@@Base+0x13c>
   12024:	ldrd	r2, [sp, #220]	; 0xdc
   12028:	ldr	r1, [pc, #104]	; 12098 <main@@Base+0x1278>
   1202c:	mov	r0, #1
   12030:	bl	10dc0 <__printf_chk@plt>
   12034:	b	10f5c <main@@Base+0x13c>
   12038:	ldr	r0, [pc, #92]	; 1209c <main@@Base+0x127c>
   1203c:	bl	13b90 <log_err@@Base>
   12040:	ldr	r3, [sp, #16]
   12044:	ldr	r3, [r3, #12]
   12048:	cmp	r3, #0
   1204c:	mov	r3, #1
   12050:	str	r3, [sp, #8]
   12054:	bne	12004 <main@@Base+0x11e4>
   12058:	b	10f5c <main@@Base+0x13c>
   1205c:	nop			; (mov r0, r0)
   12060:	andeq	r0, r0, r0
   12064:	svccc	0x00e00000
   12068:	andeq	r0, r0, r0
   1206c:	subsmi	r0, r9, r0
   12070:	andeq	r5, r2, r8, asr #32
   12074:	andeq	r3, r1, r0, lsr #6
   12078:	andeq	r4, r1, r4, asr #5
   1207c:	andeq	r4, r1, r8, lsr #13
   12080:			; <UNDEFINED> instruction: 0x000146b8
   12084:	andeq	r4, r1, r0, asr r7
   12088:	andeq	r4, r1, ip, asr r7
   1208c:	andeq	r4, r1, r4, ror r7
   12090:	andeq	r4, r1, ip, ror r7
   12094:	andeq	r5, r2, r0, lsr #32
   12098:	andeq	r4, r1, ip, asr #17
   1209c:	andeq	r4, r1, r0, lsl #15
   120a0:	andeq	r4, r1, r4, asr #15
   120a4:	andeq	r4, r1, r4, ror #15
   120a8:			; <UNDEFINED> instruction: 0x000146b4
   120ac:	andeq	r4, r1, ip, asr #15
   120b0:	ldrdeq	r4, [r1], -r8
   120b4:	strdeq	r4, [r1], -ip
   120b8:	andeq	r4, r1, r4, lsr r8
   120bc:	andeq	r4, r1, ip, asr r8
   120c0:	ldr	r3, [r9, #48]	; 0x30
   120c4:	ldr	r2, [r9, #52]	; 0x34
   120c8:	cmn	r3, r2
   120cc:	beq	120dc <main@@Base+0x12bc>
   120d0:	ldr	r3, [r9, #56]	; 0x38
   120d4:	cmp	r3, #0
   120d8:	bne	12038 <main@@Base+0x1218>
   120dc:	ldr	r3, [r9, #24]
   120e0:	cmp	r3, #0
   120e4:	beq	12720 <main@@Base+0x1900>
   120e8:	ldr	r2, [r9, #8]
   120ec:	ldr	r1, [pc, #-84]	; 120a0 <main@@Base+0x1280>
   120f0:	mov	r0, #1
   120f4:	bl	10dc0 <__printf_chk@plt>
   120f8:	ldr	r3, [r9, #16]
   120fc:	cmp	r3, #0
   12100:	beq	12130 <main@@Base+0x1310>
   12104:	ldr	r4, [pc, #-104]	; 120a4 <main@@Base+0x1284>
   12108:	mov	r5, #0
   1210c:	ldr	r3, [r9, #12]
   12110:	mov	r1, r4
   12114:	mov	r0, #1
   12118:	ldr	r2, [r3, r5, lsl #2]
   1211c:	bl	10dc0 <__printf_chk@plt>
   12120:	ldr	r3, [r9, #16]
   12124:	add	r5, r5, #1
   12128:	cmp	r3, r5
   1212c:	bhi	1210c <main@@Base+0x12ec>
   12130:	ldr	r0, [pc, #-144]	; 120a8 <main@@Base+0x1288>
   12134:	bl	10d60 <puts@plt>
   12138:	ldr	r2, [r9, #36]	; 0x24
   1213c:	ldr	r1, [pc, #-152]	; 120ac <main@@Base+0x128c>
   12140:	mov	r0, #1
   12144:	bl	10dc0 <__printf_chk@plt>
   12148:	ldr	r0, [pc, #-160]	; 120b0 <main@@Base+0x1290>
   1214c:	bl	10d60 <puts@plt>
   12150:	ldr	r2, [r9, #148]	; 0x94
   12154:	cmp	r2, #1
   12158:	beq	127a8 <main@@Base+0x1988>
   1215c:	ldr	r1, [pc, #-176]	; 120b4 <main@@Base+0x1294>
   12160:	mov	r0, #1
   12164:	bl	10dc0 <__printf_chk@plt>
   12168:	ldr	r3, [r9, #48]	; 0x30
   1216c:	ldr	r2, [r9, #52]	; 0x34
   12170:	cmp	r3, #0
   12174:	bne	1272c <main@@Base+0x190c>
   12178:	cmp	r2, #0
   1217c:	bne	12f44 <main@@Base+0x2124>
   12180:	ldr	r3, [r9, #56]	; 0x38
   12184:	cmp	r3, #0
   12188:	beq	12740 <main@@Base+0x1920>
   1218c:	ldr	r0, [pc, #-220]	; 120b8 <main@@Base+0x1298>
   12190:	bl	10d60 <puts@plt>
   12194:	add	r5, r9, #96	; 0x60
   12198:	ldr	r1, [pc, #-228]	; 120bc <main@@Base+0x129c>
   1219c:	mov	r0, #1
   121a0:	bl	10dc0 <__printf_chk@plt>
   121a4:	ldrd	r0, [r5], #8
   121a8:	mov	r8, #0
   121ac:	add	r4, r9, #48	; 0x30
   121b0:	orrs	r3, r0, r1
   121b4:	vldr	d8, [pc, #852]	; 12510 <main@@Base+0x16f0>
   121b8:	ldr	r7, [pc, #884]	; 12534 <main@@Base+0x1714>
   121bc:	beq	12244 <main@@Base+0x1424>
   121c0:	ldr	fp, [r4, r8, lsl #2]
   121c4:	cmp	fp, #0
   121c8:	beq	1221c <main@@Base+0x13fc>
   121cc:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   121d0:	vmov	s15, fp
   121d4:	vldr	s9, [pc, #844]	; 12528 <main@@Base+0x1708>
   121d8:	vcvt.f32.u32	s12, s15
   121dc:	vcvt.f64.f32	d6, s12
   121e0:	vmov	s15, r0
   121e4:	vcvt.f64.f32	d5, s15
   121e8:	vmul.f64	d5, d5, d8
   121ec:	vdiv.f64	d7, d5, d6
   121f0:	vcvt.f32.f64	s14, d7
   121f4:	vcmpe.f32	s14, s9
   121f8:	vmrs	APSR_nzcv, fpscr
   121fc:	bge	12244 <main@@Base+0x1424>
   12200:	vldr	s0, [pc, #804]	; 1252c <main@@Base+0x170c>
   12204:	vsub.f32	s14, s0, s14
   12208:	vcvt.f64.f32	d0, s14
   1220c:	vadd.f64	d0, d0, d9
   12210:	bl	10d3c <floor@plt>
   12214:	vcvt.s32.f64	s15, d0
   12218:	vmov	fp, s15
   1221c:	cmp	r8, #0
   12220:	bne	12250 <main@@Base+0x1430>
   12224:	mov	r2, fp
   12228:	mov	r1, r7
   1222c:	mov	r0, #1
   12230:	bl	10dc0 <__printf_chk@plt>
   12234:	ldrd	r0, [r5], #8
   12238:	add	r8, r8, #1
   1223c:	orrs	r3, r0, r1
   12240:	bne	121c0 <main@@Base+0x13a0>
   12244:	cmp	r8, #0
   12248:	mov	fp, #0
   1224c:	beq	12224 <main@@Base+0x1404>
   12250:	mov	r0, #44	; 0x2c
   12254:	bl	10db4 <putchar@plt>
   12258:	mov	r2, fp
   1225c:	mov	r1, r7
   12260:	mov	r0, #1
   12264:	bl	10dc0 <__printf_chk@plt>
   12268:	cmp	r8, #2
   1226c:	bne	12234 <main@@Base+0x1414>
   12270:	mov	r0, #10
   12274:	bl	10db4 <putchar@plt>
   12278:	ldr	r1, [pc, #696]	; 12538 <main@@Base+0x1718>
   1227c:	mov	r0, #1
   12280:	bl	10dc0 <__printf_chk@plt>
   12284:	ldr	r3, [r9, #24]
   12288:	cmp	r3, #0
   1228c:	movgt	r5, #0
   12290:	ldrgt	r8, [pc, #676]	; 1253c <main@@Base+0x171c>
   12294:	movgt	r7, r5
   12298:	bgt	122a8 <main@@Base+0x1488>
   1229c:	b	122d0 <main@@Base+0x14b0>
   122a0:	mov	r0, #58	; 0x3a
   122a4:	bl	10db4 <putchar@plt>
   122a8:	ldr	r3, [r9, #20]
   122ac:	mov	r1, r8
   122b0:	mov	r0, #1
   122b4:	ldr	r2, [r3, r7]
   122b8:	bl	10dc0 <__printf_chk@plt>
   122bc:	ldr	r3, [r9, #24]
   122c0:	add	r5, r5, #1
   122c4:	cmp	r5, r3
   122c8:	add	r7, r7, #12
   122cc:	blt	122a0 <main@@Base+0x1480>
   122d0:	mov	r0, #10
   122d4:	bl	10db4 <putchar@plt>
   122d8:	ldrd	r0, [r9, #232]	; 0xe8
   122dc:	add	r3, pc, #564	; 0x234
   122e0:	ldrd	r2, [r3]
   122e4:	cmp	r1, r3
   122e8:	cmpeq	r0, r2
   122ec:	bhi	12884 <main@@Base+0x1a64>
   122f0:	ldr	r2, [r9, #192]	; 0xc0
   122f4:	ldr	r3, [r9, #168]	; 0xa8
   122f8:	ldr	r1, [r9, #196]	; 0xc4
   122fc:	subs	r3, r2, r3
   12300:	str	r3, [sp, #120]	; 0x78
   12304:	ldr	r3, [r9, #172]	; 0xac
   12308:	ldr	r2, [r9, #184]	; 0xb8
   1230c:	sbc	r3, r1, r3
   12310:	str	r3, [sp, #124]	; 0x7c
   12314:	ldr	r3, [r9, #160]	; 0xa0
   12318:	ldr	r1, [r9, #188]	; 0xbc
   1231c:	subs	r3, r2, r3
   12320:	str	r3, [sp, #88]	; 0x58
   12324:	ldr	r3, [r9, #164]	; 0xa4
   12328:	vldr	d8, [pc, #480]	; 12510 <main@@Base+0x16f0>
   1232c:	sbc	r3, r1, r3
   12330:	str	r3, [sp, #92]	; 0x5c
   12334:	ldrd	r0, [sp, #88]	; 0x58
   12338:	ldrd	r2, [sp, #120]	; 0x78
   1233c:	vldr	s20, [pc, #492]	; 12530 <main@@Base+0x1710>
   12340:	ldr	r8, [pc, #504]	; 12540 <main@@Base+0x1720>
   12344:	cmp	r1, r3
   12348:	cmpeq	r0, r2
   1234c:	ldr	r1, [r9, #180]	; 0xb4
   12350:	strdcc	r2, [sp, #88]	; 0x58
   12354:	ldr	r2, [r9, #200]	; 0xc8
   12358:	ldr	r3, [r9, #176]	; 0xb0
   1235c:	ldr	r0, [r9, #204]	; 0xcc
   12360:	subs	r3, r2, r3
   12364:	sbc	r1, r0, r1
   12368:	str	r3, [sp, #128]	; 0x80
   1236c:	str	r1, [sp, #132]	; 0x84
   12370:	ldrd	r2, [sp, #88]	; 0x58
   12374:	ldrd	r0, [sp, #128]	; 0x80
   12378:	mov	r7, #0
   1237c:	cmp	r3, r1
   12380:	cmpeq	r2, r0
   12384:	movcc	r3, r1
   12388:	ldr	r1, [pc, #436]	; 12544 <main@@Base+0x1724>
   1238c:	movcc	r2, r0
   12390:	adds	r0, r2, r1
   12394:	adc	r1, r3, #0
   12398:	add	r3, pc, #384	; 0x180
   1239c:	ldrd	r2, [r3]
   123a0:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   123a4:	mov	r2, r0
   123a8:	mov	r3, r1
   123ac:	mov	r0, #1
   123b0:	ldr	r1, [pc, #400]	; 12548 <main@@Base+0x1728>
   123b4:	bl	10dc0 <__printf_chk@plt>
   123b8:	ldr	r1, [pc, #396]	; 1254c <main@@Base+0x172c>
   123bc:	mov	r0, #1
   123c0:	bl	10dc0 <__printf_chk@plt>
   123c4:	str	r6, [sp, #24]
   123c8:	cmp	r7, #0
   123cc:	ldr	r2, [r4, #84]	; 0x54
   123d0:	beq	12450 <main@@Base+0x1630>
   123d4:	ldr	r3, [r4, #80]	; 0x50
   123d8:	cmp	r3, #0
   123dc:	beq	12450 <main@@Base+0x1630>
   123e0:	cmp	r2, #0
   123e4:	bne	12444 <main@@Base+0x1624>
   123e8:	add	r7, r7, #1
   123ec:	cmp	r7, #3
   123f0:	add	r4, r4, #4
   123f4:	bne	123c8 <main@@Base+0x15a8>
   123f8:	mov	r0, #10
   123fc:	ldr	r6, [sp, #24]
   12400:	bl	10db4 <putchar@plt>
   12404:	ldr	r3, [sl]
   12408:	cmp	r3, #0
   1240c:	bne	127b4 <main@@Base+0x1994>
   12410:	ldr	r3, [sl, #16]
   12414:	cmp	r3, #0
   12418:	ble	12438 <main@@Base+0x1618>
   1241c:	ldr	r3, [sl, #20]
   12420:	ldr	r0, [r3, r6, lsl #2]
   12424:	bl	10d60 <puts@plt>
   12428:	ldr	r3, [sl, #16]
   1242c:	add	r6, r6, #1
   12430:	cmp	r6, r3
   12434:	blt	1241c <main@@Base+0x15fc>
   12438:	mov	r0, #10
   1243c:	bl	10db4 <putchar@plt>
   12440:	b	11ff8 <main@@Base+0x11d8>
   12444:	mov	r0, #44	; 0x2c
   12448:	bl	10db4 <putchar@plt>
   1244c:	ldr	r2, [r4, #84]	; 0x54
   12450:	cmp	r2, #0
   12454:	beq	123e8 <main@@Base+0x15c8>
   12458:	mov	r3, #0
   1245c:	b	12494 <main@@Base+0x1674>
   12460:	vcvt.f64.f32	d0, s21
   12464:	vadd.f64	d0, d0, d9
   12468:	bl	10d3c <floor@plt>
   1246c:	mov	r2, r6
   12470:	mov	r1, r8
   12474:	mov	r0, #1
   12478:	vcvt.s32.f64	s15, d0
   1247c:	vmov	r3, s15
   12480:	bl	10dc0 <__printf_chk@plt>
   12484:	ldr	r2, [r4, #84]	; 0x54
   12488:	cmp	r2, r5
   1248c:	mov	r3, r5
   12490:	bls	123e8 <main@@Base+0x15c8>
   12494:	add	fp, r3, r3, lsl #1
   12498:	ldr	r6, [r4, #72]	; 0x48
   1249c:	vldr	s15, [r4]
   124a0:	add	r1, r6, fp, lsl #2
   124a4:	add	r5, r3, #1
   124a8:	vldr	s14, [r1, #4]
   124ac:	vcvt.f32.u32	s12, s15
   124b0:	vcvt.f32.u32	s14, s14
   124b4:	vcvt.f64.f32	d6, s12
   124b8:	vcvt.f64.f32	d7, s14
   124bc:	vmul.f64	d7, d7, d8
   124c0:	vdiv.f64	d0, d7, d6
   124c4:	vcvt.f32.f64	s21, d0
   124c8:	vcmpe.f32	s21, s20
   124cc:	vmrs	APSR_nzcv, fpscr
   124d0:	bmi	12488 <main@@Base+0x1668>
   124d4:	cmp	r3, #0
   124d8:	bne	12500 <main@@Base+0x16e0>
   124dc:	cmp	r2, r5
   124e0:	ldr	r6, [r6, fp, lsl #2]
   124e4:	bne	12460 <main@@Base+0x1640>
   124e8:	mov	r2, r6
   124ec:	ldr	r1, [pc, #92]	; 12550 <main@@Base+0x1730>
   124f0:	mov	r0, #1
   124f4:	bl	10dc0 <__printf_chk@plt>
   124f8:	ldr	r2, [r4, #84]	; 0x54
   124fc:	b	12488 <main@@Base+0x1668>
   12500:	mov	r0, #58	; 0x3a
   12504:	bl	10db4 <putchar@plt>
   12508:	ldr	r2, [r4, #84]	; 0x54
   1250c:	b	124dc <main@@Base+0x16bc>
   12510:	andeq	r0, r0, r0
   12514:	subsmi	r0, r9, r0
   12518:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   1251c:	andeq	r0, r0, r0
   12520:	blcc	fe6c4d28 <__bss_end__@@Base+0xfe69d4c8>
   12524:	andeq	r0, r0, r0
   12528:	sbcmi	r0, r6, #0
   1252c:	sbcmi	r0, r8, #0
   12530:	svccc	0x00800000
   12534:	andeq	r4, r1, r8, ror #15
   12538:	andeq	r4, r1, r0, ror r8
   1253c:	andeq	r4, r1, ip, ror r8
   12540:			; <UNDEFINED> instruction: 0x000148b4
   12544:	blcc	fe6c4d48 <__bss_end__@@Base+0xfe69d4e8>
   12548:	muleq	r1, r4, r8
   1254c:	andeq	r4, r1, r4, lsr #17
   12550:			; <UNDEFINED> instruction: 0x000148b0
   12554:	andeq	r4, r1, r0, asr #13
   12558:	andeq	r4, r1, r0, ror #13
   1255c:	andeq	r4, r1, r0, lsl #14
   12560:	add	r2, sp, #220	; 0xdc
   12564:	ldr	r1, [r2, r8, lsl #2]
   12568:	ldr	r2, [r4, #8]
   1256c:	add	r3, r3, r1
   12570:	add	r3, r3, r2
   12574:	add	r2, sp, #232	; 0xe8
   12578:	ldr	r0, [r2, r8, lsl #2]
   1257c:	add	r2, sp, #220	; 0xdc
   12580:	str	r3, [r2, r8, lsl #2]
   12584:	bl	10d60 <puts@plt>
   12588:	ldr	r2, [r4, #-4]
   1258c:	ldr	r1, [pc, #-64]	; 12554 <main@@Base+0x1734>
   12590:	mov	r0, #1
   12594:	vmov	s15, r2
   12598:	vcvt.f32.u32	s14, s15
   1259c:	vcvt.f64.f32	d7, s14
   125a0:	vmul.f64	d7, d7, d10
   125a4:	vcvt.f32.f64	s14, d7
   125a8:	vcvt.f64.f32	d7, s14
   125ac:	vstr	d7, [sp]
   125b0:	bl	10dc0 <__printf_chk@plt>
   125b4:	ldr	r2, [r4, #8]
   125b8:	ldr	r1, [pc, #-104]	; 12558 <main@@Base+0x1738>
   125bc:	mov	r0, #1
   125c0:	vmov	s15, r2
   125c4:	vcvt.f32.u32	s14, s15
   125c8:	vcvt.f64.f32	d7, s14
   125cc:	vmul.f64	d7, d7, d10
   125d0:	vcvt.f32.f64	s14, d7
   125d4:	vcvt.f64.f32	d7, s14
   125d8:	vstr	d7, [sp]
   125dc:	bl	10dc0 <__printf_chk@plt>
   125e0:	ldr	r6, [r5]
   125e4:	ldr	r1, [r5, #4]
   125e8:	mov	r0, r6
   125ec:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   125f0:	vldr	s15, [r4, #-4]
   125f4:	mov	r2, r6
   125f8:	ldr	r1, [pc, #-164]	; 1255c <main@@Base+0x173c>
   125fc:	add	r7, pc, #676	; 0x2a4
   12600:	ldrd	r6, [r7]
   12604:	vcvt.f32.u32	s12, s15
   12608:	vcvt.f64.f32	d6, s12
   1260c:	vmov	s15, r0
   12610:	mov	r0, #1
   12614:	vcvt.f64.f32	d5, s15
   12618:	vmul.f64	d5, d5, d8
   1261c:	vdiv.f64	d7, d5, d6
   12620:	vcvt.f32.f64	s14, d7
   12624:	vcvt.f64.f32	d7, s14
   12628:	vstr	d7, [sp]
   1262c:	bl	10dc0 <__printf_chk@plt>
   12630:	ldr	r2, [r5, #88]	; 0x58
   12634:	ldr	r3, [r5, #64]	; 0x40
   12638:	ldr	r0, [r5, #92]	; 0x5c
   1263c:	ldr	r1, [r5, #68]	; 0x44
   12640:	subs	r3, r2, r3
   12644:	str	r3, [sp, #80]	; 0x50
   12648:	sbc	r3, r0, r1
   1264c:	str	r3, [sp, #84]	; 0x54
   12650:	ldrd	r2, [sp, #80]	; 0x50
   12654:	cmp	r3, r7
   12658:	cmpeq	r2, r6
   1265c:	movls	r2, #0
   12660:	bls	126a0 <main@@Base+0x1880>
   12664:	ldr	r6, [r5, #112]	; 0x70
   12668:	mov	r1, #1000	; 0x3e8
   1266c:	ldr	r0, [r5, #116]	; 0x74
   12670:	umull	r6, r7, r6, r1
   12674:	ldr	r2, [pc, #572]	; 128b8 <main@@Base+0x1a98>
   12678:	mov	r3, #0
   1267c:	mla	r7, r1, r0, r7
   12680:	ldrd	r0, [sp, #80]	; 0x50
   12684:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12688:	mov	r2, r0
   1268c:	mov	r3, r1
   12690:	mov	r0, r6
   12694:	mov	r1, r7
   12698:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   1269c:	mov	r2, r0
   126a0:	ldr	r1, [pc, #532]	; 128bc <main@@Base+0x1a9c>
   126a4:	mov	r0, #1
   126a8:	bl	10dc0 <__printf_chk@plt>
   126ac:	ldr	r3, [r4, #80]	; 0x50
   126b0:	cmp	r3, #0
   126b4:	beq	11ecc <main@@Base+0x10ac>
   126b8:	mov	r6, #0
   126bc:	ldr	fp, [pc, #508]	; 128c0 <main@@Base+0x1aa0>
   126c0:	mov	r7, r6
   126c4:	ldr	r3, [r4, #68]	; 0x44
   126c8:	vldr	s15, [r4, #-4]
   126cc:	add	r1, r3, r6
   126d0:	ldr	r2, [r3, r6]
   126d4:	vldr	s14, [r1, #4]
   126d8:	vcvt.f32.u32	s10, s15
   126dc:	mov	r0, #1
   126e0:	mov	r1, fp
   126e4:	vcvt.f32.u32	s14, s14
   126e8:	add	r7, r7, r0
   126ec:	add	r6, r6, #12
   126f0:	vcvt.f64.f32	d5, s10
   126f4:	vcvt.f64.f32	d7, s14
   126f8:	vmul.f64	d7, d7, d8
   126fc:	vdiv.f64	d6, d7, d5
   12700:	vcvt.f32.f64	s14, d6
   12704:	vcvt.f64.f32	d7, s14
   12708:	vstr	d7, [sp]
   1270c:	bl	10dc0 <__printf_chk@plt>
   12710:	ldr	r3, [r4, #80]	; 0x50
   12714:	cmp	r3, r7
   12718:	bhi	126c4 <main@@Base+0x18a4>
   1271c:	b	11ecc <main@@Base+0x10ac>
   12720:	ldr	r0, [pc, #412]	; 128c4 <main@@Base+0x1aa4>
   12724:	bl	13b90 <log_err@@Base>
   12728:	b	12040 <main@@Base+0x1220>
   1272c:	cmp	r2, #0
   12730:	bne	12180 <main@@Base+0x1360>
   12734:	ldr	r0, [pc, #396]	; 128c8 <main@@Base+0x1aa8>
   12738:	bl	10d60 <puts@plt>
   1273c:	b	12194 <main@@Base+0x1374>
   12740:	ldr	r0, [pc, #388]	; 128cc <main@@Base+0x1aac>
   12744:	bl	10d60 <puts@plt>
   12748:	vldr	s15, [r9, #48]	; 0x30
   1274c:	ldr	r3, [r9, #52]	; 0x34
   12750:	ldr	r2, [r9, #56]	; 0x38
   12754:	vldr	d6, [pc, #340]	; 128b0 <main@@Base+0x1a90>
   12758:	vmov	r1, s15
   1275c:	vcvt.f32.u32	s10, s15
   12760:	add	r3, r1, r3
   12764:	add	r3, r3, r2
   12768:	vmov	s14, r3
   1276c:	vcvt.f64.f32	d5, s10
   12770:	vcvt.f32.u32	s14, s14
   12774:	vmul.f64	d5, d5, d6
   12778:	vcvt.f64.f32	d7, s14
   1277c:	vdiv.f64	d6, d5, d7
   12780:	vcvt.f32.f64	s12, d6
   12784:	vcvt.f64.f32	d0, s12
   12788:	vadd.f64	d0, d0, d9
   1278c:	bl	10d3c <floor@plt>
   12790:	ldr	r1, [pc, #312]	; 128d0 <main@@Base+0x1ab0>
   12794:	mov	r0, #1
   12798:	vcvt.s32.f64	s15, d0
   1279c:	vmov	r2, s15
   127a0:	bl	10dc0 <__printf_chk@plt>
   127a4:	b	12194 <main@@Base+0x1374>
   127a8:	ldr	r0, [pc, #292]	; 128d4 <main@@Base+0x1ab4>
   127ac:	bl	10d60 <puts@plt>
   127b0:	b	12168 <main@@Base+0x1348>
   127b4:	ldr	r1, [pc, #284]	; 128d8 <main@@Base+0x1ab8>
   127b8:	mov	r0, #1
   127bc:	bl	10dc0 <__printf_chk@plt>
   127c0:	ldr	r2, [r9, #184]	; 0xb8
   127c4:	ldr	r3, [r9, #160]	; 0xa0
   127c8:	ldr	r1, [r9, #188]	; 0xbc
   127cc:	subs	r3, r2, r3
   127d0:	str	r3, [sp, #136]	; 0x88
   127d4:	ldr	r3, [r9, #164]	; 0xa4
   127d8:	add	r5, pc, #200	; 0xc8
   127dc:	ldrd	r4, [r5]
   127e0:	sbc	r3, r1, r3
   127e4:	str	r3, [sp, #140]	; 0x8c
   127e8:	ldrd	r2, [sp, #136]	; 0x88
   127ec:	cmp	r3, r5
   127f0:	cmpeq	r2, r4
   127f4:	bhi	12ef4 <main@@Base+0x20d4>
   127f8:	ldr	r2, [r9, #192]	; 0xc0
   127fc:	ldr	r3, [r9, #168]	; 0xa8
   12800:	ldr	r1, [r9, #196]	; 0xc4
   12804:	subs	r3, r2, r3
   12808:	str	r3, [sp, #144]	; 0x90
   1280c:	ldr	r3, [r9, #172]	; 0xac
   12810:	add	r5, pc, #144	; 0x90
   12814:	ldrd	r4, [r5]
   12818:	sbc	r3, r1, r3
   1281c:	str	r3, [sp, #148]	; 0x94
   12820:	ldrd	r2, [sp, #144]	; 0x90
   12824:	cmp	r3, r5
   12828:	cmpeq	r2, r4
   1282c:	bhi	12e94 <main@@Base+0x2074>
   12830:	mov	r0, #44	; 0x2c
   12834:	bl	10db4 <putchar@plt>
   12838:	ldr	r2, [r9, #200]	; 0xc8
   1283c:	ldr	r3, [r9, #176]	; 0xb0
   12840:	ldr	r1, [r9, #204]	; 0xcc
   12844:	subs	r3, r2, r3
   12848:	str	r3, [sp, #152]	; 0x98
   1284c:	ldr	r3, [r9, #180]	; 0xb4
   12850:	add	r5, pc, #80	; 0x50
   12854:	ldrd	r4, [r5]
   12858:	sbc	r3, r1, r3
   1285c:	str	r3, [sp, #156]	; 0x9c
   12860:	ldrd	r2, [sp, #152]	; 0x98
   12864:	cmp	r3, r5
   12868:	cmpeq	r2, r4
   1286c:	bhi	12e34 <main@@Base+0x2014>
   12870:	mov	r0, #44	; 0x2c
   12874:	bl	10db4 <putchar@plt>
   12878:	mov	r0, #10
   1287c:	bl	10db4 <putchar@plt>
   12880:	b	12410 <main@@Base+0x15f0>
   12884:	ldr	r2, [pc, #44]	; 128b8 <main@@Base+0x1a98>
   12888:	mov	r3, #0
   1288c:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12890:	mov	r2, r0
   12894:	mov	r3, r1
   12898:	mov	r0, #1
   1289c:	ldr	r1, [pc, #56]	; 128dc <main@@Base+0x1abc>
   128a0:	bl	10dc0 <__printf_chk@plt>
   128a4:	b	122f0 <main@@Base+0x14d0>
   128a8:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
	...
   128b4:	subsmi	r0, r9, r0
   128b8:	andeq	r4, pc, r0, asr #4
   128bc:	andeq	r4, r1, r0, lsr #14
   128c0:	andeq	r4, r1, r8, lsr r7
   128c4:	andeq	r4, r1, ip, lsr #15
   128c8:	andeq	r4, r1, r8, lsl r8
   128cc:	andeq	r4, r1, r0, asr #16
   128d0:	andeq	r4, r1, ip, asr #16
   128d4:	andeq	r4, r1, ip, ror #15
   128d8:			; <UNDEFINED> instruction: 0x000148bc
   128dc:	andeq	r4, r1, r0, lsl #17
   128e0:	andeq	r5, r2, r0, lsr #32
   128e4:	ldr	r3, [sp, #164]	; 0xa4
   128e8:	ldr	r3, [r3, #4]
   128ec:	cmp	r3, #0
   128f0:	beq	11d68 <main@@Base+0xf48>
   128f4:	ldr	r3, [sp, #16]
   128f8:	ldr	r9, [r3, #24]
   128fc:	ldr	r3, [pc, #-36]	; 128e0 <main@@Base+0x1ac0>
   12900:	cmp	r9, r3
   12904:	ldr	r3, [r9]
   12908:	str	r3, [sp, #112]	; 0x70
   1290c:	beq	11d68 <main@@Base+0xf48>
   12910:	vldr	d9, [pc, #1008]	; 12d08 <main@@Base+0x1ee8>
   12914:	ldr	r3, [r9, #40]	; 0x28
   12918:	cmp	r3, #0
   1291c:	bne	12dc4 <main@@Base+0x1fa4>
   12920:	ldr	r3, [sp, #16]
   12924:	ldr	r7, [r3, #24]
   12928:	ldr	r3, [pc, #1004]	; 12d1c <main@@Base+0x1efc>
   1292c:	cmp	r7, r3
   12930:	beq	12dc4 <main@@Base+0x1fa4>
   12934:	ldr	r3, [r7]
   12938:	str	r3, [sp, #24]
   1293c:	add	r3, r9, #60	; 0x3c
   12940:	str	r3, [sp, #40]	; 0x28
   12944:	cmp	r9, r7
   12948:	beq	12cec <main@@Base+0x1ecc>
   1294c:	ldr	r4, [r9, #48]	; 0x30
   12950:	ldr	r5, [r7, #48]	; 0x30
   12954:	cmp	r4, #0
   12958:	beq	12d94 <main@@Base+0x1f74>
   1295c:	cmp	r5, #0
   12960:	beq	12cec <main@@Base+0x1ecc>
   12964:	ldrd	r0, [r9, #96]	; 0x60
   12968:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   1296c:	vmov	s15, r4
   12970:	vcvt.f32.u32	s12, s15
   12974:	vcvt.f64.f32	d6, s12
   12978:	vmov	s15, r0
   1297c:	ldrd	r0, [r7, #96]	; 0x60
   12980:	vcvt.f64.f32	d5, s15
   12984:	vmul.f64	d5, d5, d9
   12988:	vdiv.f64	d8, d5, d6
   1298c:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   12990:	ldr	r3, [sp, #16]
   12994:	vmov	s15, r5
   12998:	ldr	r3, [r3, #8]
   1299c:	vcvt.f32.u32	s12, s15
   129a0:	vmov	s15, r3
   129a4:	str	r3, [sp, #48]	; 0x30
   129a8:	vcvt.f64.u32	d5, s15
   129ac:	vcvt.f64.f32	d6, s12
   129b0:	vmov	s15, r0
   129b4:	vcvt.f32.f64	s16, d8
   129b8:	vcvt.f64.f32	d4, s15
   129bc:	vmul.f64	d4, d4, d9
   129c0:	vdiv.f64	d7, d4, d6
   129c4:	vcvt.f32.f64	s14, d7
   129c8:	vsub.f32	s14, s16, s14
   129cc:	vabs.f32	s14, s14
   129d0:	vcvt.f64.f32	d7, s14
   129d4:	vcmpe.f64	d7, d5
   129d8:	vmrs	APSR_nzcv, fpscr
   129dc:	bgt	12cec <main@@Base+0x1ecc>
   129e0:	ldr	r3, [r9, #148]	; 0x94
   129e4:	ldr	r1, [r7, #148]	; 0x94
   129e8:	ldr	r2, [sp, #16]
   129ec:	sub	r3, r3, r1
   129f0:	cmp	r3, #0
   129f4:	ldr	r2, [r2, #4]
   129f8:	rsblt	r3, r3, #0
   129fc:	cmp	r3, r2
   12a00:	bhi	12cec <main@@Base+0x1ecc>
   12a04:	ldr	r5, [r9, #52]	; 0x34
   12a08:	ldr	r4, [r7, #52]	; 0x34
   12a0c:	cmp	r5, #0
   12a10:	beq	12da0 <main@@Base+0x1f80>
   12a14:	cmp	r4, #0
   12a18:	beq	12cec <main@@Base+0x1ecc>
   12a1c:	ldrd	r0, [r9, #104]	; 0x68
   12a20:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   12a24:	vmov	s15, r5
   12a28:	vcvt.f32.u32	s12, s15
   12a2c:	vcvt.f64.f32	d6, s12
   12a30:	vmov	s15, r0
   12a34:	ldrd	r0, [r7, #104]	; 0x68
   12a38:	vcvt.f64.f32	d5, s15
   12a3c:	vmul.f64	d5, d5, d9
   12a40:	vdiv.f64	d8, d5, d6
   12a44:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   12a48:	ldr	r3, [sp, #16]
   12a4c:	vmov	s15, r4
   12a50:	ldr	r3, [r3, #8]
   12a54:	vcvt.f32.u32	s10, s15
   12a58:	vmov	s15, r3
   12a5c:	str	r3, [sp, #48]	; 0x30
   12a60:	vcvt.f64.u32	d6, s15
   12a64:	vcvt.f64.f32	d5, s10
   12a68:	vmov	s15, r0
   12a6c:	vcvt.f32.f64	s16, d8
   12a70:	vcvt.f64.f32	d4, s15
   12a74:	vmul.f64	d4, d4, d9
   12a78:	vdiv.f64	d7, d4, d5
   12a7c:	vcvt.f32.f64	s14, d7
   12a80:	vsub.f32	s14, s16, s14
   12a84:	vabs.f32	s14, s14
   12a88:	vcvt.f64.f32	d7, s14
   12a8c:	vcmpe.f64	d7, d6
   12a90:	vmrs	APSR_nzcv, fpscr
   12a94:	bgt	12cec <main@@Base+0x1ecc>
   12a98:	ldr	r5, [r9, #56]	; 0x38
   12a9c:	ldr	r4, [r7, #56]	; 0x38
   12aa0:	cmp	r5, #0
   12aa4:	beq	12db8 <main@@Base+0x1f98>
   12aa8:	cmp	r4, #0
   12aac:	beq	12cec <main@@Base+0x1ecc>
   12ab0:	ldrd	r0, [r9, #112]	; 0x70
   12ab4:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   12ab8:	vmov	s15, r5
   12abc:	vcvt.f32.u32	s12, s15
   12ac0:	vcvt.f64.f32	d6, s12
   12ac4:	vmov	s15, r0
   12ac8:	ldrd	r0, [r7, #112]	; 0x70
   12acc:	vcvt.f64.f32	d5, s15
   12ad0:	vmul.f64	d5, d5, d9
   12ad4:	vdiv.f64	d8, d5, d6
   12ad8:	bl	14044 <blktrace_lookup_device@@Base+0x394>
   12adc:	ldr	r3, [sp, #16]
   12ae0:	vmov	s15, r4
   12ae4:	ldr	r3, [r3, #8]
   12ae8:	vcvt.f32.u32	s10, s15
   12aec:	vmov	s15, r3
   12af0:	str	r3, [sp, #48]	; 0x30
   12af4:	vcvt.f64.u32	d6, s15
   12af8:	vcvt.f64.f32	d5, s10
   12afc:	vmov	s15, r0
   12b00:	vcvt.f32.f64	s16, d8
   12b04:	vcvt.f64.f32	d4, s15
   12b08:	vmul.f64	d4, d4, d9
   12b0c:	vdiv.f64	d7, d4, d5
   12b10:	vcvt.f32.f64	s14, d7
   12b14:	vsub.f32	s14, s16, s14
   12b18:	vabs.f32	s14, s14
   12b1c:	vcvt.f64.f32	d7, s14
   12b20:	vcmpe.f64	d7, d6
   12b24:	vmrs	APSR_nzcv, fpscr
   12b28:	bgt	12cec <main@@Base+0x1ecc>
   12b2c:	ldrd	r0, [r9, #12]
   12b30:	add	r6, r7, #96	; 0x60
   12b34:	add	r4, r9, #48	; 0x30
   12b38:	add	r1, r1, #1
   12b3c:	str	r1, [r9, #16]
   12b40:	lsl	r1, r1, #2
   12b44:	bl	10d0c <realloc@plt>
   12b48:	ldr	r3, [r9, #16]
   12b4c:	add	r1, r7, #48	; 0x30
   12b50:	ldr	r2, [r7, #8]
   12b54:	sub	r3, r3, #-1073741823	; 0xc0000001
   12b58:	str	r7, [sp, #56]	; 0x38
   12b5c:	add	r5, r9, #96	; 0x60
   12b60:	mov	r7, r1
   12b64:	str	r9, [sp, #48]	; 0x30
   12b68:	str	r0, [r9, #12]
   12b6c:	str	r2, [r0, r3, lsl #2]
   12b70:	ldrd	r8, [r6], #8
   12b74:	ldr	ip, [r7], #4
   12b78:	ldr	r2, [r4]
   12b7c:	ldr	r3, [r5]
   12b80:	ldr	r0, [r5, #4]
   12b84:	adds	r3, r3, r8
   12b88:	add	r2, r2, ip
   12b8c:	str	r2, [r4], #4
   12b90:	str	r3, [sp, #8]
   12b94:	ldr	r2, [r7, #8]
   12b98:	ldr	r3, [r4, #8]
   12b9c:	adc	r1, r0, r9
   12ba0:	str	r1, [sp, #12]
   12ba4:	add	r3, r3, r2
   12ba8:	str	r3, [r4, #8]
   12bac:	ldrd	r2, [sp, #8]
   12bb0:	ldr	sl, [r7, #80]	; 0x50
   12bb4:	ldr	r9, [r7, #68]	; 0x44
   12bb8:	strd	r2, [r5], #8
   12bbc:	ldr	r1, [r6, #104]	; 0x68
   12bc0:	ldr	r3, [r5, #104]	; 0x68
   12bc4:	ldr	r0, [r6, #108]	; 0x6c
   12bc8:	ldr	r2, [r5, #108]	; 0x6c
   12bcc:	adds	r3, r3, r1
   12bd0:	adc	r2, r2, r0
   12bd4:	str	r3, [r5, #104]	; 0x68
   12bd8:	str	r2, [r5, #108]	; 0x6c
   12bdc:	ldrd	r2, [r5, #56]	; 0x38
   12be0:	ldrd	r0, [r6, #56]	; 0x38
   12be4:	ldr	fp, [r4, #80]	; 0x50
   12be8:	cmp	r3, r1
   12bec:	cmpeq	r2, r0
   12bf0:	movhi	r2, r0
   12bf4:	movhi	r3, r1
   12bf8:	strd	r2, [r5, #56]	; 0x38
   12bfc:	ldrd	r2, [r5, #80]	; 0x50
   12c00:	ldrd	r0, [r6, #80]	; 0x50
   12c04:	cmp	r3, r1
   12c08:	cmpeq	r2, r0
   12c0c:	movcc	r2, r0
   12c10:	movcc	r3, r1
   12c14:	cmp	sl, #0
   12c18:	strd	r2, [r5, #80]	; 0x50
   12c1c:	ldr	r0, [r4, #68]	; 0x44
   12c20:	beq	12c94 <main@@Base+0x1e74>
   12c24:	add	sl, sl, sl, lsl #1
   12c28:	add	sl, r9, sl, lsl #2
   12c2c:	cmp	fp, #0
   12c30:	beq	12d58 <main@@Base+0x1f38>
   12c34:	ldr	ip, [r9]
   12c38:	ldr	r3, [r0]
   12c3c:	cmp	r3, ip
   12c40:	beq	12d50 <main@@Base+0x1f30>
   12c44:	add	r1, r0, #12
   12c48:	mov	r2, #0
   12c4c:	add	r2, r2, #1
   12c50:	cmp	r2, fp
   12c54:	beq	12d58 <main@@Base+0x1f38>
   12c58:	mov	r3, r1
   12c5c:	ldr	lr, [r1], #12
   12c60:	cmp	lr, ip
   12c64:	bne	12c4c <main@@Base+0x1e2c>
   12c68:	ldr	ip, [r9, #4]
   12c6c:	ldr	r1, [r3, #4]
   12c70:	ldr	r2, [r3, #8]
   12c74:	add	r1, r1, ip
   12c78:	str	r1, [r3, #4]
   12c7c:	ldr	r1, [r9, #8]
   12c80:	add	r2, r2, r1
   12c84:	str	r2, [r3, #8]
   12c88:	add	r9, r9, #12
   12c8c:	cmp	sl, r9
   12c90:	bne	12c2c <main@@Base+0x1e0c>
   12c94:	ldr	r3, [sp, #40]	; 0x28
   12c98:	cmp	r3, r4
   12c9c:	bne	12b70 <main@@Base+0x1d50>
   12ca0:	ldr	r9, [sp, #48]	; 0x30
   12ca4:	ldr	r7, [sp, #56]	; 0x38
   12ca8:	ldrd	r2, [r9, #232]	; 0xe8
   12cac:	ldrd	r0, [r7, #232]	; 0xe8
   12cb0:	cmp	r3, r1
   12cb4:	cmpeq	r2, r0
   12cb8:	movhi	r2, r0
   12cbc:	movhi	r3, r1
   12cc0:	ldr	r0, [r7, #148]	; 0x94
   12cc4:	ldr	r1, [r9, #148]	; 0x94
   12cc8:	strd	r2, [r9, #232]	; 0xe8
   12ccc:	add	r3, r1, r0
   12cd0:	ldr	r2, [r9, #36]	; 0x24
   12cd4:	lsr	r3, r3, #1
   12cd8:	str	r3, [r9, #148]	; 0x94
   12cdc:	add	r2, r2, #1
   12ce0:	mov	r3, #1
   12ce4:	str	r3, [r7, #40]	; 0x28
   12ce8:	str	r2, [r9, #36]	; 0x24
   12cec:	ldr	r7, [sp, #24]
   12cf0:	ldr	r3, [pc, #36]	; 12d1c <main@@Base+0x1efc>
   12cf4:	cmp	r7, r3
   12cf8:	ldr	r3, [r7]
   12cfc:	beq	12dc4 <main@@Base+0x1fa4>
   12d00:	b	12d48 <main@@Base+0x1f28>
   12d04:	nop			; (mov r0, r0)
   12d08:	andeq	r0, r0, r0
   12d0c:	subsmi	r0, r9, r0
   12d10:	andeq	r4, pc, r0, asr #4
   12d14:	andeq	r4, r1, r4, asr #17
   12d18:	andeq	r4, r1, r4, lsr #16
   12d1c:	andeq	r5, r2, r0, lsr #32
   12d20:	andeq	r4, r1, r4, asr r5
   12d24:	andeq	r4, r1, r4, asr #12
   12d28:	andeq	r4, r1, r8, lsl r6
   12d2c:	andeq	r4, r1, ip, asr r5
   12d30:	andeq	r4, r1, r4, lsr #11
   12d34:	andeq	r5, r2, r8
   12d38:	andeq	r4, r1, ip, asr r6
   12d3c:	strdeq	r4, [r1], -r8
   12d40:			; <UNDEFINED> instruction: 0x000145b8
   12d44:	andeq	r4, r1, r8, lsr #12
   12d48:	str	r3, [sp, #24]
   12d4c:	b	12944 <main@@Base+0x1b24>
   12d50:	mov	r3, r0
   12d54:	b	12c68 <main@@Base+0x1e48>
   12d58:	ldr	r8, [r4, #80]	; 0x50
   12d5c:	add	r1, r8, #1
   12d60:	add	r8, r8, r8, lsl #1
   12d64:	add	r1, r1, r1, lsl #1
   12d68:	lsl	r1, r1, #2
   12d6c:	bl	10d0c <realloc@plt>
   12d70:	ldm	r9, {r1, r2}
   12d74:	add	r3, r0, r8, lsl #2
   12d78:	str	r1, [r0, r8, lsl #2]
   12d7c:	str	r2, [r3, #4]
   12d80:	ldr	r3, [r4, #80]	; 0x50
   12d84:	str	r0, [r4, #68]	; 0x44
   12d88:	add	r3, r3, #1
   12d8c:	str	r3, [r4, #80]	; 0x50
   12d90:	b	12c88 <main@@Base+0x1e68>
   12d94:	cmp	r5, #0
   12d98:	beq	129e0 <main@@Base+0x1bc0>
   12d9c:	b	12cec <main@@Base+0x1ecc>
   12da0:	cmp	r4, #0
   12da4:	bne	12cec <main@@Base+0x1ecc>
   12da8:	ldr	r5, [r9, #56]	; 0x38
   12dac:	ldr	r4, [r7, #56]	; 0x38
   12db0:	cmp	r5, #0
   12db4:	bne	12aa8 <main@@Base+0x1c88>
   12db8:	cmp	r4, #0
   12dbc:	beq	12b2c <main@@Base+0x1d0c>
   12dc0:	b	12cec <main@@Base+0x1ecc>
   12dc4:	ldr	r3, [sp, #112]	; 0x70
   12dc8:	ldr	r2, [pc, #-180]	; 12d1c <main@@Base+0x1efc>
   12dcc:	cmp	r3, r2
   12dd0:	ldr	r3, [r3]
   12dd4:	beq	12f50 <main@@Base+0x2130>
   12dd8:	ldr	r9, [sp, #112]	; 0x70
   12ddc:	str	r3, [sp, #112]	; 0x70
   12de0:	b	12914 <main@@Base+0x1af4>
   12de4:	ldr	r2, [pc, #-220]	; 12d10 <main@@Base+0x1ef0>
   12de8:	mov	r3, #0
   12dec:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12df0:	mov	r2, r0
   12df4:	mov	r3, r1
   12df8:	ldr	r0, [r8, #224]	; 0xe0
   12dfc:	mov	ip, #1000	; 0x3e8
   12e00:	ldr	lr, [r8, #228]	; 0xe4
   12e04:	umull	r0, r1, r0, ip
   12e08:	mla	r1, ip, lr, r1
   12e0c:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12e10:	b	11cc4 <main@@Base+0xea4>
   12e14:	ldr	r2, [pc, #-268]	; 12d10 <main@@Base+0x1ef0>
   12e18:	mov	r3, #0
   12e1c:	mov	r0, sl
   12e20:	mov	r1, fp
   12e24:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12e28:	mov	r2, r0
   12e2c:	mov	r3, r1
   12e30:	b	12df8 <main@@Base+0x1fd8>
   12e34:	ldr	r4, [r9, #224]	; 0xe0
   12e38:	mov	r1, #1000	; 0x3e8
   12e3c:	ldr	r0, [r9, #228]	; 0xe4
   12e40:	umull	r4, r5, r4, r1
   12e44:	ldr	r2, [pc, #-316]	; 12d10 <main@@Base+0x1ef0>
   12e48:	mov	r3, #0
   12e4c:	mla	r5, r1, r0, r5
   12e50:	ldrd	r0, [sp, #152]	; 0x98
   12e54:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12e58:	mov	r2, r0
   12e5c:	mov	r3, r1
   12e60:	mov	r0, r4
   12e64:	mov	r1, r5
   12e68:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12e6c:	mov	r4, r0
   12e70:	mov	r0, #44	; 0x2c
   12e74:	bl	10db4 <putchar@plt>
   12e78:	cmp	r4, #0
   12e7c:	beq	12878 <main@@Base+0x1a58>
   12e80:	mov	r2, r4
   12e84:	ldr	r1, [pc, #-376]	; 12d14 <main@@Base+0x1ef4>
   12e88:	mov	r0, #1
   12e8c:	bl	10dc0 <__printf_chk@plt>
   12e90:	b	12878 <main@@Base+0x1a58>
   12e94:	ldr	r4, [r9, #216]	; 0xd8
   12e98:	mov	r1, #1000	; 0x3e8
   12e9c:	ldr	r0, [r9, #220]	; 0xdc
   12ea0:	umull	r4, r5, r4, r1
   12ea4:	ldr	r2, [pc, #-412]	; 12d10 <main@@Base+0x1ef0>
   12ea8:	mov	r3, #0
   12eac:	mla	r5, r1, r0, r5
   12eb0:	ldrd	r0, [sp, #144]	; 0x90
   12eb4:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12eb8:	mov	r2, r0
   12ebc:	mov	r3, r1
   12ec0:	mov	r0, r4
   12ec4:	mov	r1, r5
   12ec8:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12ecc:	mov	r4, r0
   12ed0:	mov	r0, #44	; 0x2c
   12ed4:	bl	10db4 <putchar@plt>
   12ed8:	cmp	r4, #0
   12edc:	beq	12838 <main@@Base+0x1a18>
   12ee0:	mov	r2, r4
   12ee4:	ldr	r1, [pc, #-472]	; 12d14 <main@@Base+0x1ef4>
   12ee8:	mov	r0, #1
   12eec:	bl	10dc0 <__printf_chk@plt>
   12ef0:	b	12838 <main@@Base+0x1a18>
   12ef4:	ldr	r4, [r9, #208]	; 0xd0
   12ef8:	mov	r1, #1000	; 0x3e8
   12efc:	ldr	r0, [r9, #212]	; 0xd4
   12f00:	umull	r4, r5, r4, r1
   12f04:	ldr	r2, [pc, #-508]	; 12d10 <main@@Base+0x1ef0>
   12f08:	mov	r3, #0
   12f0c:	mla	r5, r1, r0, r5
   12f10:	ldrd	r0, [sp, #136]	; 0x88
   12f14:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12f18:	mov	r2, r0
   12f1c:	mov	r3, r1
   12f20:	mov	r0, r4
   12f24:	mov	r1, r5
   12f28:	bl	140d0 <blktrace_lookup_device@@Base+0x420>
   12f2c:	subs	r2, r0, #0
   12f30:	beq	127f8 <main@@Base+0x19d8>
   12f34:	ldr	r1, [pc, #-552]	; 12d14 <main@@Base+0x1ef4>
   12f38:	mov	r0, #1
   12f3c:	bl	10dc0 <__printf_chk@plt>
   12f40:	b	127f8 <main@@Base+0x19d8>
   12f44:	ldr	r0, [pc, #-564]	; 12d18 <main@@Base+0x1ef8>
   12f48:	bl	10d60 <puts@plt>
   12f4c:	b	12194 <main@@Base+0x1374>
   12f50:	ldr	r3, [sp, #16]
   12f54:	ldr	r4, [r3, #24]
   12f58:	ldr	r3, [pc, #-580]	; 12d1c <main@@Base+0x1efc>
   12f5c:	cmp	r4, r3
   12f60:	ldr	r7, [r4]
   12f64:	ldrne	r8, [sp, #164]	; 0xa4
   12f68:	bne	12f88 <main@@Base+0x2168>
   12f6c:	b	11d68 <main@@Base+0xf48>
   12f70:	ldr	r3, [pc, #-604]	; 12d1c <main@@Base+0x1efc>
   12f74:	cmp	r7, r3
   12f78:	ldr	r3, [r7]
   12f7c:	beq	11d68 <main@@Base+0xf48>
   12f80:	mov	r4, r7
   12f84:	mov	r7, r3
   12f88:	ldr	r3, [r4, #40]	; 0x28
   12f8c:	cmp	r3, #0
   12f90:	beq	12f70 <main@@Base+0x2150>
   12f94:	ldr	r2, [r4, #24]
   12f98:	cmp	r2, #0
   12f9c:	movgt	r5, #0
   12fa0:	movgt	r6, r5
   12fa4:	ble	12fdc <main@@Base+0x21bc>
   12fa8:	ldr	r3, [r4, #20]
   12fac:	ldr	r0, [r3, r5]
   12fb0:	cmp	r0, #0
   12fb4:	beq	12fcc <main@@Base+0x21ac>
   12fb8:	ldr	r3, [r8, #8]
   12fbc:	cmp	r0, r3
   12fc0:	beq	12fcc <main@@Base+0x21ac>
   12fc4:	bl	10cd0 <free@plt>
   12fc8:	ldr	r2, [r4, #24]
   12fcc:	add	r6, r6, #1
   12fd0:	cmp	r6, r2
   12fd4:	add	r5, r5, #12
   12fd8:	blt	12fa8 <main@@Base+0x2188>
   12fdc:	ldr	r0, [r4, #120]	; 0x78
   12fe0:	bl	10cd0 <free@plt>
   12fe4:	ldr	r0, [r4, #124]	; 0x7c
   12fe8:	bl	10cd0 <free@plt>
   12fec:	ldr	r0, [r4, #128]	; 0x80
   12ff0:	bl	10cd0 <free@plt>
   12ff4:	ldr	r0, [r4, #20]
   12ff8:	bl	10cd0 <free@plt>
   12ffc:	ldrd	r2, [r4]
   13000:	mov	r0, r4
   13004:	str	r3, [r2, #4]
   13008:	str	r2, [r3]
   1300c:	ldr	r3, [r4, #-4]
   13010:	ldr	r2, [r0, #-8]!
   13014:	str	r3, [r2, #4]
   13018:	str	r2, [r3]
   1301c:	bl	10cd0 <free@plt>
   13020:	b	12f70 <main@@Base+0x2150>
   13024:	ldr	r0, [pc, #-780]	; 12d20 <main@@Base+0x1f00>
   13028:	bl	10d18 <perror@plt>
   1302c:	mov	r3, #1
   13030:	str	r3, [sp, #8]
   13034:	b	10f5c <main@@Base+0x13c>
   13038:	add	r3, r8, #-67108864	; 0xfc000000
   1303c:	cmp	r3, #2
   13040:	bls	11320 <main@@Base+0x500>
   13044:	mov	r1, r8
   13048:	ldr	r0, [pc, #-812]	; 12d24 <main@@Base+0x1f04>
   1304c:	bl	13b90 <log_err@@Base>
   13050:	mov	r0, sl
   13054:	bl	13778 <fifo_free@@Base>
   13058:	ldr	r0, [sp, #56]	; 0x38
   1305c:	bl	10df0 <close@plt>
   13060:	ldr	r3, [pc, #-820]	; 12d34 <main@@Base+0x1f14>
   13064:	str	r3, [sp, #16]
   13068:	b	1196c <main@@Base+0xb4c>
   1306c:	bl	134e0 <_start@@Base+0x2b0>
   13070:	cmp	r0, #0
   13074:	bne	13050 <main@@Base+0x2230>
   13078:	ldr	r3, [pc, #-844]	; 12d34 <main@@Base+0x1f14>
   1307c:	ldr	r6, [sp, #196]	; 0xc4
   13080:	ldrd	r0, [sp, #176]	; 0xb0
   13084:	ldrd	r2, [r3, #32]
   13088:	lsr	r6, r6, #17
   1308c:	and	r6, r6, #1
   13090:	cmp	r3, r1
   13094:	cmpeq	r2, r0
   13098:	ldr	ip, [pc, #-876]	; 12d34 <main@@Base+0x1f14>
   1309c:	movhi	r2, r0
   130a0:	movhi	r3, r1
   130a4:	add	r7, r4, r6, lsl #3
   130a8:	strd	r2, [ip, #32]
   130ac:	ldrd	r2, [r7, #168]	; 0xa8
   130b0:	mvn	r9, #0
   130b4:	mvn	r8, #0
   130b8:	cmp	r3, r9
   130bc:	cmpeq	r2, r8
   130c0:	mov	r2, r6
   130c4:	add	r6, r4, r6, lsl #2
   130c8:	strdeq	r0, [r7, #168]	; 0xa8
   130cc:	mov	r0, r5
   130d0:	ldr	r1, [sp, #192]	; 0xc0
   130d4:	bl	13690 <_start@@Base+0x460>
   130d8:	ldr	r3, [r6, #56]	; 0x38
   130dc:	ldrd	r8, [sp, #184]	; 0xb8
   130e0:	add	r3, r3, #1
   130e4:	str	r3, [r6, #56]	; 0x38
   130e8:	ldrd	r2, [r7, #80]	; 0x50
   130ec:	and	ip, r2, r3
   130f0:	cmn	ip, #1
   130f4:	movne	ip, #0
   130f8:	moveq	ip, #1
   130fc:	cmp	r9, r3
   13100:	cmpeq	r8, r2
   13104:	movne	r3, ip
   13108:	moveq	r3, #1
   1310c:	cmp	r3, #0
   13110:	beq	1312c <main@@Base+0x230c>
   13114:	ldr	r3, [r7, #104]	; 0x68
   13118:	ldr	r2, [r7, #108]	; 0x6c
   1311c:	adds	r3, r3, #1
   13120:	adc	r2, r2, #0
   13124:	str	r3, [r7, #104]	; 0x68
   13128:	str	r2, [r7, #108]	; 0x6c
   1312c:	ldr	r3, [sp, #192]	; 0xc0
   13130:	lsr	r3, r3, #9
   13134:	adds	r0, r8, r3
   13138:	adc	r1, r9, #0
   1313c:	strd	r0, [r7, #80]	; 0x50
   13140:	b	11320 <main@@Base+0x500>
   13144:	ldr	r0, [pc, #-1060]	; 12d28 <main@@Base+0x1f08>
   13148:	bl	13b90 <log_err@@Base>
   1314c:	b	11954 <main@@Base+0xb34>
   13150:	ldr	r1, [r4, #164]	; 0xa4
   13154:	cmp	r1, #0
   13158:	streq	r5, [r4, #160]	; 0xa0
   1315c:	streq	ip, [r4, #156]	; 0x9c
   13160:	b	1143c <main@@Base+0x61c>
   13164:	mov	r0, r4
   13168:	bl	10df0 <close@plt>
   1316c:	ldr	r0, [pc, #-1096]	; 12d2c <main@@Base+0x1f0c>
   13170:	bl	10d18 <perror@plt>
   13174:	mov	r3, #1
   13178:	str	r3, [sp, #8]
   1317c:	b	10f5c <main@@Base+0x13c>
   13180:	mov	ip, #2
   13184:	b	11904 <main@@Base+0xae4>
   13188:	ldr	r0, [pc, #-1120]	; 12d30 <main@@Base+0x1f10>
   1318c:	bl	10d18 <perror@plt>
   13190:	ldr	r3, [pc, #-1124]	; 12d34 <main@@Base+0x1f14>
   13194:	str	r3, [sp, #16]
   13198:	b	1196c <main@@Base+0xb4c>
   1319c:	ldr	r3, [pc, #-1136]	; 12d34 <main@@Base+0x1f14>
   131a0:	mov	r0, sl
   131a4:	mov	r4, r3
   131a8:	str	r3, [sp, #16]
   131ac:	bl	13778 <fifo_free@@Base>
   131b0:	ldr	r0, [sp, #56]	; 0x38
   131b4:	bl	10df0 <close@plt>
   131b8:	ldr	r3, [r4, #12]
   131bc:	cmp	r3, #0
   131c0:	beq	1196c <main@@Base+0xb4c>
   131c4:	ldr	r2, [sp, #48]	; 0x30
   131c8:	ldr	r1, [pc, #-1176]	; 12d38 <main@@Base+0x1f18>
   131cc:	mov	r0, #1
   131d0:	bl	10dc0 <__printf_chk@plt>
   131d4:	b	1196c <main@@Base+0xb4c>
   131d8:	mov	r3, #2
   131dc:	b	11690 <main@@Base+0x870>
   131e0:	ldr	r0, [pc, #-1196]	; 12d3c <main@@Base+0x1f1c>
   131e4:	bl	13b90 <log_err@@Base>
   131e8:	b	11954 <main@@Base+0xb34>
   131ec:	ldr	r0, [pc, #-1204]	; 12d40 <main@@Base+0x1f20>
   131f0:	bl	13b90 <log_err@@Base>
   131f4:	b	13050 <main@@Base+0x2230>
   131f8:	mov	r1, r0
   131fc:	ldr	r0, [pc, #-1216]	; 12d44 <main@@Base+0x1f24>
   13200:	bl	13b90 <log_err@@Base>
   13204:	b	11954 <main@@Base+0xb34>
   13208:	mov	r3, #2
   1320c:	b	11844 <main@@Base+0xa24>
   13210:	str	r4, [sp, #8]
   13214:	b	12014 <main@@Base+0x11f4>
   13218:	bl	10d00 <__stack_chk_fail@plt>
   1321c:	bl	1366c <_start@@Base+0x43c>
   13220:	vmrs	r3, fpscr
   13224:	orr	r3, r3, #16777216	; 0x1000000
   13228:	vmsr	fpscr, r3
   1322c:	bx	lr

00013230 <_start@@Base>:
   13230:	mov	fp, #0
   13234:	mov	lr, #0
   13238:	pop	{r1}		; (ldr r1, [sp], #4)
   1323c:	mov	r2, sp
   13240:	push	{r2}		; (str r2, [sp, #-4]!)
   13244:	push	{r0}		; (str r0, [sp, #-4]!)
   13248:	ldr	ip, [pc, #16]	; 13260 <_start@@Base+0x30>
   1324c:	push	{ip}		; (str ip, [sp, #-4]!)
   13250:	ldr	r0, [pc, #12]	; 13264 <_start@@Base+0x34>
   13254:	ldr	r3, [pc, #12]	; 13268 <_start@@Base+0x38>
   13258:	bl	10d78 <__libc_start_main@plt>
   1325c:	bl	10de4 <abort@plt>
   13260:	andeq	r4, r1, r4, lsr #5
   13264:	andeq	r0, r1, r0, lsr #28
   13268:	andeq	r4, r1, r4, asr #4
   1326c:	ldr	r3, [pc, #20]	; 13288 <_start@@Base+0x58>
   13270:	ldr	r2, [pc, #20]	; 1328c <_start@@Base+0x5c>
   13274:	add	r3, pc, r3
   13278:	ldr	r2, [r3, r2]
   1327c:	cmp	r2, #0
   13280:	bxeq	lr
   13284:	b	10d84 <__gmon_start__@plt>
   13288:	andeq	r1, r1, r8, ror #25
   1328c:	muleq	r0, r4, r0
   13290:	ldr	r0, [pc, #24]	; 132b0 <_start@@Base+0x80>
   13294:	ldr	r3, [pc, #24]	; 132b4 <_start@@Base+0x84>
   13298:	cmp	r3, r0
   1329c:	bxeq	lr
   132a0:	ldr	r3, [pc, #16]	; 132b8 <_start@@Base+0x88>
   132a4:	cmp	r3, #0
   132a8:	bxeq	lr
   132ac:	bx	r3
   132b0:	andeq	r5, r2, r0, lsr r0
   132b4:	andeq	r5, r2, r0, lsr r0
   132b8:	andeq	r0, r0, r0
   132bc:	ldr	r0, [pc, #36]	; 132e8 <_start@@Base+0xb8>
   132c0:	ldr	r1, [pc, #36]	; 132ec <_start@@Base+0xbc>
   132c4:	sub	r1, r1, r0
   132c8:	asr	r1, r1, #2
   132cc:	add	r1, r1, r1, lsr #31
   132d0:	asrs	r1, r1, #1
   132d4:	bxeq	lr
   132d8:	ldr	r3, [pc, #16]	; 132f0 <_start@@Base+0xc0>
   132dc:	cmp	r3, #0
   132e0:	bxeq	lr
   132e4:	bx	r3
   132e8:	andeq	r5, r2, r0, lsr r0
   132ec:	andeq	r5, r2, r0, lsr r0
   132f0:	andeq	r0, r0, r0
   132f4:	push	{r4, lr}
   132f8:	ldr	r4, [pc, #24]	; 13318 <_start@@Base+0xe8>
   132fc:	ldrb	r3, [r4]
   13300:	cmp	r3, #0
   13304:	popne	{r4, pc}
   13308:	bl	13290 <_start@@Base+0x60>
   1330c:	mov	r3, #1
   13310:	strb	r3, [r4]
   13314:	pop	{r4, pc}
   13318:	andeq	r5, r2, r4, asr #32
   1331c:	b	132bc <_start@@Base+0x8c>
   13320:	ldr	r3, [r1, #4]
   13324:	ldr	r0, [r0, #4]
   13328:	sub	r0, r3, r0
   1332c:	bx	lr
   13330:	ldr	r0, [r2, #52]	; 0x34
   13334:	ldr	r3, [r2, #48]	; 0x30
   13338:	ldr	r2, [r2, #56]	; 0x38
   1333c:	add	r3, r3, r0
   13340:	ldr	r0, [r1, #48]	; 0x30
   13344:	add	r3, r3, r2
   13348:	ldr	r2, [r1, #52]	; 0x34
   1334c:	sub	r3, r3, r0
   13350:	ldr	r0, [r1, #56]	; 0x38
   13354:	sub	r3, r3, r2
   13358:	sub	r0, r3, r0
   1335c:	bx	lr
   13360:	push	{r4, r5, r6, lr}
   13364:	mov	r4, r0
   13368:	ldr	r2, [r0, #4]
   1336c:	sub	sp, sp, #8192	; 0x2000
   13370:	ldr	r0, [r0, #12]
   13374:	ldr	r5, [pc, #152]	; 13414 <_start@@Base+0x1e4>
   13378:	sub	sp, sp, #8
   1337c:	ldr	r3, [r4, #8]
   13380:	add	r2, r2, r0
   13384:	mov	r0, r1
   13388:	add	r1, sp, #8192	; 0x2000
   1338c:	sub	r2, r2, r3
   13390:	add	r1, r1, #4
   13394:	ldr	r3, [r5]
   13398:	add	r6, sp, #4
   1339c:	cmp	r2, #8192	; 0x2000
   133a0:	str	r3, [r1]
   133a4:	mov	r1, r6
   133a8:	bcs	133f4 <_start@@Base+0x1c4>
   133ac:	mov	r3, #8192	; 0x2000
   133b0:	bl	10cc4 <__read_chk@plt>
   133b4:	cmp	r0, #0
   133b8:	blt	13400 <_start@@Base+0x1d0>
   133bc:	beq	133d0 <_start@@Base+0x1a0>
   133c0:	mov	r2, r0
   133c4:	mov	r1, r6
   133c8:	mov	r0, r4
   133cc:	bl	13794 <fifo_put@@Base>
   133d0:	add	r3, sp, #8192	; 0x2000
   133d4:	add	r3, r3, #4
   133d8:	ldr	r2, [r3]
   133dc:	ldr	r3, [r5]
   133e0:	cmp	r2, r3
   133e4:	bne	13410 <_start@@Base+0x1e0>
   133e8:	add	sp, sp, #8192	; 0x2000
   133ec:	add	sp, sp, #8
   133f0:	pop	{r4, r5, r6, pc}
   133f4:	mov	r2, #8192	; 0x2000
   133f8:	bl	10cb8 <read@plt>
   133fc:	b	133b4 <_start@@Base+0x184>
   13400:	ldr	r0, [pc, #16]	; 13418 <_start@@Base+0x1e8>
   13404:	bl	10d18 <perror@plt>
   13408:	mvn	r0, #0
   1340c:	b	133d0 <_start@@Base+0x1a0>
   13410:	bl	10d00 <__stack_chk_fail@plt>
   13414:	andeq	r4, r2, r0, asr lr
   13418:	ldrdeq	r4, [r1], -r0
   1341c:	push	{r4, r5, r6, lr}
   13420:	mov	r1, r0
   13424:	ldr	r0, [pc, #124]	; 134a8 <_start@@Base+0x278>
   13428:	bl	13b90 <log_err@@Base>
   1342c:	ldr	r0, [pc, #120]	; 134ac <_start@@Base+0x27c>
   13430:	bl	13b90 <log_err@@Base>
   13434:	ldr	r0, [pc, #116]	; 134b0 <_start@@Base+0x280>
   13438:	bl	13b90 <log_err@@Base>
   1343c:	ldr	r5, [pc, #112]	; 134b4 <_start@@Base+0x284>
   13440:	ldr	r0, [pc, #112]	; 134b8 <_start@@Base+0x288>
   13444:	bl	13b90 <log_err@@Base>
   13448:	ldr	r4, [pc, #108]	; 134bc <_start@@Base+0x28c>
   1344c:	ldr	r0, [pc, #108]	; 134c0 <_start@@Base+0x290>
   13450:	bl	13b90 <log_err@@Base>
   13454:	ldr	r0, [pc, #104]	; 134c4 <_start@@Base+0x294>
   13458:	bl	13b90 <log_err@@Base>
   1345c:	ldr	r1, [r5]
   13460:	ldr	r0, [pc, #96]	; 134c8 <_start@@Base+0x298>
   13464:	bl	13b90 <log_err@@Base>
   13468:	ldr	r1, [r4]
   1346c:	ldr	r0, [pc, #88]	; 134cc <_start@@Base+0x29c>
   13470:	bl	13b90 <log_err@@Base>
   13474:	ldr	r1, [r5, #4]
   13478:	ldr	r0, [pc, #80]	; 134d0 <_start@@Base+0x2a0>
   1347c:	bl	13b90 <log_err@@Base>
   13480:	ldr	r1, [r4, #4]
   13484:	ldr	r0, [pc, #72]	; 134d4 <_start@@Base+0x2a4>
   13488:	bl	13b90 <log_err@@Base>
   1348c:	ldr	r1, [r4, #8]
   13490:	ldr	r0, [pc, #64]	; 134d8 <_start@@Base+0x2a8>
   13494:	bl	13b90 <log_err@@Base>
   13498:	ldr	r0, [pc, #60]	; 134dc <_start@@Base+0x2ac>
   1349c:	bl	13b90 <log_err@@Base>
   134a0:	mov	r0, #1
   134a4:	pop	{r4, r5, r6, pc}
   134a8:	ldrdeq	r4, [r1], -ip
   134ac:	andeq	r4, r1, r0, lsl #6
   134b0:	andeq	r4, r1, r4, lsr #6
   134b4:	andeq	r5, r2, r8, asr #32
   134b8:	andeq	r4, r1, r0, asr r3
   134bc:	andeq	r5, r2, r8
   134c0:	andeq	r4, r1, ip, ror #6
   134c4:	muleq	r1, r4, r3
   134c8:	andeq	r4, r1, r8, asr #7
   134cc:	andeq	r4, r1, ip, ror #7
   134d0:	andeq	r4, r1, r8, lsl r4
   134d4:	andeq	r4, r1, r0, asr #8
   134d8:	andeq	r4, r1, ip, ror #8
   134dc:	muleq	r1, ip, r4
   134e0:	ldr	r3, [pc, #364]	; 13654 <_start@@Base+0x424>
   134e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   134e8:	sub	sp, sp, #264	; 0x108
   134ec:	ldr	r7, [pc, #356]	; 13658 <_start@@Base+0x428>
   134f0:	ldr	r2, [r3, #8]
   134f4:	ldr	r3, [r7]
   134f8:	cmp	r2, #0
   134fc:	str	r3, [sp, #260]	; 0x104
   13500:	beq	13524 <_start@@Base+0x2f4>
   13504:	mov	r1, #0
   13508:	ldr	r2, [sp, #260]	; 0x104
   1350c:	ldr	r3, [r7]
   13510:	mov	r0, r1
   13514:	cmp	r2, r3
   13518:	bne	13650 <_start@@Base+0x420>
   1351c:	add	sp, sp, #264	; 0x108
   13520:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13524:	ldr	r3, [r0, #36]	; 0x24
   13528:	lsr	r4, r1, #20
   1352c:	bic	r5, r1, #-16777216	; 0xff000000
   13530:	cmp	r3, r4
   13534:	mov	r6, r0
   13538:	bic	r5, r5, #15728640	; 0xf00000
   1353c:	beq	13640 <_start@@Base+0x410>
   13540:	ldr	r1, [r6, #32]
   13544:	str	r4, [r6, #36]	; 0x24
   13548:	cmp	r1, #0
   1354c:	str	r5, [r6, #40]	; 0x28
   13550:	beq	13598 <_start@@Base+0x368>
   13554:	ldr	r3, [r6, #28]
   13558:	mov	r2, #0
   1355c:	b	13570 <_start@@Base+0x340>
   13560:	add	r2, r2, #1
   13564:	cmp	r2, r1
   13568:	add	r3, r3, #12
   1356c:	beq	13598 <_start@@Base+0x368>
   13570:	ldr	r0, [r3, #4]
   13574:	cmp	r0, r4
   13578:	bne	13560 <_start@@Base+0x330>
   1357c:	ldr	r0, [r3, #8]
   13580:	cmp	r0, r5
   13584:	beq	13504 <_start@@Base+0x2d4>
   13588:	add	r2, r2, #1
   1358c:	cmp	r2, r1
   13590:	add	r3, r3, #12
   13594:	bne	13570 <_start@@Base+0x340>
   13598:	ldr	r2, [pc, #188]	; 1365c <_start@@Base+0x42c>
   1359c:	mov	r3, r5
   135a0:	ldm	r2, {r0, r1}
   135a4:	mov	r2, r4
   135a8:	str	r0, [sp, #4]
   135ac:	strb	r1, [sp, #8]
   135b0:	mov	r0, #0
   135b4:	add	r1, sp, #4
   135b8:	bl	13cb0 <blktrace_lookup_device@@Base>
   135bc:	cmp	r0, #0
   135c0:	bne	135f4 <_start@@Base+0x3c4>
   135c4:	mov	r2, r5
   135c8:	mov	r1, r4
   135cc:	ldr	r0, [pc, #140]	; 13660 <_start@@Base+0x430>
   135d0:	bl	13b90 <log_err@@Base>
   135d4:	ldr	r3, [pc, #136]	; 13664 <_start@@Base+0x434>
   135d8:	ldr	r3, [r3, #12]
   135dc:	cmp	r3, #0
   135e0:	bne	13504 <_start@@Base+0x2d4>
   135e4:	ldr	r0, [pc, #124]	; 13668 <_start@@Base+0x438>
   135e8:	bl	13b90 <log_err@@Base>
   135ec:	mov	r1, #1
   135f0:	b	13508 <_start@@Base+0x2d8>
   135f4:	ldrd	r0, [r6, #28]
   135f8:	add	r1, r1, #1
   135fc:	add	r1, r1, r1, lsl #1
   13600:	lsl	r1, r1, #2
   13604:	bl	10d0c <realloc@plt>
   13608:	ldr	r8, [r6, #32]
   1360c:	add	r9, r8, r8, lsl #1
   13610:	add	r8, r8, #1
   13614:	lsl	r9, r9, #2
   13618:	mov	sl, r0
   1361c:	str	r0, [r6, #28]
   13620:	add	r0, sp, #4
   13624:	bl	10cf4 <strdup@plt>
   13628:	add	r3, sl, r9
   1362c:	mov	r1, #0
   13630:	str	r0, [sl, r9]
   13634:	strd	r4, [r3, #4]
   13638:	str	r8, [r6, #32]
   1363c:	b	13508 <_start@@Base+0x2d8>
   13640:	ldr	r3, [r0, #40]	; 0x28
   13644:	cmp	r3, r5
   13648:	bne	13540 <_start@@Base+0x310>
   1364c:	b	13504 <_start@@Base+0x2d4>
   13650:	bl	10d00 <__stack_chk_fail@plt>
   13654:	andeq	r5, r2, r8, asr #32
   13658:	andeq	r4, r2, r0, asr lr
   1365c:	andeq	r4, r1, ip, asr #9
   13660:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   13664:	andeq	r5, r2, r8
   13668:	strdeq	r4, [r1], -r8
   1366c:	push	{r4, lr}
   13670:	mov	r2, #127	; 0x7f
   13674:	ldr	r3, [pc, #8]	; 13684 <_start@@Base+0x454>
   13678:	ldr	r1, [pc, #8]	; 13688 <_start@@Base+0x458>
   1367c:	ldr	r0, [pc, #8]	; 1368c <_start@@Base+0x45c>
   13680:	bl	10e14 <__assert_fail@plt>
   13684:			; <UNDEFINED> instruction: 0x000142b4
   13688:	andeq	r4, r1, r8, lsl r5
   1368c:	andeq	r4, r1, r8, lsr #10
   13690:	push	{r4, r5, r6, lr}
   13694:	add	r6, r0, r2, lsl #2
   13698:	mov	r4, r1
   1369c:	ldr	lr, [r6, #84]	; 0x54
   136a0:	ldr	r0, [r6, #72]	; 0x48
   136a4:	cmp	lr, #0
   136a8:	beq	13734 <_start@@Base+0x504>
   136ac:	ldr	r3, [r0]
   136b0:	cmp	r1, r3
   136b4:	movne	r3, r0
   136b8:	movne	r1, #0
   136bc:	bne	136d4 <_start@@Base+0x4a4>
   136c0:	b	13720 <_start@@Base+0x4f0>
   136c4:	ldr	ip, [r3]
   136c8:	mov	r5, r3
   136cc:	cmp	ip, r4
   136d0:	beq	13724 <_start@@Base+0x4f4>
   136d4:	add	r1, r1, #1
   136d8:	cmp	r1, lr
   136dc:	add	r3, r3, #12
   136e0:	bne	136c4 <_start@@Base+0x494>
   136e4:	add	r1, r1, #1
   136e8:	add	r1, r1, r1, lsl #1
   136ec:	lsl	r1, r1, #2
   136f0:	bl	10d0c <realloc@plt>
   136f4:	ldr	r3, [r6, #84]	; 0x54
   136f8:	mov	ip, #1
   136fc:	add	r2, r3, #1
   13700:	add	r3, r3, r3, lsl #1
   13704:	lsl	r3, r3, #2
   13708:	add	r1, r0, r3
   1370c:	str	r0, [r6, #72]	; 0x48
   13710:	str	r4, [r0, r3]
   13714:	str	ip, [r1, #4]
   13718:	str	r2, [r6, #84]	; 0x54
   1371c:	pop	{r4, r5, r6, pc}
   13720:	mov	r5, r0
   13724:	ldr	r3, [r5, #4]
   13728:	add	r3, r3, #1
   1372c:	str	r3, [r5, #4]
   13730:	pop	{r4, r5, r6, pc}
   13734:	mov	r1, #12
   13738:	b	136f0 <_start@@Base+0x4c0>

0001373c <fifo_alloc@@Base>:
   1373c:	push	{r4, r5, r6, lr}
   13740:	mov	r5, r0
   13744:	mov	r0, #16
   13748:	bl	10d6c <malloc@plt>
   1374c:	subs	r4, r0, #0
   13750:	beq	13770 <fifo_alloc@@Base+0x34>
   13754:	mov	r0, r5
   13758:	bl	10d6c <malloc@plt>
   1375c:	mov	r3, #0
   13760:	str	r5, [r4, #4]
   13764:	str	r3, [r4, #12]
   13768:	str	r3, [r4, #8]
   1376c:	str	r0, [r4]
   13770:	mov	r0, r4
   13774:	pop	{r4, r5, r6, pc}

00013778 <fifo_free@@Base>:
   13778:	push	{r4, lr}
   1377c:	mov	r4, r0
   13780:	ldr	r0, [r0]
   13784:	bl	10cd0 <free@plt>
   13788:	mov	r0, r4
   1378c:	pop	{r4, lr}
   13790:	b	10cd0 <free@plt>

00013794 <fifo_put@@Base>:
   13794:	push	{r4, r5, r6, r7, r8, lr}
   13798:	mov	r6, r0
   1379c:	ldr	r5, [r0, #4]
   137a0:	ldr	r4, [r0, #12]
   137a4:	ldr	r0, [r0, #8]
   137a8:	add	r4, r5, r4
   137ac:	sub	r4, r4, r0
   137b0:	sub	r3, r5, #1
   137b4:	and	r3, r3, r0
   137b8:	cmp	r4, r2
   137bc:	sub	r5, r5, r3
   137c0:	movcs	r4, r2
   137c4:	cmp	r5, r4
   137c8:	ldr	r0, [r6]
   137cc:	movcs	r5, r4
   137d0:	mov	r7, r1
   137d4:	add	r0, r0, r3
   137d8:	mov	r2, r5
   137dc:	bl	10ce8 <memcpy@plt>
   137e0:	sub	r2, r4, r5
   137e4:	add	r1, r7, r5
   137e8:	ldr	r0, [r6]
   137ec:	bl	10ce8 <memcpy@plt>
   137f0:	ldr	r3, [r6, #8]
   137f4:	mov	r0, r4
   137f8:	add	r4, r3, r4
   137fc:	str	r4, [r6, #8]
   13800:	pop	{r4, r5, r6, r7, r8, pc}

00013804 <fifo_get@@Base>:
   13804:	push	{r4, r5, r6, r7, r8, lr}
   13808:	mov	r6, r0
   1380c:	ldr	r0, [r0, #8]
   13810:	ldr	r3, [r6, #12]
   13814:	sub	r4, r0, r3
   13818:	cmp	r4, r2
   1381c:	movcs	r4, r2
   13820:	subs	r7, r1, #0
   13824:	beq	13868 <fifo_get@@Base+0x64>
   13828:	ldm	r6, {r1, r5}
   1382c:	mov	r0, r7
   13830:	sub	r2, r5, #1
   13834:	and	r3, r3, r2
   13838:	sub	r5, r5, r3
   1383c:	cmp	r5, r4
   13840:	movcs	r5, r4
   13844:	add	r1, r1, r3
   13848:	mov	r2, r5
   1384c:	bl	10ce8 <memcpy@plt>
   13850:	add	r0, r7, r5
   13854:	sub	r2, r4, r5
   13858:	ldr	r1, [r6]
   1385c:	bl	10ce8 <memcpy@plt>
   13860:	ldr	r3, [r6, #12]
   13864:	ldr	r0, [r6, #8]
   13868:	add	r3, r4, r3
   1386c:	cmp	r3, r0
   13870:	moveq	r3, #0
   13874:	strne	r3, [r6, #12]
   13878:	streq	r3, [r6, #12]
   1387c:	streq	r3, [r6, #8]
   13880:	mov	r0, r4
   13884:	pop	{r4, r5, r6, r7, r8, pc}

00013888 <flist_sort@@Base>:
   13888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1388c:	sub	sp, sp, #116	; 0x74
   13890:	ldr	r3, [pc, #752]	; 13b88 <flist_sort@@Base+0x300>
   13894:	mov	r4, r1
   13898:	str	r1, [sp, #12]
   1389c:	ldr	r1, [r1]
   138a0:	ldr	r3, [r3]
   138a4:	cmp	r4, r1
   138a8:	str	r3, [sp, #108]	; 0x6c
   138ac:	beq	13a2c <flist_sort@@Base+0x1a4>
   138b0:	mov	r9, r0
   138b4:	mov	sl, r2
   138b8:	add	r0, sp, #24
   138bc:	mov	r2, #84	; 0x54
   138c0:	mov	r1, #0
   138c4:	bl	10da8 <memset@plt>
   138c8:	ldr	r3, [r4, #4]
   138cc:	mov	r5, #0
   138d0:	str	r5, [r3]
   138d4:	ldr	r4, [r4]
   138d8:	cmp	r4, r5
   138dc:	beq	13b6c <flist_sort@@Base+0x2e4>
   138e0:	str	r5, [sp, #8]
   138e4:	ldr	r3, [r4]
   138e8:	mov	r8, #0
   138ec:	cmp	r5, #0
   138f0:	str	r3, [sp, #4]
   138f4:	str	r8, [r4]
   138f8:	beq	13b64 <flist_sort@@Base+0x2dc>
   138fc:	mov	fp, r8
   13900:	add	r7, sp, #24
   13904:	cmp	r4, #0
   13908:	addeq	r4, sp, #16
   1390c:	beq	13964 <flist_sort@@Base+0xdc>
   13910:	add	r6, sp, #16
   13914:	mov	r2, r4
   13918:	mov	r1, r5
   1391c:	mov	r0, r9
   13920:	blx	sl
   13924:	cmp	r0, #0
   13928:	ble	13948 <flist_sort@@Base+0xc0>
   1392c:	str	r4, [r6]
   13930:	ldr	r3, [r4]
   13934:	cmp	r3, #0
   13938:	beq	13964 <flist_sort@@Base+0xdc>
   1393c:	mov	r6, r4
   13940:	mov	r4, r3
   13944:	b	13914 <flist_sort@@Base+0x8c>
   13948:	str	r5, [r6]
   1394c:	ldr	r3, [r5]
   13950:	cmp	r3, #0
   13954:	beq	139d0 <flist_sort@@Base+0x148>
   13958:	mov	r6, r5
   1395c:	mov	r5, r3
   13960:	b	13914 <flist_sort@@Base+0x8c>
   13964:	str	r5, [r4]
   13968:	str	fp, [r7]
   1396c:	ldr	r5, [r7, #4]!
   13970:	add	r8, r8, #1
   13974:	cmp	r5, #0
   13978:	ldr	r4, [sp, #16]
   1397c:	bne	13904 <flist_sort@@Base+0x7c>
   13980:	ldr	r3, [sp, #8]
   13984:	cmp	r3, r8
   13988:	bge	139ac <flist_sort@@Base+0x124>
   1398c:	cmp	r8, #20
   13990:	strne	r8, [sp, #8]
   13994:	bne	139ac <flist_sort@@Base+0x124>
   13998:	mov	r3, #19
   1399c:	ldr	r0, [pc, #488]	; 13b8c <flist_sort@@Base+0x304>
   139a0:	mov	r8, r3
   139a4:	str	r3, [sp, #8]
   139a8:	bl	13b90 <log_err@@Base>
   139ac:	add	r3, sp, #112	; 0x70
   139b0:	add	r8, r3, r8, lsl #2
   139b4:	ldr	r3, [sp, #4]
   139b8:	str	r4, [r8, #-88]	; 0xffffffa8
   139bc:	cmp	r3, #0
   139c0:	beq	13a48 <flist_sort@@Base+0x1c0>
   139c4:	mov	r4, r3
   139c8:	ldr	r5, [sp, #24]
   139cc:	b	138e4 <flist_sort@@Base+0x5c>
   139d0:	str	r4, [r5]
   139d4:	str	r3, [r7]
   139d8:	b	1396c <flist_sort@@Base+0xe4>
   139dc:	mov	r3, r5
   139e0:	cmp	r3, #0
   139e4:	ldr	r5, [sp, #12]
   139e8:	beq	13b74 <flist_sort@@Base+0x2ec>
   139ec:	ldr	r7, [sp, #12]
   139f0:	mov	r5, r3
   139f4:	mov	r2, r5
   139f8:	str	r5, [r7]
   139fc:	mov	r1, r2
   13a00:	mov	r0, r9
   13a04:	blx	sl
   13a08:	ldr	r3, [r7]
   13a0c:	ldr	r2, [r3]
   13a10:	str	r7, [r3, #4]
   13a14:	cmp	r2, #0
   13a18:	mov	r7, r3
   13a1c:	bne	139fc <flist_sort@@Base+0x174>
   13a20:	ldr	r3, [sp, #12]
   13a24:	str	r3, [r7]
   13a28:	str	r7, [r3, #4]
   13a2c:	ldr	r3, [pc, #340]	; 13b88 <flist_sort@@Base+0x300>
   13a30:	ldr	r2, [sp, #108]	; 0x6c
   13a34:	ldr	r3, [r3]
   13a38:	cmp	r2, r3
   13a3c:	bne	13b84 <flist_sort@@Base+0x2fc>
   13a40:	add	sp, sp, #116	; 0x74
   13a44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13a48:	ldr	r2, [sp, #8]
   13a4c:	mov	r7, r3
   13a50:	add	r3, sp, #112	; 0x70
   13a54:	lsl	r8, r2, #2
   13a58:	add	r3, r3, r8
   13a5c:	cmp	r2, #0
   13a60:	ldr	r5, [r3, #-88]	; 0xffffffa8
   13a64:	beq	139dc <flist_sort@@Base+0x154>
   13a68:	add	r6, sp, #24
   13a6c:	add	r8, r6, r8
   13a70:	ldr	r4, [r6], #4
   13a74:	cmp	r4, #0
   13a78:	beq	13af4 <flist_sort@@Base+0x26c>
   13a7c:	cmp	r7, #0
   13a80:	moveq	r7, r4
   13a84:	addeq	r4, sp, #16
   13a88:	beq	13aec <flist_sort@@Base+0x264>
   13a8c:	add	fp, sp, #16
   13a90:	mov	r2, r7
   13a94:	mov	r1, r4
   13a98:	mov	r0, r9
   13a9c:	blx	sl
   13aa0:	cmp	r0, #0
   13aa4:	ble	13ac4 <flist_sort@@Base+0x23c>
   13aa8:	str	r7, [fp]
   13aac:	ldr	r3, [r7]
   13ab0:	cmp	r3, #0
   13ab4:	beq	13ae0 <flist_sort@@Base+0x258>
   13ab8:	mov	fp, r7
   13abc:	mov	r7, r3
   13ac0:	b	13a90 <flist_sort@@Base+0x208>
   13ac4:	str	r4, [fp]
   13ac8:	ldr	r3, [r4]
   13acc:	cmp	r3, #0
   13ad0:	beq	13aec <flist_sort@@Base+0x264>
   13ad4:	mov	fp, r4
   13ad8:	mov	r4, r3
   13adc:	b	13a90 <flist_sort@@Base+0x208>
   13ae0:	mov	r3, r7
   13ae4:	mov	r7, r4
   13ae8:	mov	r4, r3
   13aec:	str	r7, [r4]
   13af0:	ldr	r7, [sp, #16]
   13af4:	cmp	r8, r6
   13af8:	bne	13a70 <flist_sort@@Base+0x1e8>
   13afc:	cmp	r5, #0
   13b00:	cmpne	r7, #0
   13b04:	ldrne	r4, [sp, #12]
   13b08:	beq	139dc <flist_sort@@Base+0x154>
   13b0c:	mov	r2, r7
   13b10:	mov	r1, r5
   13b14:	mov	r0, r9
   13b18:	blx	sl
   13b1c:	cmp	r0, #0
   13b20:	ble	13b44 <flist_sort@@Base+0x2bc>
   13b24:	str	r7, [r4]
   13b28:	ldr	r3, [r7]
   13b2c:	str	r4, [r7, #4]
   13b30:	cmp	r3, #0
   13b34:	beq	139f4 <flist_sort@@Base+0x16c>
   13b38:	mov	r4, r7
   13b3c:	mov	r7, r3
   13b40:	b	13b0c <flist_sort@@Base+0x284>
   13b44:	str	r5, [r4]
   13b48:	ldr	r3, [r5]
   13b4c:	str	r4, [r5, #4]
   13b50:	cmp	r3, #0
   13b54:	beq	13b74 <flist_sort@@Base+0x2ec>
   13b58:	mov	r4, r5
   13b5c:	mov	r5, r3
   13b60:	b	13b0c <flist_sort@@Base+0x284>
   13b64:	mov	r8, r5
   13b68:	b	139ac <flist_sort@@Base+0x124>
   13b6c:	ldr	r5, [sp, #12]
   13b70:	mov	r7, r4
   13b74:	mov	r3, r5
   13b78:	mov	r5, r7
   13b7c:	mov	r7, r3
   13b80:	b	139f4 <flist_sort@@Base+0x16c>
   13b84:	bl	10d00 <__stack_chk_fail@plt>
   13b88:	andeq	r4, r2, r0, asr lr
   13b8c:	andeq	r4, r1, r4, lsl #18

00013b90 <log_err@@Base>:
   13b90:	push	{r0, r1, r2, r3}
   13b94:	mov	r3, #1024	; 0x400
   13b98:	push	{r4, lr}
   13b9c:	sub	sp, sp, #1040	; 0x410
   13ba0:	ldr	r4, [pc, #108]	; 13c14 <log_err@@Base+0x84>
   13ba4:	ldr	r1, [sp, #1048]	; 0x418
   13ba8:	add	ip, sp, #1040	; 0x410
   13bac:	add	ip, ip, #12
   13bb0:	ldr	r2, [r4]
   13bb4:	stm	sp, {r1, ip}
   13bb8:	str	r2, [sp, #1036]	; 0x40c
   13bbc:	mov	r1, r3
   13bc0:	mov	r2, #1
   13bc4:	add	r0, sp, #12
   13bc8:	str	ip, [sp, #8]
   13bcc:	bl	10cdc <__vsnprintf_chk@plt>
   13bd0:	ldr	r1, [pc, #64]	; 13c18 <log_err@@Base+0x88>
   13bd4:	ldr	r3, [pc, #64]	; 13c1c <log_err@@Base+0x8c>
   13bd8:	mov	r2, #1
   13bdc:	ldr	r3, [r3]
   13be0:	cmp	r0, r1
   13be4:	movcc	r1, r0
   13be8:	add	r0, sp, #12
   13bec:	bl	10d24 <fwrite@plt>
   13bf0:	ldr	r2, [sp, #1036]	; 0x40c
   13bf4:	ldr	r3, [r4]
   13bf8:	cmp	r2, r3
   13bfc:	bne	13c10 <log_err@@Base+0x80>
   13c00:	add	sp, sp, #1040	; 0x410
   13c04:	pop	{r4, lr}
   13c08:	add	sp, sp, #16
   13c0c:	bx	lr
   13c10:	bl	10d00 <__stack_chk_fail@plt>
   13c14:	andeq	r4, r2, r0, asr lr
   13c18:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13c1c:	andeq	r5, r2, r8, lsr r0

00013c20 <log_info@@Base>:
   13c20:	push	{r0, r1, r2, r3}
   13c24:	mov	r3, #1024	; 0x400
   13c28:	push	{r4, lr}
   13c2c:	sub	sp, sp, #1040	; 0x410
   13c30:	ldr	r4, [pc, #108]	; 13ca4 <log_info@@Base+0x84>
   13c34:	ldr	r1, [sp, #1048]	; 0x418
   13c38:	add	ip, sp, #1040	; 0x410
   13c3c:	add	ip, ip, #12
   13c40:	ldr	r2, [r4]
   13c44:	stm	sp, {r1, ip}
   13c48:	str	r2, [sp, #1036]	; 0x40c
   13c4c:	mov	r1, r3
   13c50:	mov	r2, #1
   13c54:	add	r0, sp, #12
   13c58:	str	ip, [sp, #8]
   13c5c:	bl	10cdc <__vsnprintf_chk@plt>
   13c60:	ldr	r1, [pc, #64]	; 13ca8 <log_info@@Base+0x88>
   13c64:	ldr	r3, [pc, #64]	; 13cac <log_info@@Base+0x8c>
   13c68:	mov	r2, #1
   13c6c:	ldr	r3, [r3]
   13c70:	cmp	r0, r1
   13c74:	movcc	r1, r0
   13c78:	add	r0, sp, #12
   13c7c:	bl	10d24 <fwrite@plt>
   13c80:	ldr	r2, [sp, #1036]	; 0x40c
   13c84:	ldr	r3, [r4]
   13c88:	cmp	r2, r3
   13c8c:	bne	13ca0 <log_info@@Base+0x80>
   13c90:	add	sp, sp, #1040	; 0x410
   13c94:	pop	{r4, lr}
   13c98:	add	sp, sp, #16
   13c9c:	bx	lr
   13ca0:	bl	10d00 <__stack_chk_fail@plt>
   13ca4:	andeq	r4, r2, r0, asr lr
   13ca8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   13cac:	andeq	r5, r2, ip, lsr r0

00013cb0 <blktrace_lookup_device@@Base>:
   13cb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13cb4:	mov	r8, r1
   13cb8:	ldr	r1, [pc, #424]	; 13e68 <blktrace_lookup_device@@Base+0x1b8>
   13cbc:	sub	sp, sp, #388	; 0x184
   13cc0:	mov	sl, r0
   13cc4:	ldr	r1, [r1]
   13cc8:	mov	r0, r8
   13ccc:	mov	fp, r2
   13cd0:	str	r3, [sp, #12]
   13cd4:	str	r1, [sp, #380]	; 0x17c
   13cd8:	bl	10d48 <opendir@plt>
   13cdc:	subs	r5, r0, #0
   13ce0:	moveq	r4, r5
   13ce4:	beq	13de4 <blktrace_lookup_device@@Base+0x134>
   13ce8:	ldr	r6, [pc, #380]	; 13e6c <blktrace_lookup_device@@Base+0x1bc>
   13cec:	ldr	r7, [pc, #380]	; 13e70 <blktrace_lookup_device@@Base+0x1c0>
   13cf0:	ldr	r9, [pc, #380]	; 13e74 <blktrace_lookup_device@@Base+0x1c4>
   13cf4:	mov	r0, r5
   13cf8:	bl	10dcc <readdir64@plt>
   13cfc:	cmp	r0, #0
   13d00:	beq	13dd8 <blktrace_lookup_device@@Base+0x128>
   13d04:	add	r4, r0, #19
   13d08:	mov	r0, r4
   13d0c:	mov	r1, r6
   13d10:	bl	10ca0 <strcmp@plt>
   13d14:	cmp	r0, #0
   13d18:	beq	13cf4 <blktrace_lookup_device@@Base+0x44>
   13d1c:	mov	r1, r7
   13d20:	mov	r0, r4
   13d24:	bl	10ca0 <strcmp@plt>
   13d28:	cmp	r0, #0
   13d2c:	beq	13cf4 <blktrace_lookup_device@@Base+0x44>
   13d30:	mov	r3, r9
   13d34:	ldr	r2, [pc, #316]	; 13e78 <blktrace_lookup_device@@Base+0x1c8>
   13d38:	mov	r1, #1
   13d3c:	str	r4, [sp, #4]
   13d40:	str	r8, [sp]
   13d44:	add	r0, sp, #120	; 0x78
   13d48:	bl	10d9c <__sprintf_chk@plt>
   13d4c:	add	r1, sp, #120	; 0x78
   13d50:	add	r2, sp, #16
   13d54:	mov	r0, #3
   13d58:	bl	10dfc <__lxstat64@plt>
   13d5c:	cmn	r0, #1
   13d60:	beq	13e2c <blktrace_lookup_device@@Base+0x17c>
   13d64:	ldr	r3, [sp, #32]
   13d68:	and	r3, r3, #61440	; 0xf000
   13d6c:	cmp	r3, #16384	; 0x4000
   13d70:	beq	13e04 <blktrace_lookup_device@@Base+0x154>
   13d74:	cmp	r3, #24576	; 0x6000
   13d78:	bne	13cf4 <blktrace_lookup_device@@Base+0x44>
   13d7c:	cmp	sl, #0
   13d80:	bne	13e3c <blktrace_lookup_device@@Base+0x18c>
   13d84:	ldr	r2, [sp, #48]	; 0x30
   13d88:	ldr	r1, [sp, #52]	; 0x34
   13d8c:	lsl	r0, r2, #12
   13d90:	bic	r3, r1, #4080	; 0xff0
   13d94:	bic	r3, r3, #15
   13d98:	orr	r3, r3, r0, lsr #20
   13d9c:	cmp	fp, r3
   13da0:	bne	13cf4 <blktrace_lookup_device@@Base+0x44>
   13da4:	lsr	r3, r2, #12
   13da8:	orr	r3, r3, r1, lsl #20
   13dac:	bic	r3, r3, #255	; 0xff
   13db0:	uxtb	r2, r2
   13db4:	orr	r2, r3, r2
   13db8:	ldr	r3, [sp, #12]
   13dbc:	cmp	r3, r2
   13dc0:	bne	13cf4 <blktrace_lookup_device@@Base+0x44>
   13dc4:	add	r1, sp, #120	; 0x78
   13dc8:	mov	r0, r8
   13dcc:	bl	10d30 <strcpy@plt>
   13dd0:	mov	r4, #1
   13dd4:	b	13ddc <blktrace_lookup_device@@Base+0x12c>
   13dd8:	mov	r4, r0
   13ddc:	mov	r0, r5
   13de0:	bl	10e08 <closedir@plt>
   13de4:	ldr	r3, [pc, #124]	; 13e68 <blktrace_lookup_device@@Base+0x1b8>
   13de8:	ldr	r2, [sp, #380]	; 0x17c
   13dec:	mov	r0, r4
   13df0:	ldr	r3, [r3]
   13df4:	cmp	r2, r3
   13df8:	bne	13e64 <blktrace_lookup_device@@Base+0x1b4>
   13dfc:	add	sp, sp, #388	; 0x184
   13e00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e04:	ldr	r3, [sp, #12]
   13e08:	mov	r2, fp
   13e0c:	add	r1, sp, #120	; 0x78
   13e10:	mov	r0, sl
   13e14:	bl	13cb0 <blktrace_lookup_device@@Base>
   13e18:	cmp	r0, #0
   13e1c:	bne	13e50 <blktrace_lookup_device@@Base+0x1a0>
   13e20:	ldr	r3, [sp, #32]
   13e24:	and	r3, r3, #61440	; 0xf000
   13e28:	b	13d74 <blktrace_lookup_device@@Base+0xc4>
   13e2c:	ldr	r0, [pc, #72]	; 13e7c <blktrace_lookup_device@@Base+0x1cc>
   13e30:	bl	10d18 <perror@plt>
   13e34:	mov	r4, #0
   13e38:	b	13ddc <blktrace_lookup_device@@Base+0x12c>
   13e3c:	mov	r1, sl
   13e40:	mov	r0, r8
   13e44:	bl	10d30 <strcpy@plt>
   13e48:	mov	r4, #1
   13e4c:	b	13ddc <blktrace_lookup_device@@Base+0x12c>
   13e50:	mov	r4, r0
   13e54:	add	r1, sp, #120	; 0x78
   13e58:	mov	r0, r8
   13e5c:	bl	10d30 <strcpy@plt>
   13e60:	b	13ddc <blktrace_lookup_device@@Base+0x12c>
   13e64:	bl	10d00 <__stack_chk_fail@plt>
   13e68:	andeq	r4, r2, r0, asr lr
   13e6c:	andeq	r4, r1, r0, asr #18
   13e70:	andeq	r4, r1, r4, asr #18
   13e74:	andeq	r4, r1, r8, asr #18
   13e78:	andeq	r0, r0, r1, lsl #2
   13e7c:	andeq	r4, r1, r0, asr r9
   13e80:	eor	r0, r0, #-2147483648	; 0x80000000
   13e84:	b	13e8c <blktrace_lookup_device@@Base+0x1dc>
   13e88:	eor	r1, r1, #-2147483648	; 0x80000000
   13e8c:	lsls	r2, r0, #1
   13e90:	lslsne	r3, r1, #1
   13e94:	teqne	r2, r3
   13e98:	mvnsne	ip, r2, asr #24
   13e9c:	mvnsne	ip, r3, asr #24
   13ea0:	beq	13f98 <blktrace_lookup_device@@Base+0x2e8>
   13ea4:	lsr	r2, r2, #24
   13ea8:	rsbs	r3, r2, r3, lsr #24
   13eac:	addgt	r2, r2, r3
   13eb0:	eorgt	r1, r0, r1
   13eb4:	eorgt	r0, r1, r0
   13eb8:	eorgt	r1, r0, r1
   13ebc:	rsblt	r3, r3, #0
   13ec0:	cmp	r3, #25
   13ec4:	bxhi	lr
   13ec8:	tst	r0, #-2147483648	; 0x80000000
   13ecc:	orr	r0, r0, #8388608	; 0x800000
   13ed0:	bic	r0, r0, #-16777216	; 0xff000000
   13ed4:	rsbne	r0, r0, #0
   13ed8:	tst	r1, #-2147483648	; 0x80000000
   13edc:	orr	r1, r1, #8388608	; 0x800000
   13ee0:	bic	r1, r1, #-16777216	; 0xff000000
   13ee4:	rsbne	r1, r1, #0
   13ee8:	teq	r2, r3
   13eec:	beq	13f80 <blktrace_lookup_device@@Base+0x2d0>
   13ef0:	sub	r2, r2, #1
   13ef4:	adds	r0, r0, r1, asr r3
   13ef8:	rsb	r3, r3, #32
   13efc:	lsl	r1, r1, r3
   13f00:	and	r3, r0, #-2147483648	; 0x80000000
   13f04:	bpl	13f10 <blktrace_lookup_device@@Base+0x260>
   13f08:	rsbs	r1, r1, #0
   13f0c:	rsc	r0, r0, #0
   13f10:	cmp	r0, #8388608	; 0x800000
   13f14:	bcc	13f48 <blktrace_lookup_device@@Base+0x298>
   13f18:	cmp	r0, #16777216	; 0x1000000
   13f1c:	bcc	13f34 <blktrace_lookup_device@@Base+0x284>
   13f20:	lsrs	r0, r0, #1
   13f24:	rrx	r1, r1
   13f28:	add	r2, r2, #1
   13f2c:	cmp	r2, #254	; 0xfe
   13f30:	bcs	13fec <blktrace_lookup_device@@Base+0x33c>
   13f34:	cmp	r1, #-2147483648	; 0x80000000
   13f38:	adc	r0, r0, r2, lsl #23
   13f3c:	biceq	r0, r0, #1
   13f40:	orr	r0, r0, r3
   13f44:	bx	lr
   13f48:	lsls	r1, r1, #1
   13f4c:	adc	r0, r0, r0
   13f50:	tst	r0, #8388608	; 0x800000
   13f54:	sub	r2, r2, #1
   13f58:	bne	13f34 <blktrace_lookup_device@@Base+0x284>
   13f5c:	clz	ip, r0
   13f60:	sub	ip, ip, #8
   13f64:	subs	r2, r2, ip
   13f68:	lsl	r0, r0, ip
   13f6c:	addge	r0, r0, r2, lsl #23
   13f70:	rsblt	r2, r2, #0
   13f74:	orrge	r0, r0, r3
   13f78:	orrlt	r0, r3, r0, lsr r2
   13f7c:	bx	lr
   13f80:	teq	r2, #0
   13f84:	eor	r1, r1, #8388608	; 0x800000
   13f88:	eoreq	r0, r0, #8388608	; 0x800000
   13f8c:	addeq	r2, r2, #1
   13f90:	subne	r3, r3, #1
   13f94:	b	13ef0 <blktrace_lookup_device@@Base+0x240>
   13f98:	lsl	r3, r1, #1
   13f9c:	mvns	ip, r2, asr #24
   13fa0:	mvnsne	ip, r3, asr #24
   13fa4:	beq	13ff8 <blktrace_lookup_device@@Base+0x348>
   13fa8:	teq	r2, r3
   13fac:	beq	13fbc <blktrace_lookup_device@@Base+0x30c>
   13fb0:	teq	r2, #0
   13fb4:	moveq	r0, r1
   13fb8:	bx	lr
   13fbc:	teq	r0, r1
   13fc0:	movne	r0, #0
   13fc4:	bxne	lr
   13fc8:	tst	r2, #-16777216	; 0xff000000
   13fcc:	bne	13fdc <blktrace_lookup_device@@Base+0x32c>
   13fd0:	lsls	r0, r0, #1
   13fd4:	orrcs	r0, r0, #-2147483648	; 0x80000000
   13fd8:	bx	lr
   13fdc:	adds	r2, r2, #33554432	; 0x2000000
   13fe0:	addcc	r0, r0, #8388608	; 0x800000
   13fe4:	bxcc	lr
   13fe8:	and	r3, r0, #-2147483648	; 0x80000000
   13fec:	orr	r0, r3, #2130706432	; 0x7f000000
   13ff0:	orr	r0, r0, #8388608	; 0x800000
   13ff4:	bx	lr
   13ff8:	mvns	r2, r2, asr #24
   13ffc:	movne	r0, r1
   14000:	mvnseq	r3, r3, asr #24
   14004:	movne	r1, r0
   14008:	lsls	r2, r0, #9
   1400c:	lslseq	r3, r1, #9
   14010:	teqeq	r0, r1
   14014:	orrne	r0, r0, #4194304	; 0x400000
   14018:	bx	lr
   1401c:	mov	r3, #0
   14020:	b	1402c <blktrace_lookup_device@@Base+0x37c>
   14024:	ands	r3, r0, #-2147483648	; 0x80000000
   14028:	rsbmi	r0, r0, #0
   1402c:	movs	ip, r0
   14030:	bxeq	lr
   14034:	orr	r3, r3, #1258291200	; 0x4b000000
   14038:	mov	r1, r0
   1403c:	mov	r0, #0
   14040:	b	14084 <blktrace_lookup_device@@Base+0x3d4>
   14044:	orrs	r2, r0, r1
   14048:	bxeq	lr
   1404c:	mov	r3, #0
   14050:	b	1406c <blktrace_lookup_device@@Base+0x3bc>
   14054:	orrs	r2, r0, r1
   14058:	bxeq	lr
   1405c:	ands	r3, r1, #-2147483648	; 0x80000000
   14060:	bpl	1406c <blktrace_lookup_device@@Base+0x3bc>
   14064:	rsbs	r0, r0, #0
   14068:	rsc	r1, r1, #0
   1406c:	movs	ip, r1
   14070:	moveq	ip, r0
   14074:	moveq	r1, r0
   14078:	moveq	r0, #0
   1407c:	orr	r3, r3, #1526726656	; 0x5b000000
   14080:	subeq	r3, r3, #268435456	; 0x10000000
   14084:	sub	r3, r3, #8388608	; 0x800000
   14088:	clz	r2, ip
   1408c:	subs	r2, r2, #8
   14090:	sub	r3, r3, r2, lsl #23
   14094:	blt	140b4 <blktrace_lookup_device@@Base+0x404>
   14098:	add	r3, r3, r1, lsl r2
   1409c:	lsl	ip, r0, r2
   140a0:	rsb	r2, r2, #32
   140a4:	cmp	ip, #-2147483648	; 0x80000000
   140a8:	adc	r0, r3, r0, lsr r2
   140ac:	biceq	r0, r0, #1
   140b0:	bx	lr
   140b4:	add	r2, r2, #32
   140b8:	lsl	ip, r1, r2
   140bc:	rsb	r2, r2, #32
   140c0:	orrs	r0, r0, ip, lsl #1
   140c4:	adc	r0, r3, r1, lsr r2
   140c8:	biceq	r0, r0, ip, lsr #31
   140cc:	bx	lr
   140d0:	cmp	r3, #0
   140d4:	cmpeq	r2, #0
   140d8:	bne	140f0 <blktrace_lookup_device@@Base+0x440>
   140dc:	cmp	r1, #0
   140e0:	cmpeq	r0, #0
   140e4:	mvnne	r1, #0
   140e8:	mvnne	r0, #0
   140ec:	b	1410c <blktrace_lookup_device@@Base+0x45c>
   140f0:	sub	sp, sp, #8
   140f4:	push	{sp, lr}
   140f8:	bl	1411c <blktrace_lookup_device@@Base+0x46c>
   140fc:	ldr	lr, [sp, #4]
   14100:	add	sp, sp, #8
   14104:	pop	{r2, r3}
   14108:	bx	lr
   1410c:	push	{r1, lr}
   14110:	mov	r0, #8
   14114:	bl	10c94 <raise@plt>
   14118:	pop	{r1, pc}
   1411c:	cmp	r1, r3
   14120:	cmpeq	r0, r2
   14124:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14128:	mov	r4, r0
   1412c:	movcc	r0, #0
   14130:	mov	r5, r1
   14134:	ldr	lr, [sp, #36]	; 0x24
   14138:	movcc	r1, r0
   1413c:	bcc	14238 <blktrace_lookup_device@@Base+0x588>
   14140:	cmp	r3, #0
   14144:	clzeq	ip, r2
   14148:	clzne	ip, r3
   1414c:	addeq	ip, ip, #32
   14150:	cmp	r5, #0
   14154:	clzeq	r1, r4
   14158:	addeq	r1, r1, #32
   1415c:	clzne	r1, r5
   14160:	sub	ip, ip, r1
   14164:	sub	sl, ip, #32
   14168:	lsl	r9, r3, ip
   1416c:	rsb	fp, ip, #32
   14170:	orr	r9, r9, r2, lsl sl
   14174:	orr	r9, r9, r2, lsr fp
   14178:	lsl	r8, r2, ip
   1417c:	cmp	r5, r9
   14180:	cmpeq	r4, r8
   14184:	movcc	r0, #0
   14188:	movcc	r1, r0
   1418c:	bcc	141a8 <blktrace_lookup_device@@Base+0x4f8>
   14190:	mov	r0, #1
   14194:	subs	r4, r4, r8
   14198:	lsl	r1, r0, sl
   1419c:	orr	r1, r1, r0, lsr fp
   141a0:	lsl	r0, r0, ip
   141a4:	sbc	r5, r5, r9
   141a8:	cmp	ip, #0
   141ac:	beq	14238 <blktrace_lookup_device@@Base+0x588>
   141b0:	lsr	r6, r8, #1
   141b4:	orr	r6, r6, r9, lsl #31
   141b8:	lsr	r7, r9, #1
   141bc:	mov	r2, ip
   141c0:	b	141e4 <blktrace_lookup_device@@Base+0x534>
   141c4:	subs	r3, r4, r6
   141c8:	sbc	r8, r5, r7
   141cc:	adds	r3, r3, r3
   141d0:	adc	r8, r8, r8
   141d4:	adds	r4, r3, #1
   141d8:	adc	r5, r8, #0
   141dc:	subs	r2, r2, #1
   141e0:	beq	14200 <blktrace_lookup_device@@Base+0x550>
   141e4:	cmp	r5, r7
   141e8:	cmpeq	r4, r6
   141ec:	bcs	141c4 <blktrace_lookup_device@@Base+0x514>
   141f0:	adds	r4, r4, r4
   141f4:	adc	r5, r5, r5
   141f8:	subs	r2, r2, #1
   141fc:	bne	141e4 <blktrace_lookup_device@@Base+0x534>
   14200:	lsr	r3, r4, ip
   14204:	orr	r3, r3, r5, lsl fp
   14208:	lsr	r2, r5, ip
   1420c:	orr	r3, r3, r5, lsr sl
   14210:	adds	r0, r0, r4
   14214:	mov	r4, r3
   14218:	lsl	r3, r2, ip
   1421c:	orr	r3, r3, r4, lsl sl
   14220:	lsl	ip, r4, ip
   14224:	orr	r3, r3, r4, lsr fp
   14228:	adc	r1, r1, r5
   1422c:	subs	r0, r0, ip
   14230:	mov	r5, r2
   14234:	sbc	r1, r1, r3
   14238:	cmp	lr, #0
   1423c:	strdne	r4, [lr]
   14240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00014244 <__libc_csu_init@@Base>:
   14244:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14248:	mov	r7, r0
   1424c:	ldr	r6, [pc, #72]	; 1429c <__libc_csu_init@@Base+0x58>
   14250:	ldr	r5, [pc, #72]	; 142a0 <__libc_csu_init@@Base+0x5c>
   14254:	add	r6, pc, r6
   14258:	add	r5, pc, r5
   1425c:	sub	r6, r6, r5
   14260:	mov	r8, r1
   14264:	mov	r9, r2
   14268:	bl	10c68 <calloc@plt-0x20>
   1426c:	asrs	r6, r6, #2
   14270:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14274:	mov	r4, #0
   14278:	add	r4, r4, #1
   1427c:	ldr	r3, [r5], #4
   14280:	mov	r2, r9
   14284:	mov	r1, r8
   14288:	mov	r0, r7
   1428c:	blx	r3
   14290:	cmp	r6, r4
   14294:	bne	14278 <__libc_csu_init@@Base+0x34>
   14298:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1429c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   142a0:	andeq	r0, r1, r4, ror #23

000142a4 <__libc_csu_fini@@Base>:
   142a4:	bx	lr

Disassembly of section .fini:

000142a8 <.fini>:
   142a8:	push	{r3, lr}
   142ac:	pop	{r3, pc}
