Name:                 clash-systemverilog
Version:              0.5
Synopsis:             CAES Language for Synchronous Hardware - As a Library
Description:
  CλaSH (pronounced ‘clash’) is a functional hardware description language that
  borrows both its syntax and semantics from the functional programming language
  Haskell. The merits of using a functional language to describe hardware comes
  from the fact that combinational circuits can be directly modelled as
  mathematical functions and that functional languages lend themselves very well
  at describing and (de-)composing mathematical functions.
  .
  This package provides:
  .
  * SystemVerilog Backend
Homepage:             http://www.clash-lang.org/
bug-reports:          http://github.com/clash-lang/clash-compiler/issues
License:              BSD2
License-file:         LICENSE
Author:               Christiaan Baaij
Maintainer:           Christiaan Baaij <christiaan.baaij@gmail.com>
Copyright:            Copyright © 2015 University of Twente
Category:             Hardware
Build-type:           Simple

Extra-source-files:   README.md,
                      CHANGELOG.md

Data-files:           primitives/CLaSH.Driver.TestbenchGen.json
                      primitives/CLaSH.GHC.GHC2Core.json
                      primitives/CLaSH.Prelude.BlockRam.json
                      primitives/CLaSH.Prelude.Testbench.json
                      primitives/CLaSH.Promoted.Nat.json
                      primitives/CLaSH.Promoted.Symbol.json
                      primitives/CLaSH.Signal.Bundle.json
                      primitives/CLaSH.Signal.Explicit.json
                      primitives/CLaSH.Signal.Internal.json
                      primitives/CLaSH.Sized.Internal.BitVector.json
                      primitives/CLaSH.Sized.Internal.Index.json
                      primitives/CLaSH.Sized.Internal.Signed.json
                      primitives/CLaSH.Sized.Internal.Unsigned.json
                      primitives/CLaSH.Sized.Vector.json
                      primitives/Control.Exception.Base.json
                      primitives/GHC.Base.json
                      primitives/GHC.Classes.json
                      primitives/GHC.CString.json
                      primitives/GHC.Err.json
                      primitives/GHC.Integer.Type.json
                      primitives/GHC.Prim.json
                      primitives/GHC.Real.json
                      primitives/GHC.Typelits.json
                      primitives/GHC.Types.json
                      primitives/Unsafe.Coerce.json

Cabal-version:        >=1.10

source-repository head
  type: git
  location: https://github.com/clash-lang/clash-compiler.git

Library
  HS-Source-Dirs:     src

  default-language:   Haskell2010
  ghc-options:        -Wall -fwarn-tabs
  CPP-Options:        -DCABAL

  Build-depends:      base                    >= 4.6.0.1 && < 5,
                      clash-lib               >= 0.5,
                      clash-prelude           >= 0.7,
                      fgl                     >= 5.4.2.4,
                      lens                    >= 3.9.2,
                      mtl                     >= 2.1.2,
                      text                    >= 0.11.3.1,
                      unordered-containers    >= 0.2.3.3,
                      wl-pprint-text          >= 1.1.0.0

  Exposed-modules:    CLaSH.Backend.SystemVerilog

  other-modules:      Paths_clash_systemverilog


package-hashes:
    MD5:89e6cd80705dfb58e26a5e5e6c46133a
    SHA1:0bac85fd9a3fa8d31e5b0e4edfe952371d5993d3
    SHA256:7939f1464739aa172959ed938ab83bf9aae3d3fe6dd9ddc65200dfe8bfcabcee
    SHA512:6272727eddc416dfbeded17ec1404d4bb01d3f8aaec9bc5ad6b2dc7c16dd0c2ceb0e4d62f350bec9d900f70c6a960cbeafb0c960cc46ff4371cec0059551c76f
    Skein512_512:749e462022c3c26c8f95d576a6bdfb9beeee963e7806178f804d4c5c4482c3f8e91bd57eec92226da0191d9c51ae2a3a8e40e646a3382bb332a2b0ef2c4fe9c2

package-locations:
    https://hackage.haskell.org/package/clash-systemverilog-0.5/clash-systemverilog-0.5.tar.gz
    https://s3.amazonaws.com/hackage.fpcomplete.com/package/clash-systemverilog-0.5.tar.gz

package-size: 14578
