<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p32" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_32{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_32{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_32{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_32{left:78px;bottom:998px;letter-spacing:-0.17px;}
#t5_32{left:140px;bottom:998px;letter-spacing:-0.14px;}
#t6_32{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_32{left:424px;bottom:998px;letter-spacing:-0.12px;}
#t8_32{left:689px;bottom:998px;letter-spacing:-0.12px;word-spacing:-1.28px;}
#t9_32{left:689px;bottom:981px;letter-spacing:-0.17px;}
#ta_32{left:76px;bottom:956px;letter-spacing:-0.15px;}
#tb_32{left:78px;bottom:940px;letter-spacing:-0.19px;}
#tc_32{left:138px;bottom:956px;letter-spacing:-0.14px;}
#td_32{left:140px;bottom:940px;letter-spacing:-0.12px;}
#te_32{left:189px;bottom:956px;letter-spacing:-0.14px;}
#tf_32{left:689px;bottom:956px;letter-spacing:-0.16px;}
#tg_32{left:736px;bottom:963px;}
#th_32{left:78px;bottom:915px;letter-spacing:-0.19px;}
#ti_32{left:140px;bottom:915px;letter-spacing:-0.12px;}
#tj_32{left:189px;bottom:915px;letter-spacing:-0.13px;}
#tk_32{left:189px;bottom:894px;letter-spacing:-0.13px;}
#tl_32{left:424px;bottom:915px;letter-spacing:-0.12px;}
#tm_32{left:689px;bottom:915px;letter-spacing:-0.11px;}
#tn_32{left:689px;bottom:898px;}
#to_32{left:189px;bottom:869px;letter-spacing:-0.11px;}
#tp_32{left:424px;bottom:869px;letter-spacing:-0.11px;}
#tq_32{left:424px;bottom:852px;letter-spacing:-0.09px;}
#tr_32{left:189px;bottom:823px;letter-spacing:-0.11px;}
#ts_32{left:424px;bottom:823px;letter-spacing:-0.11px;}
#tt_32{left:424px;bottom:807px;letter-spacing:-0.11px;}
#tu_32{left:424px;bottom:790px;letter-spacing:-0.09px;}
#tv_32{left:189px;bottom:765px;letter-spacing:-0.12px;}
#tw_32{left:424px;bottom:765px;letter-spacing:-0.1px;}
#tx_32{left:424px;bottom:749px;letter-spacing:-0.1px;}
#ty_32{left:189px;bottom:724px;letter-spacing:-0.12px;}
#tz_32{left:424px;bottom:724px;letter-spacing:-0.1px;}
#t10_32{left:189px;bottom:700px;letter-spacing:-0.12px;}
#t11_32{left:424px;bottom:700px;letter-spacing:-0.11px;}
#t12_32{left:189px;bottom:675px;letter-spacing:-0.13px;}
#t13_32{left:424px;bottom:675px;letter-spacing:-0.11px;}
#t14_32{left:189px;bottom:651px;letter-spacing:-0.12px;}
#t15_32{left:424px;bottom:651px;letter-spacing:-0.11px;}
#t16_32{left:189px;bottom:626px;letter-spacing:-0.13px;}
#t17_32{left:424px;bottom:626px;letter-spacing:-0.11px;}
#t18_32{left:424px;bottom:609px;letter-spacing:-0.11px;}
#t19_32{left:424px;bottom:593px;letter-spacing:-0.1px;}
#t1a_32{left:424px;bottom:576px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1b_32{left:424px;bottom:559px;letter-spacing:-0.11px;}
#t1c_32{left:424px;bottom:542px;letter-spacing:-0.1px;}
#t1d_32{left:424px;bottom:525px;letter-spacing:-0.13px;}
#t1e_32{left:189px;bottom:501px;letter-spacing:-0.12px;}
#t1f_32{left:424px;bottom:501px;letter-spacing:-0.12px;word-spacing:-0.92px;}
#t1g_32{left:424px;bottom:484px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_32{left:424px;bottom:467px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1i_32{left:189px;bottom:443px;letter-spacing:-0.15px;}
#t1j_32{left:424px;bottom:443px;letter-spacing:-0.11px;}
#t1k_32{left:189px;bottom:419px;letter-spacing:-0.15px;}
#t1l_32{left:424px;bottom:419px;letter-spacing:-0.12px;}
#t1m_32{left:424px;bottom:402px;letter-spacing:-0.12px;}
#t1n_32{left:424px;bottom:385px;letter-spacing:-0.11px;}
#t1o_32{left:424px;bottom:368px;letter-spacing:-0.11px;}
#t1p_32{left:189px;bottom:344px;letter-spacing:-0.14px;}
#t1q_32{left:424px;bottom:344px;letter-spacing:-0.12px;}
#t1r_32{left:78px;bottom:319px;letter-spacing:-0.19px;}
#t1s_32{left:140px;bottom:319px;letter-spacing:-0.12px;}
#t1t_32{left:189px;bottom:319px;letter-spacing:-0.13px;}
#t1u_32{left:189px;bottom:298px;letter-spacing:-0.13px;}
#t1v_32{left:424px;bottom:319px;letter-spacing:-0.12px;}
#t1w_32{left:689px;bottom:319px;letter-spacing:-0.11px;}
#t1x_32{left:689px;bottom:302px;}
#t1y_32{left:78px;bottom:273px;letter-spacing:-0.19px;}
#t1z_32{left:140px;bottom:273px;letter-spacing:-0.12px;}
#t20_32{left:189px;bottom:273px;letter-spacing:-0.13px;}
#t21_32{left:424px;bottom:273px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t22_32{left:689px;bottom:273px;letter-spacing:-0.11px;}
#t23_32{left:689px;bottom:257px;}
#t24_32{left:78px;bottom:232px;letter-spacing:-0.19px;}
#t25_32{left:140px;bottom:232px;letter-spacing:-0.13px;}
#t26_32{left:189px;bottom:232px;letter-spacing:-0.14px;}
#t27_32{left:424px;bottom:232px;letter-spacing:-0.12px;}
#t28_32{left:689px;bottom:232px;letter-spacing:-0.11px;}
#t29_32{left:689px;bottom:215px;}
#t2a_32{left:78px;bottom:191px;letter-spacing:-0.16px;}
#t2b_32{left:141px;bottom:191px;letter-spacing:-0.12px;}
#t2c_32{left:189px;bottom:191px;letter-spacing:-0.13px;}
#t2d_32{left:424px;bottom:191px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_32{left:689px;bottom:191px;letter-spacing:-0.11px;}
#t2f_32{left:689px;bottom:174px;}
#t2g_32{left:78px;bottom:150px;letter-spacing:-0.16px;}
#t2h_32{left:140px;bottom:150px;letter-spacing:-0.12px;}
#t2i_32{left:189px;bottom:150px;letter-spacing:-0.13px;}
#t2j_32{left:424px;bottom:150px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_32{left:689px;bottom:150px;letter-spacing:-0.11px;}
#t2l_32{left:689px;bottom:133px;}
#t2m_32{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2n_32{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2o_32{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2p_32{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2q_32{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2r_32{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2s_32{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2t_32{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2u_32{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2v_32{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_32{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_32{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_32{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_32{font-size:11px;font-family:NeoSansIntel_1aa2;color:#000;}
.s5_32{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_32{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts32" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg32Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg32" style="-webkit-user-select: none;"><object width="935" height="1210" data="32/32.svg" type="image/svg+xml" id="pdf32" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_32" class="t s1_32">2-16 </span><span id="t2_32" class="t s1_32">Vol. 4 </span>
<span id="t3_32" class="t s2_32">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_32" class="t s3_32">17BH </span><span id="t5_32" class="t s3_32">379 </span><span id="t6_32" class="t s3_32">IA32_MCG_CTL (MCG_CTL) </span><span id="t7_32" class="t s3_32">Global Machine Check Control (R/W) </span><span id="t8_32" class="t s3_32">If IA32_MCG_CAP.CTL_P[8] </span>
<span id="t9_32" class="t s3_32">=1 </span>
<span id="ta_32" class="t s3_32">180H- </span>
<span id="tb_32" class="t s3_32">185H </span>
<span id="tc_32" class="t s3_32">384- </span>
<span id="td_32" class="t s3_32">389 </span>
<span id="te_32" class="t s3_32">Reserved </span><span id="tf_32" class="t s3_32">06_0EH </span>
<span id="tg_32" class="t s4_32">2 </span>
<span id="th_32" class="t s3_32">186H </span><span id="ti_32" class="t s3_32">390 </span><span id="tj_32" class="t s3_32">IA32_PERFEVTSEL0 </span>
<span id="tk_32" class="t s3_32">(PERFEVTSEL0) </span>
<span id="tl_32" class="t s3_32">Performance Event Select Register 0 (R/W) </span><span id="tm_32" class="t s3_32">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="tn_32" class="t s3_32">0 </span>
<span id="to_32" class="t s3_32">7:0 </span><span id="tp_32" class="t s3_32">Event Select: Selects a performance event </span>
<span id="tq_32" class="t s3_32">logic unit. </span>
<span id="tr_32" class="t s3_32">15:8 </span><span id="ts_32" class="t s3_32">UMask: Qualifies the microarchitectural </span>
<span id="tt_32" class="t s3_32">condition to detect on the selected event </span>
<span id="tu_32" class="t s3_32">logic. </span>
<span id="tv_32" class="t s3_32">16 </span><span id="tw_32" class="t s3_32">USR: Counts while in privilege level is not </span>
<span id="tx_32" class="t s3_32">ring 0. </span>
<span id="ty_32" class="t s3_32">17 </span><span id="tz_32" class="t s3_32">OS: Counts while in privilege level is ring 0. </span>
<span id="t10_32" class="t s3_32">18 </span><span id="t11_32" class="t s3_32">Edge: Enables edge detection if set. </span>
<span id="t12_32" class="t s3_32">19 </span><span id="t13_32" class="t s3_32">PC: Enables pin control. </span>
<span id="t14_32" class="t s3_32">20 </span><span id="t15_32" class="t s3_32">INT: Enables interrupt on counter overflow. </span>
<span id="t16_32" class="t s3_32">21 </span><span id="t17_32" class="t s3_32">AnyThread: When set to 1, it enables </span>
<span id="t18_32" class="t s3_32">counting the associated event conditions </span>
<span id="t19_32" class="t s3_32">occurring across all logical processors </span>
<span id="t1a_32" class="t s3_32">sharing a processor core. When set to 0, the </span>
<span id="t1b_32" class="t s3_32">counter only increments the associated </span>
<span id="t1c_32" class="t s3_32">event conditions occurring in the logical </span>
<span id="t1d_32" class="t s3_32">processor which programmed the MSR. </span>
<span id="t1e_32" class="t s3_32">22 </span><span id="t1f_32" class="t s3_32">EN: Enables the corresponding performance </span>
<span id="t1g_32" class="t s3_32">counter to commence counting when this </span>
<span id="t1h_32" class="t s3_32">bit is set. </span>
<span id="t1i_32" class="t s3_32">23 </span><span id="t1j_32" class="t s3_32">INV: Invert the CMASK. </span>
<span id="t1k_32" class="t s3_32">31:24 </span><span id="t1l_32" class="t s3_32">CMASK: When CMASK is not zero, the </span>
<span id="t1m_32" class="t s3_32">corresponding performance counter </span>
<span id="t1n_32" class="t s3_32">increments each cycle if the event count is </span>
<span id="t1o_32" class="t s3_32">greater than or equal to the CMASK. </span>
<span id="t1p_32" class="t s3_32">63:32 </span><span id="t1q_32" class="t s3_32">Reserved </span>
<span id="t1r_32" class="t s3_32">187H </span><span id="t1s_32" class="t s3_32">391 </span><span id="t1t_32" class="t s3_32">IA32_PERFEVTSEL1 </span>
<span id="t1u_32" class="t s3_32">(PERFEVTSEL1) </span>
<span id="t1v_32" class="t s3_32">Performance Event Select Register 1 (R/W) </span><span id="t1w_32" class="t s3_32">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1x_32" class="t s3_32">1 </span>
<span id="t1y_32" class="t s3_32">188H </span><span id="t1z_32" class="t s3_32">392 </span><span id="t20_32" class="t s3_32">IA32_PERFEVTSEL2 </span><span id="t21_32" class="t s3_32">Performance Event Select Register 2 (R/W) </span><span id="t22_32" class="t s3_32">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t23_32" class="t s3_32">2 </span>
<span id="t24_32" class="t s3_32">189H </span><span id="t25_32" class="t s3_32">393 </span><span id="t26_32" class="t s3_32">IA32_PERFEVTSEL3 </span><span id="t27_32" class="t s3_32">Performance Event Select Register 3 (R/W) </span><span id="t28_32" class="t s3_32">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t29_32" class="t s3_32">3 </span>
<span id="t2a_32" class="t s3_32">18AH </span><span id="t2b_32" class="t s3_32">394 </span><span id="t2c_32" class="t s3_32">IA32_PERFEVTSEL4 </span><span id="t2d_32" class="t s3_32">Performance Event Select Register 4 (R/W) </span><span id="t2e_32" class="t s3_32">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2f_32" class="t s3_32">4 </span>
<span id="t2g_32" class="t s3_32">18BH </span><span id="t2h_32" class="t s3_32">395 </span><span id="t2i_32" class="t s3_32">IA32_PERFEVTSEL5 </span><span id="t2j_32" class="t s3_32">Performance Event Select Register 5 (R/W) </span><span id="t2k_32" class="t s3_32">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2l_32" class="t s3_32">5 </span>
<span id="t2m_32" class="t s5_32">Table 2-2. </span><span id="t2n_32" class="t s5_32">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2o_32" class="t s6_32">Register </span>
<span id="t2p_32" class="t s6_32">Address </span>
<span id="t2q_32" class="t s6_32">Architectural MSR Name / Bit Fields </span>
<span id="t2r_32" class="t s6_32">(Former MSR Name) </span><span id="t2s_32" class="t s6_32">MSR/Bit Description </span><span id="t2t_32" class="t s6_32">Comment </span>
<span id="t2u_32" class="t s6_32">Hex </span><span id="t2v_32" class="t s6_32">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
