# 16bit-riscv-processor
A modular 16-bit RISC-V processor implemented in Verilog HDL and deployed on the Nexys A7-100T FPGA. Supports a subset of RISC-V instructions, ALU operations, memory access, and real-time output via a 7-segment display. Developed as an educational CPU design project using Vivado 2024.2.
