GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v'
Compiling module 'top'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v":1)
Compiling module 'uart_rx'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v":279)
Compiling module 'display'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v":48)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v":129)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v":148)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\src\verilog.v":177)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\impl\gwsynthesis\verilog.vg" completed
[100%] Generate report file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\p10_link\p10_link_verilog\verilog\impl\gwsynthesis\verilog_syn.rpt.html" completed
GowinSynthesis finish
