<h1 align="center">Hi ğŸ‘‹, I'm Varjula Balakrishna</h1>
<h3 align="center">Aspiring Digital Design & Verification Engineer | RTL â€¢ RISC-V â€¢ UVM â€¢ FPGA</h3>

---

<p align="center">
  <img src="https://img.shields.io/badge/RTL%20Design-Verilog%20%7C%20SystemVerilog-blueviolet?style=for-the-badge" />
  <img src="https://img.shields.io/badge/Verification-UVM%20%7C%20SVA-orange?style=for-the-badge" />
  <img src="https://img.shields.io/badge/EDA%20Tools-VCS%20%7C%20QuestaSim%20%7C%20ModelSim-brightgreen?style=for-the-badge" />
</p>

---

## ğŸ”§ About Me

Iâ€™m passionate about **Digital System Design, Verification, RISC-V Architecture, FPGA Development, and Physical Design concepts**.  
I love translating hardware ideas into **clean RTL**, verifying them with **UVM**, and debugging waveforms until everything matches the spec.

Actively preparing for roles in:

- **ASIC/FPGA Design**
- **Pre-Silicon Verification (UVM/SV)**
- **RISC-V Development**
- **Synthesis + STA (Beginner)**
- **SoC/Subsystem Verification**

---

## ğŸ› ï¸ Skills & Tools

### **ğŸ’¡ Design**
- Verilog HDL  
- SystemVerilog (RTL + Assertions)

### **ğŸ” Verification**
- UVM Testbench Architecture  
- Functional & Code Coverage  
- SystemVerilog Assertions (SVA)

### **ğŸ§ª EDA Tools**
- Synopsys VCS  
- Cadence Xcelium (learning)  
- QuestaSim / ModelSim  
- GTKWave / DVE

### **âš¡ Physical Design (Beginner)**
- Synthesis & Constraints (Basics)  
- Timing Diagrams, STA Concepts  
- Floorplanning & PnR Fundamentals

### **ğŸ–¥ï¸ FPGA**
- Xilinx Vivado  
- Intel Quartus  
- Zynq / Cyclone Boards

### **ğŸ“œ Scripting**
- Python  
- TCL  
- Makefiles  
- Bash

### **ğŸ“‚ Version Control**
- Git & GitHub  
- Markdown Documentation

---

## ğŸš€ Projects (Current & Upcoming)

### **1ï¸âƒ£ RISC-V 5-Stage Pipeline CPU (Ongoing)**
- Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Writeback  
- Hazard detection + forwarding logic  
- Branch prediction (static/BTB planned)  
- Full UVM testbench planned

### **2ï¸âƒ£ Synchronous FIFO (SV)**
- Parameterized depth/width  
- Full/Empty/Almost flags  
- Scoreboard + randomized tests (UVM-lite)

### **3ï¸âƒ£ Asynchronous FIFO with Gray Code**
- Dual-clock domain  
- Pointer synchronization  
- Functional + CDC verification

### **4ï¸âƒ£ AXI4-Lite Slave Interface**
- RTL implementation  
- UVM agent for AXI driver/monitor  
- Coverage-driven tests

### **5ï¸âƒ£ SPI Protocol Verification (UVM)**
- UVM Agent (Sequencer/Driver/Monitor)  
- Scoreboard + functional coverage  
- Multiple modes (CPOL/CPHA)

### **6ï¸âƒ£ Stopwatch on FPGA (FSM)**
- Clean state machine design  
- 7-segment display driver  
- Synthesized + tested on board

---

## ğŸ“Š Stable GitHub Overview (No Broken Services)

### âœ”ï¸ **Profile Summary Cards (Stable)**

<p align="center">
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=VBK0-0&theme=radical" />
  <br />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=VBK0-0&theme=radical" />
  <br />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=VBK0-0&theme=radical" />
</p>

### âœ”ï¸ **GitHub Trophy (Stable)**

<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=VBK0-0&theme=radical&no-frame=true" />
</p>


<!-- ğŸŒŸ Center Everything -->
<p align="center">
  <!-- GitHub Stats -->
  <img src="https://github-readme-stats-mirrors.vercel.app/api?username=VBK0-0&show_icons=true&theme=radical" height="180" />
  
  <!-- Streak Stats -->
  <img src="https://streak-stats.demolab.com?user=VBK0-0&theme=radical" height="180" />
  
  <!-- Top Languages -->
  <img src="https://github-readme-stats-mirrors.vercel.app/api/top-langs/?username=VBK0-0&layout=compact&theme=radical" />
</p>

---

<!-- ğŸ† GitHub Trophies -->
<p align="center">
  <img src="https://github-profile-trophy.vercel.app/?username=VBK0-0&theme=radical&margin-w=15&margin-h=15" />
</p>

---

<!-- ğŸ“ˆ Contribution Graph (Reliable Mirror) -->
<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=VBK0-0&theme=redical" />
</p>

---

<!-- ğŸ“ Profile Summary Cards -->
<p align="center">
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=VBK0-0&theme=radical" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=VBK0-0&theme=radical" />
</p>

---

<!-- ğŸ Snake Animation -->
<p align="center">
  <img src="https://raw.githubusercontent.com/VBK0-0/VBK0-0/output/github-contribution-grid-snake.svg" alt="snake" />
</p>

---

<!-- ğŸŸ© 3D Contribution Graph -->
<p align="center">
  <img src="https://raw.githubusercontent.com/VBK0-0/VBK0-0/main/profile-3d-contrib/profile-night-rainbow.svg" />
</p>


---

## ğŸ“« Connect With Me

- ğŸ“§ **Email:** varjulabalakrishna2002@gmail.com  
- ğŸ’¼ **LinkedIn:**  
  https://www.linkedin.com/in/varjula-balakrishna-5422861a6/

---

<p align="center">
  âš¡ <i>Designing and verifying digital logic â€” one module at a time.</i>
</p>
