Index: /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/power_top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_pa000005.vhdl
replicate 15,1-34,240 for topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
> s|//(.*?)topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153|//${1}topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153|g or 1
before 20,1
> library ieee, calypto_lib;
> use calypto_lib.top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000000_calypto_package.all;
before 20,1
> --PowerPro-CG
edit 20,1-22,4 for replicate topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153 to topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0 for top_5_32_1_1_O_addr_type_L1_32_1_1_I_addr_type_L1_32_1_1_W_addr_type_L1_5_288_8_8_O_addr_type_L2_312_8_8_I_addr_type_L2_1728_8_8_W_addr_type_L2_5_8640_8_8_O_addr_type_L3_8640_8_8_I_addr_type_L3_55296_8_8_W_addr_type_L3_O_partial_000001.PE.rf_5_32_32_32_1_1_1_1_1_1_O_partial_type_O_addr_type_L1_I_type_I_addr_type_L1_W_type_W_addr_type_L1_run_inst.O_mac_pntr_cntInst_run_rg
> s'\btopless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153\b'topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0'i
edit 32,5-32 until ';'
> s/(.*?)((--.*)*)\s*\)\s*((--.*)*)\s*;\s*((--.*)*)$/$1$2$4;$6\n    --PowerPro-CG\n    counter_nand_2_nl_5 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_or_nl_3 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    mux_14_cse_21 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    for_1_for_1_for_1_for_1_nor_tmp_22 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    and_dcpl_3_23 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    mux_tmp_25_24 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    and_dcpl_25 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    for_1_unequal_3_tmp_27 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    and_dcpl_64_28 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_nand_1_nl_6 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_nand_3_nl_7 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    counter_nand_nl_4 : out ieee.std_logic_1164.std_logic_vector(0 downto 0);\n    --PowerPro-CG\n    operator_5_false_1_acc_4_nl_5_5 : out ieee.std_logic_1164.std_logic_vector(5 downto 5);\n    --PowerPro-CG\n    operator_5_false_1_acc_1_nl_5_5 : out ieee.std_logic_1164.std_logic_vector(5 downto 5);\n    --PowerPro-CG\n    operator_5_false_1_acc_nl_5_5 : out ieee.std_logic_1164.std_logic_vector(5 downto 5) );\n/s
edit 34-34,240
> s'\btopless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153\b'topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0'i or 1
endreplicate
replicate 36,1-588,7 for topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153
> s|//(.*?)topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153|//${1}topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153|g or 1
edit 36,1 until '\sis\s'
> s'\sof\s+topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153' of topless_5comma_32comma_1comma_1comma_O_addr_type_L1comma_32comma_1comma_1comma_I_addr_type_L1comma_32comma_1comma_1comma_W_addr_type_L1comma_5comma_288comma_8comma_8comma_O_addr_type_L2comma_312comma_8comma_8comma_I_addr_type_L2c000153_PP_0'i
after 218,10 until ';'
>   --PowerPro-CG
>   signal counter_nand_2_nl_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_or_nl_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal mux_14_cse_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal for_1_for_1_for_1_for_1_nor_tmp_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal and_dcpl_3_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal mux_tmp_25_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal and_dcpl_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal for_1_unequal_3_tmp_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal and_dcpl_64_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_nand_1_nl_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_nand_3_nl_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal counter_nand_nl_1 : ieee.std_logic_1164.std_logic_vector(0 downto 0);
>   --PowerPro-CG
>   signal operator_5_false_1_acc_4_nl_5_5_1 : ieee.std_logic_1164.std_logic_vector(5 downto 5);
>   --PowerPro-CG
>   signal operator_5_false_1_acc_1_nl_5_5_1 : ieee.std_logic_1164.std_logic_vector(5 downto 5);
>   --PowerPro-CG
>   signal operator_5_false_1_acc_nl_5_5_1 : ieee.std_logic_1164.std_logic_vector(5 downto 5);
before 586,3
>   --PowerPro-CG
>   counter_nand_2_nl_5 <= (counter_nand_2_nl_1);
before 586,3
>   --PowerPro-CG
>   counter_nand_2_nl_1 <= (counter_nand_2_nl);
before 586,3
>   --PowerPro-CG
>   counter_or_nl_3 <= (counter_or_nl_1);
before 586,3
>   --PowerPro-CG
>   counter_or_nl_1 <= (counter_or_nl);
before 586,3
>   --PowerPro-CG
>   mux_14_cse_21 <= (mux_14_cse_1);
before 586,3
>   --PowerPro-CG
>   mux_14_cse_1 <= (mux_14_cse);
before 586,3
>   --PowerPro-CG
>   for_1_for_1_for_1_for_1_nor_tmp_22 <= (for_1_for_1_for_1_for_1_nor_tmp_1);
before 586,3
>   --PowerPro-CG
>   for_1_for_1_for_1_for_1_nor_tmp_1 <= (for_1_for_1_for_1_for_1_nor_tmp);
before 586,3
>   --PowerPro-CG
>   and_dcpl_3_23 <= (and_dcpl_3_1);
before 586,3
>   --PowerPro-CG
>   and_dcpl_3_1 <= (and_dcpl_3);
before 586,3
>   --PowerPro-CG
>   mux_tmp_25_24 <= (mux_tmp_25_1);
before 586,3
>   --PowerPro-CG
>   mux_tmp_25_1 <= (mux_tmp_25);
before 586,3
>   --PowerPro-CG
>   and_dcpl_25 <= (and_dcpl_1);
before 586,3
>   --PowerPro-CG
>   and_dcpl_1 <= (and_dcpl);
before 586,3
>   --PowerPro-CG
>   for_1_unequal_3_tmp_27 <= (for_1_unequal_3_tmp_1);
before 586,3
>   --PowerPro-CG
>   for_1_unequal_3_tmp_1 <= (for_1_unequal_3_tmp);
before 586,3
>   --PowerPro-CG
>   and_dcpl_64_28 <= (and_dcpl_64_1);
before 586,3
>   --PowerPro-CG
>   and_dcpl_64_1 <= (and_dcpl_64);
before 586,3
>   --PowerPro-CG
>   counter_nand_1_nl_6 <= (counter_nand_1_nl_1);
before 586,3
>   --PowerPro-CG
>   counter_nand_1_nl_1 <= (counter_nand_1_nl);
before 586,3
>   --PowerPro-CG
>   counter_nand_3_nl_7 <= (counter_nand_3_nl_1);
before 586,3
>   --PowerPro-CG
>   counter_nand_3_nl_1 <= (counter_nand_3_nl);
before 586,3
>   --PowerPro-CG
>   counter_nand_nl_4 <= (counter_nand_nl_1);
before 586,3
>   --PowerPro-CG
>   counter_nand_nl_1 <= (counter_nand_nl);
before 586,3
>   --PowerPro-CG
>   operator_5_false_1_acc_4_nl_5_5 <= (operator_5_false_1_acc_4_nl_5_5_1);
before 586,3
>   --PowerPro-CG
>   operator_5_false_1_acc_4_nl_5_5_1 <= (operator_5_false_1_acc_4_nl(5));
before 586,3
>   --PowerPro-CG
>   operator_5_false_1_acc_1_nl_5_5 <= (operator_5_false_1_acc_1_nl_5_5_1);
before 586,3
>   --PowerPro-CG
>   operator_5_false_1_acc_1_nl_5_5_1 <= (operator_5_false_1_acc_1_nl(5));
before 586,3
>   --PowerPro-CG
>   operator_5_false_1_acc_nl_5_5 <= (operator_5_false_1_acc_nl_5_5_1);
before 586,3
>   --PowerPro-CG
>   operator_5_false_1_acc_nl_5_5_1 <= (operator_5_false_1_acc_nl(5));
endreplicate
