INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week4/project_1/project_1.sim/sim_1/impl/timing/xsim/HA_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SST/week4/project_1/project_1.srcs/sim_1/new/ha_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_tb
