Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jul 16 12:11:38 2025
| Host         : Marian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.088        0.000                      0                 1259        0.037        0.000                      0                 1259        3.750        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.088        0.000                      0                 1259        0.037        0.000                      0                 1259        3.750        0.000                       0                   425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 monopulse/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[82]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.606ns (13.955%)  route 3.736ns (86.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    monopulse/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  monopulse/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  monopulse/Q2_reg/Q
                         net (fo=6, routed)           1.151     6.918    monopulse/Q2
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.150     7.068 r  monopulse/reg_if_id[31]_i_1/O
                         net (fo=266, routed)         2.586     9.654    en
    SLICE_X11Y109        FDRE                                         r  reg_ex_mem_reg[82]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.509    14.931    clk_IBUF_BUFG
    SLICE_X11Y109        FDRE                                         r  reg_ex_mem_reg[82]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y109        FDRE (Setup_fdre_C_CE)      -0.413    14.742    reg_ex_mem_reg[82]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 2.127ns (45.918%)  route 2.505ns (54.082%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.171 r  inst_EX/plusOp_inferred__0/i__carry__4/O[2]
                         net (fo=1, routed)           0.811     8.982    inst_EX/data0[22]
    SLICE_X6Y113         LUT6 (Prop_lut6_I5_O)        0.302     9.284 r  inst_EX/reg_ex_mem[59]_i_1/O
                         net (fo=2, routed)           0.660     9.944    C[22]
    SLICE_X8Y112         FDRE                                         r  reg_ex_mem_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X8Y112         FDRE                                         r  reg_ex_mem_reg[59]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X8Y112         FDRE (Setup_fdre_C_D)       -0.026    15.124    reg_ex_mem_reg[59]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 reg_id_ex_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 2.417ns (51.849%)  route 2.245ns (48.151%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  reg_id_ex_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  reg_id_ex_reg[77]/Q
                         net (fo=4, routed)           0.970     6.758    inst_EX/Q[37]
    SLICE_X5Y106         LUT3 (Prop_lut3_I2_O)        0.296     7.054 r  inst_EX/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.054    inst_EX/i__carry__0_i_4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.586 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.700    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.814    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.928    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.156 r  inst_EX/plusOp_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.156    inst_EX/plusOp_inferred__0/i__carry__5_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.395 r  inst_EX/plusOp_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.646     9.041    inst_EX/data0[30]
    SLICE_X4Y112         LUT6 (Prop_lut6_I5_O)        0.302     9.343 r  inst_EX/reg_ex_mem[67]_i_1/O
                         net (fo=2, routed)           0.628     9.972    C[30]
    SLICE_X0Y110         FDRE                                         r  reg_ex_mem_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587    15.009    clk_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  reg_ex_mem_reg[67]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X0Y110         FDRE (Setup_fdre_C_D)       -0.067    15.166    reg_ex_mem_reg[67]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 reg_id_ex_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 2.381ns (51.860%)  route 2.210ns (48.140%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.708     5.310    clk_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  reg_id_ex_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  reg_id_ex_reg[77]/Q
                         net (fo=4, routed)           0.970     6.758    inst_EX/Q[37]
    SLICE_X5Y106         LUT3 (Prop_lut3_I2_O)        0.296     7.054 r  inst_EX/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.054    inst_EX/i__carry__0_i_4_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.586 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.586    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.700    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.814 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.814    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.928 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.928    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.042 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.042    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.355 r  inst_EX/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.423     8.778    inst_EX/data0[27]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.306     9.084 r  inst_EX/reg_ex_mem[64]_i_1/O
                         net (fo=2, routed)           0.817     9.902    C[27]
    SLICE_X3Y111         FDRE                                         r  reg_ex_mem_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.586    15.008    clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  reg_ex_mem_reg[64]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X3Y111         FDRE (Setup_fdre_C_D)       -0.105    15.127    reg_ex_mem_reg[64]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 monopulse/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    monopulse/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  monopulse/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  monopulse/Q2_reg/Q
                         net (fo=6, routed)           1.151     6.918    monopulse/Q2
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.150     7.068 r  monopulse/reg_if_id[31]_i_1/O
                         net (fo=266, routed)         2.435     9.503    en
    SLICE_X9Y107         FDRE                                         r  reg_ex_mem_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507    14.929    clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  reg_ex_mem_reg[45]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDRE (Setup_fdre_C_CE)      -0.413    14.740    reg_ex_mem_reg[45]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 monopulse/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    monopulse/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  monopulse/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  monopulse/Q2_reg/Q
                         net (fo=6, routed)           1.151     6.918    monopulse/Q2
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.150     7.068 r  monopulse/reg_if_id[31]_i_1/O
                         net (fo=266, routed)         2.435     9.503    en
    SLICE_X9Y107         FDRE                                         r  reg_ex_mem_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507    14.929    clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  reg_ex_mem_reg[49]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDRE (Setup_fdre_C_CE)      -0.413    14.740    reg_ex_mem_reg[49]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 monopulse/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.606ns (14.457%)  route 3.586ns (85.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    monopulse/clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  monopulse/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  monopulse/Q2_reg/Q
                         net (fo=6, routed)           1.151     6.918    monopulse/Q2
    SLICE_X1Y107         LUT2 (Prop_lut2_I0_O)        0.150     7.068 r  monopulse/reg_if_id[31]_i_1/O
                         net (fo=266, routed)         2.435     9.503    en
    SLICE_X9Y107         FDRE                                         r  reg_ex_mem_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.507    14.929    clk_IBUF_BUFG
    SLICE_X9Y107         FDRE                                         r  reg_ex_mem_reg[70]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDRE (Setup_fdre_C_CE)      -0.413    14.740    reg_ex_mem_reg[70]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 reg_mem_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.642ns (14.308%)  route 3.845ns (85.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  reg_mem_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  reg_mem_wb_reg[0]/Q
                         net (fo=32, routed)          2.874     8.704    inst_ID/reg_id_ex_reg[74]
    SLICE_X4Y106         LUT3 (Prop_lut3_I1_O)        0.124     8.828 r  inst_ID/reg_file_reg_r1_0_31_0_5_i_3/O
                         net (fo=3, routed)           0.971     9.798    inst_ID/reg_file_reg_r2_0_31_0_5/DIA0
    SLICE_X6Y104         RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587    15.009    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y104         RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y104         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.072    inst_ID/reg_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 reg_mem_wb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.671ns (16.076%)  route 3.503ns (83.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  reg_mem_wb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.518     5.829 r  reg_mem_wb_reg[0]/Q
                         net (fo=32, routed)          2.728     8.557    inst_ID/reg_id_ex_reg[74]
    SLICE_X2Y108         LUT3 (Prop_lut3_I1_O)        0.153     8.710 r  inst_ID/reg_file_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=5, routed)           0.775     9.485    inst_ID/reg_file_reg_r1_0_31_30_31__0/D
    SLICE_X2Y110         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587    15.009    inst_ID/reg_file_reg_r1_0_31_30_31__0/WCLK
    SLICE_X2Y110         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.445    14.804    inst_ID/reg_file_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_ex_mem_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 2.205ns (49.881%)  route 2.216ns (50.119%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.245 r  inst_EX/plusOp_inferred__0/i__carry__4/O[3]
                         net (fo=1, routed)           0.571     8.816    inst_EX/data0[23]
    SLICE_X8Y110         LUT6 (Prop_lut6_I5_O)        0.306     9.122 r  inst_EX/reg_ex_mem[60]_i_1/O
                         net (fo=2, routed)           0.610     9.732    C[23]
    SLICE_X9Y112         FDRE                                         r  reg_ex_mem_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.504    14.926    clk_IBUF_BUFG
    SLICE_X9Y112         FDRE                                         r  reg_ex_mem_reg[60]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X9Y112         FDRE (Setup_fdre_C_D)       -0.093    15.057    reg_ex_mem_reg[60]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_10_10/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y106         FDRE                                         r  reg_ex_mem_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reg_ex_mem_reg[79]/Q
                         net (fo=1, routed)           0.056     1.714    inst_MEM/MEM_reg_0_63_10_10/D
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_10_10/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.505     1.530    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.677    inst_MEM/MEM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  reg_ex_mem_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  reg_ex_mem_reg[76]/Q
                         net (fo=1, routed)           0.113     1.742    inst_MEM/MEM_reg_0_63_7_7/D
    SLICE_X10Y106        RAMS64E                                      r  inst_MEM/MEM_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.840     2.005    inst_MEM/MEM_reg_0_63_7_7/WCLK
    SLICE_X10Y106        RAMS64E                                      r  inst_MEM/MEM_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y106        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.672    inst_MEM/MEM_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_14_14/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  reg_ex_mem_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  reg_ex_mem_reg[83]/Q
                         net (fo=1, routed)           0.113     1.741    inst_MEM/MEM_reg_0_63_14_14/D
    SLICE_X10Y109        RAMS64E                                      r  inst_MEM/MEM_reg_0_63_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.839     2.004    inst_MEM/MEM_reg_0_63_14_14/WCLK
    SLICE_X10Y109        RAMS64E                                      r  inst_MEM/MEM_reg_0_63_14_14/SP/CLK
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y109        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.671    inst_MEM/MEM_reg_0_63_14_14/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_8_8/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  reg_ex_mem_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  reg_ex_mem_reg[77]/Q
                         net (fo=1, routed)           0.113     1.742    inst_MEM/MEM_reg_0_63_8_8/D
    SLICE_X10Y106        RAMS64E                                      r  inst_MEM/MEM_reg_0_63_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.840     2.005    inst_MEM/MEM_reg_0_63_8_8/WCLK
    SLICE_X10Y106        RAMS64E                                      r  inst_MEM/MEM_reg_0_63_8_8/SP/CLK
                         clock pessimism             -0.479     1.525    
    SLICE_X10Y106        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.671    inst_MEM/MEM_reg_0_63_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.769%)  route 0.174ns (55.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  reg_ex_mem_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reg_ex_mem_reg[43]/Q
                         net (fo=33, routed)          0.174     1.831    inst_MEM/MEM_reg_0_63_0_0/A4
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_0_0/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.756    inst_MEM/MEM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_10_10/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.769%)  route 0.174ns (55.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  reg_ex_mem_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reg_ex_mem_reg[43]/Q
                         net (fo=33, routed)          0.174     1.831    inst_MEM/MEM_reg_0_63_10_10/A4
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_10_10/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_10_10/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.756    inst_MEM/MEM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_11_11/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.769%)  route 0.174ns (55.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  reg_ex_mem_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reg_ex_mem_reg[43]/Q
                         net (fo=33, routed)          0.174     1.831    inst_MEM/MEM_reg_0_63_11_11/A4
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_11_11/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_11_11/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_11_11/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.756    inst_MEM/MEM_reg_0_63_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_12_12/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.769%)  route 0.174ns (55.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  reg_ex_mem_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reg_ex_mem_reg[43]/Q
                         net (fo=33, routed)          0.174     1.831    inst_MEM/MEM_reg_0_63_12_12/A4
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_12_12/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_12_12/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_12_12/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.756    inst_MEM/MEM_reg_0_63_12_12/SP
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.926%)  route 0.287ns (67.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  reg_ex_mem_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reg_ex_mem_reg[40]/Q
                         net (fo=33, routed)          0.287     1.945    inst_MEM/MEM_reg_0_63_0_0/A1
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_0_0/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.865    inst_MEM/MEM_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 reg_ex_mem_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_10_10/SP/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.926%)  route 0.287ns (67.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  reg_ex_mem_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  reg_ex_mem_reg[40]/Q
                         net (fo=33, routed)          0.287     1.945    inst_MEM/MEM_reg_0_63_10_10/A1
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_10_10/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.871     2.036    inst_MEM/MEM_reg_0_63_10_10/WCLK
    SLICE_X2Y106         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_10_10/SP/CLK
                         clock pessimism             -0.479     1.556    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.865    inst_MEM/MEM_reg_0_63_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y109    reg_ex_mem_reg[100]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y109    reg_ex_mem_reg[101]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y108    reg_ex_mem_reg[102]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y108    reg_ex_mem_reg[103]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y106    reg_ex_mem_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y105    reg_ex_mem_reg[37]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y104    reg_ex_mem_reg[38]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y105    reg_ex_mem_reg[39]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y105    reg_ex_mem_reg[40]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y105    inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.426ns  (logic 5.780ns (35.189%)  route 10.646ns (64.811%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.393     5.891    inst_MEM/sw_IBUF[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I3_O)        0.124     6.015 r  inst_MEM/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.727     6.742    inst_MEM/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  inst_MEM/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.734     7.600    inst_MEM/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.238     8.962    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.146     9.108 r  inst_MEM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.553    12.661    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.765    16.426 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.426    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.126ns  (logic 5.549ns (34.409%)  route 10.577ns (65.591%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.349     5.847    inst_MEM/sw_IBUF[0]
    SLICE_X8Y111         LUT5 (Prop_lut5_I3_O)        0.124     5.971 r  inst_MEM/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.023     6.993    inst_MEM/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  inst_MEM/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.571     7.689    inst_MEM/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  inst_MEM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.060     8.873    inst_MEM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I2_O)        0.124     8.997 r  inst_MEM/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.574    12.570    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.126 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.126    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.951ns  (logic 5.570ns (34.921%)  route 10.381ns (65.079%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.393     5.891    inst_MEM/sw_IBUF[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I3_O)        0.124     6.015 r  inst_MEM/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.727     6.742    inst_MEM/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  inst_MEM/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.734     7.600    inst_MEM/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.238     8.962    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.124     9.086 r  inst_MEM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.288    12.374    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.951 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.951    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.732ns  (logic 5.527ns (35.132%)  route 10.205ns (64.868%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.458     5.955    inst_IFetch/sw_IBUF[0]
    SLICE_X8Y109         LUT5 (Prop_lut5_I3_O)        0.124     6.079 r  inst_IFetch/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.803     6.882    inst_MEM/cat_OBUF[6]_inst_i_4_4
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.006 r  inst_MEM/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.658     7.664    inst_MEM/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.788 r  inst_MEM/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.130     8.919    inst_MEM/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I2_O)        0.124     9.043 r  inst_MEM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.156    12.198    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.732 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.732    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.260ns  (logic 5.783ns (37.894%)  route 9.478ns (62.106%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.393     5.891    inst_MEM/sw_IBUF[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I3_O)        0.124     6.015 r  inst_MEM/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.727     6.742    inst_MEM/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  inst_MEM/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.734     7.600    inst_MEM/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.230     8.954    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.152     9.106 r  inst_MEM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.393    11.499    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.761    15.260 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.260    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.962ns  (logic 5.772ns (38.576%)  route 9.190ns (61.424%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.349     5.847    inst_MEM/sw_IBUF[0]
    SLICE_X8Y111         LUT5 (Prop_lut5_I3_O)        0.124     5.971 r  inst_MEM/cat_OBUF[6]_inst_i_64/O
                         net (fo=1, routed)           1.023     6.993    inst_MEM/cat_OBUF[6]_inst_i_64_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  inst_MEM/cat_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           0.571     7.689    inst_MEM/cat_OBUF[6]_inst_i_19_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.813 r  inst_MEM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.060     8.873    inst_MEM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I3_O)        0.150     9.023 r  inst_MEM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.187    11.210    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.962 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.962    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.699ns  (logic 5.486ns (37.324%)  route 9.213ns (62.676%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=64, routed)          4.393     5.891    inst_MEM/sw_IBUF[0]
    SLICE_X9Y111         LUT5 (Prop_lut5_I3_O)        0.124     6.015 r  inst_MEM/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.727     6.742    inst_MEM/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y111         LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  inst_MEM/cat_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.734     7.600    inst_MEM/cat_OBUF[6]_inst_i_7_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.124     7.724 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.230     8.954    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.124     9.078 r  inst_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.128    11.206    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.699 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.699    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.557ns  (logic 1.743ns (48.998%)  route 1.814ns (51.002%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 f  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 f  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 f  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.246     1.762    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  inst_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.363    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.557 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.557    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.800ns  (logic 1.860ns (48.964%)  route 1.939ns (51.036%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 r  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 r  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 r  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.333     1.849    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I2_O)        0.044     1.893 r  inst_MEM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.594     2.487    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.800 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.800    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.860ns (48.856%)  route 1.947ns (51.144%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 r  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 r  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 r  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.246     1.762    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.045     1.807 r  inst_MEM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.688     2.495    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.311     3.806 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.806    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.991ns  (logic 1.783ns (44.669%)  route 2.208ns (55.331%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 r  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 r  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 r  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.181     1.697    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I3_O)        0.045     1.742 r  inst_MEM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.015     2.757    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.991 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.991    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.111ns  (logic 1.826ns (44.417%)  route 2.285ns (55.583%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 r  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 r  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 r  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.251     1.767    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  inst_MEM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.021     2.833    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     4.111 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.111    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.325ns  (logic 1.875ns (43.343%)  route 2.451ns (56.657%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 r  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 r  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 r  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.251     1.767    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I2_O)        0.044     1.811 r  inst_MEM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.187     2.998    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.327     4.325 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.325    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.333ns  (logic 1.805ns (41.651%)  route 2.528ns (58.349%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=22, routed)          0.745     1.021    inst_IFetch/sw_IBUF[2]
    SLICE_X7Y107         MUXF7 (Prop_muxf7_S_O)       0.093     1.114 r  inst_IFetch/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000     1.114    inst_IFetch/digits[8]
    SLICE_X7Y107         MUXF8 (Prop_muxf8_I0_O)      0.023     1.137 r  inst_IFetch/cat_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.267     1.404    inst_MEM/cat_OBUF[1]_inst_i_1_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I3_O)        0.112     1.516 r  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.333     1.849    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  inst_MEM/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.183     3.076    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.333 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.333    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.284ns  (logic 6.602ns (43.192%)  route 8.683ns (56.808%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  inst_EX/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.423     8.782    inst_EX/data0[27]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.306     9.088 r  inst_EX/reg_ex_mem[64]_i_1/O
                         net (fo=2, routed)           0.427     9.515    inst_MEM/D[27]
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.124     9.639 r  inst_MEM/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.808    10.447    inst_MEM/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    10.571 r  inst_MEM/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.199    11.770    inst_MEM/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.894 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.238    13.132    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.146    13.278 r  inst_MEM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.553    16.831    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.765    20.596 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.596    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.965ns  (logic 6.388ns (42.688%)  route 8.577ns (57.311%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.380 r  inst_EX/plusOp_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.288     8.668    inst_EX/data0[25]
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.303     8.971 r  inst_EX/reg_ex_mem[62]_i_1/O
                         net (fo=2, routed)           0.957     9.928    inst_MEM/D[25]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.124    10.052 r  inst_MEM/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.797    10.849    inst_MEM/cat_OBUF[6]_inst_i_62_n_0
    SLICE_X7Y114         LUT6 (Prop_lut6_I3_O)        0.124    10.973 r  inst_MEM/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.866    11.839    inst_MEM/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  inst_MEM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.060    13.023    inst_MEM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I2_O)        0.124    13.147 r  inst_MEM/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.574    16.721    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    20.277 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.277    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.810ns  (logic 6.392ns (43.160%)  route 8.418ns (56.840%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  inst_EX/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.423     8.782    inst_EX/data0[27]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.306     9.088 r  inst_EX/reg_ex_mem[64]_i_1/O
                         net (fo=2, routed)           0.427     9.515    inst_MEM/D[27]
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.124     9.639 r  inst_MEM/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.808    10.447    inst_MEM/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    10.571 r  inst_MEM/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.199    11.770    inst_MEM/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.894 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.238    13.132    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.124    13.256 r  inst_MEM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.288    16.544    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.121 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.121    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.499ns  (logic 6.367ns (43.911%)  route 8.132ns (56.089%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.380 f  inst_EX/plusOp_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.288     8.668    inst_EX/data0[25]
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.303     8.971 f  inst_EX/reg_ex_mem[62]_i_1/O
                         net (fo=2, routed)           0.957     9.928    inst_MEM/D[25]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.124    10.052 f  inst_MEM/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.797    10.849    inst_MEM/cat_OBUF[6]_inst_i_62_n_0
    SLICE_X7Y114         LUT6 (Prop_lut6_I3_O)        0.124    10.973 f  inst_MEM/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.866    11.839    inst_MEM/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.963 f  inst_MEM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.034    12.997    inst_MEM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I1_O)        0.124    13.121 r  inst_MEM/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.156    16.277    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    19.810 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.810    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.119ns  (logic 6.604ns (46.776%)  route 7.515ns (53.224%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  inst_EX/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.423     8.782    inst_EX/data0[27]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.306     9.088 r  inst_EX/reg_ex_mem[64]_i_1/O
                         net (fo=2, routed)           0.427     9.515    inst_MEM/D[27]
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.124     9.639 r  inst_MEM/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.808    10.447    inst_MEM/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    10.571 r  inst_MEM/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.199    11.770    inst_MEM/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.894 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.230    13.124    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.152    13.276 r  inst_MEM/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.393    15.669    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.761    19.430 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.430    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.801ns  (logic 6.611ns (47.903%)  route 7.190ns (52.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.380 r  inst_EX/plusOp_inferred__0/i__carry__5/O[1]
                         net (fo=1, routed)           0.288     8.668    inst_EX/data0[25]
    SLICE_X7Y111         LUT6 (Prop_lut6_I5_O)        0.303     8.971 r  inst_EX/reg_ex_mem[62]_i_1/O
                         net (fo=2, routed)           0.957     9.928    inst_MEM/D[25]
    SLICE_X4Y114         LUT5 (Prop_lut5_I4_O)        0.124    10.052 r  inst_MEM/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.797    10.849    inst_MEM/cat_OBUF[6]_inst_i_62_n_0
    SLICE_X7Y114         LUT6 (Prop_lut6_I3_O)        0.124    10.973 r  inst_MEM/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.866    11.839    inst_MEM/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.963 r  inst_MEM/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.060    13.023    inst_MEM/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X9Y107         LUT4 (Prop_lut4_I3_O)        0.150    13.173 r  inst_MEM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.187    15.360    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    19.113 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.113    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_id_ex_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.558ns  (logic 6.308ns (46.526%)  route 7.250ns (53.474%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  reg_id_ex_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  reg_id_ex_reg[7]/Q
                         net (fo=64, routed)          1.035     6.802    inst_EX/Q[0]
    SLICE_X5Y105         LUT3 (Prop_lut3_I1_O)        0.124     6.926 r  inst_EX/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.926    inst_EX/i__carry_i_3_n_0
    SLICE_X5Y105         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.476 r  inst_EX/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.476    inst_EX/plusOp_inferred__0/i__carry_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  inst_EX/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.590    inst_EX/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  inst_EX/plusOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.704    inst_EX/plusOp_inferred__0/i__carry__1_n_0
    SLICE_X5Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  inst_EX/plusOp_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.818    inst_EX/plusOp_inferred__0/i__carry__2_n_0
    SLICE_X5Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  inst_EX/plusOp_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.932    inst_EX/plusOp_inferred__0/i__carry__3_n_0
    SLICE_X5Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  inst_EX/plusOp_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.046    inst_EX/plusOp_inferred__0/i__carry__4_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.359 r  inst_EX/plusOp_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.423     8.782    inst_EX/data0[27]
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.306     9.088 r  inst_EX/reg_ex_mem[64]_i_1/O
                         net (fo=2, routed)           0.427     9.515    inst_MEM/D[27]
    SLICE_X1Y111         LUT5 (Prop_lut5_I4_O)        0.124     9.639 r  inst_MEM/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.808    10.447    inst_MEM/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.124    10.571 r  inst_MEM/cat_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           1.199    11.770    inst_MEM/cat_OBUF[6]_inst_i_6_n_0
    SLICE_X8Y108         LUT6 (Prop_lut6_I0_O)        0.124    11.894 r  inst_MEM/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.230    13.124    inst_MEM/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I0_O)        0.124    13.248 r  inst_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.128    15.376    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    18.869 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.869    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.421ns (48.667%)  route 4.664ns (51.333%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.630     5.232    display/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  display/cnt_reg[15]/Q
                         net (fo=13, routed)          0.997     6.748    display/sel0[1]
    SLICE_X10Y105        LUT3 (Prop_lut3_I2_O)        0.146     6.894 r  display/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.666    10.560    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    14.317 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.317    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.034ns  (logic 4.160ns (46.045%)  route 4.874ns (53.955%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.630     5.232    display/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  display/cnt_reg[15]/Q
                         net (fo=13, routed)          0.997     6.748    display/sel0[1]
    SLICE_X10Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.872 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.877    10.748    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.266 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.266    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_if_id_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.509ns (51.689%)  route 4.215ns (48.311%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.709     5.311    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  reg_if_id_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 f  reg_if_id_reg[61]/Q
                         net (fo=6, routed)           1.158     6.888    reg_if_id_reg_n_0_[61]
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.327     7.215 r  led_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           3.057    10.272    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763    14.035 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.035    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.445ns (70.495%)  route 0.605ns (29.505%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    display/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  display/cnt_reg[16]/Q
                         net (fo=13, routed)          0.130     1.782    display/sel0[2]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.045     1.827 r  display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.302    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.539 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.539    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.510ns (70.310%)  route 0.638ns (29.690%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    display/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  display/cnt_reg[16]/Q
                         net (fo=13, routed)          0.130     1.782    display/sel0[2]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.048     1.830 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.338    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.637 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.637    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_if_id_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.422ns (67.031%)  route 0.699ns (32.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  reg_if_id_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reg_if_id_reg[58]/Q
                         net (fo=36, routed)          0.346     2.005    reg_if_id_reg_n_0_[58]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.045     2.050 r  led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.353     2.403    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.639 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_if_id_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.501ns (69.449%)  route 0.660ns (30.551%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  reg_if_id_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reg_if_id_reg[58]/Q
                         net (fo=36, routed)          0.200     1.859    reg_if_id_reg_n_0_[58]
    SLICE_X0Y106         LUT2 (Prop_lut2_I1_O)        0.042     1.901 r  led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.460     2.361    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.318     3.679 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.679    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.533ns (68.989%)  route 0.689ns (31.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    display/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  display/cnt_reg[16]/Q
                         net (fo=13, routed)          0.131     1.783    display/sel0[2]
    SLICE_X9Y105         LUT3 (Prop_lut3_I2_O)        0.049     1.832 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.390    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.710 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.710    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_if_id_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.468ns (63.070%)  route 0.860ns (36.930%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  reg_if_id_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reg_if_id_reg[58]/Q
                         net (fo=36, routed)          0.346     2.005    reg_if_id_reg_n_0_[58]
    SLICE_X0Y104         LUT3 (Prop_lut3_I1_O)        0.044     2.049 r  led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.513     2.562    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.283     3.846 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.846    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_if_id_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.437ns (60.634%)  route 0.933ns (39.366%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  reg_if_id_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  reg_if_id_reg[58]/Q
                         net (fo=36, routed)          0.336     1.995    reg_if_id_reg_n_0_[58]
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.045     2.040 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.637    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.888 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.888    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.460ns (59.055%)  route 1.012ns (40.945%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    display/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  display/cnt_reg[14]/Q
                         net (fo=25, routed)          0.243     1.895    display/sel0[0]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.045     1.940 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.769     2.709    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.960 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.960    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.448ns (58.509%)  route 1.027ns (41.491%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    display/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  display/cnt_reg[15]/Q
                         net (fo=13, routed)          0.226     1.878    inst_MEM/sel0[1]
    SLICE_X8Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.923 f  inst_MEM/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.246     2.169    inst_MEM/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X8Y107         LUT4 (Prop_lut4_I1_O)        0.045     2.214 r  inst_MEM/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.769    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.964 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.964    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.532ns (58.670%)  route 1.079ns (41.330%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.569     1.488    display/clk_IBUF_BUFG
    SLICE_X8Y104         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.164     1.652 f  display/cnt_reg[14]/Q
                         net (fo=25, routed)          0.243     1.895    display/sel0[0]
    SLICE_X9Y105         LUT3 (Prop_lut3_I1_O)        0.051     1.946 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.783    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     4.100 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.100    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.486ns (32.576%)  route 3.075ns (67.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.075     4.561    inst_IFetch/AR[0]
    SLICE_X4Y111         FDCE                                         f  inst_IFetch/PC_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.584     5.006    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  inst_IFetch/PC_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.486ns (32.576%)  route 3.075ns (67.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.075     4.561    inst_IFetch/AR[0]
    SLICE_X4Y111         FDCE                                         f  inst_IFetch/PC_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.584     5.006    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  inst_IFetch/PC_reg[23]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.561ns  (logic 1.486ns (32.576%)  route 3.075ns (67.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          3.075     4.561    inst_IFetch/AR[0]
    SLICE_X4Y111         FDCE                                         f  inst_IFetch/PC_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.584     5.006    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y111         FDCE                                         r  inst_IFetch/PC_reg[28]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.486ns (33.614%)  route 2.934ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.934     4.420    inst_IFetch/AR[0]
    SLICE_X4Y110         FDCE                                         f  inst_IFetch/PC_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.585     5.007    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  inst_IFetch/PC_reg[18]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.486ns (33.614%)  route 2.934ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.934     4.420    inst_IFetch/AR[0]
    SLICE_X4Y110         FDCE                                         f  inst_IFetch/PC_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.585     5.007    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  inst_IFetch/PC_reg[19]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.486ns (33.614%)  route 2.934ns (66.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.934     4.420    inst_IFetch/AR[0]
    SLICE_X4Y110         FDCE                                         f  inst_IFetch/PC_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.585     5.007    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  inst_IFetch/PC_reg[20]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.486ns (33.918%)  route 2.895ns (66.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.895     4.381    inst_IFetch/AR[0]
    SLICE_X4Y106         FDCE                                         f  inst_IFetch/PC_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587     5.009    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  inst_IFetch/PC_reg[12]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.486ns (33.918%)  route 2.895ns (66.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.895     4.381    inst_IFetch/AR[0]
    SLICE_X4Y106         FDCE                                         f  inst_IFetch/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587     5.009    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  inst_IFetch/PC_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.486ns (33.918%)  route 2.895ns (66.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.895     4.381    inst_IFetch/AR[0]
    SLICE_X4Y106         FDCE                                         f  inst_IFetch/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587     5.009    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  inst_IFetch/PC_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 1.486ns (33.918%)  route 2.895ns (66.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          2.895     4.381    inst_IFetch/AR[0]
    SLICE_X4Y106         FDCE                                         f  inst_IFetch/PC_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         1.587     5.009    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  inst_IFetch/PC_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.244ns (30.722%)  route 0.551ns (69.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.551     0.796    monopulse/btn_IBUF[0]
    SLICE_X0Y100         FDRE                                         r  monopulse/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.872     2.037    monopulse/clk_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  monopulse/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.254ns (25.913%)  route 0.725ns (74.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.725     0.979    inst_IFetch/AR[0]
    SLICE_X0Y107         FDCE                                         f  inst_IFetch/PC_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.870     2.035    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  inst_IFetch/PC_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.254ns (25.913%)  route 0.725ns (74.087%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.725     0.979    inst_IFetch/AR[0]
    SLICE_X0Y107         FDCE                                         f  inst_IFetch/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.870     2.035    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y107         FDCE                                         r  inst_IFetch/PC_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.338%)  route 0.788ns (75.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.788     1.042    inst_IFetch/AR[0]
    SLICE_X0Y108         FDCE                                         f  inst_IFetch/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.870     2.035    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  inst_IFetch/PC_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.254ns (24.338%)  route 0.788ns (75.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.788     1.042    inst_IFetch/AR[0]
    SLICE_X0Y108         FDCE                                         f  inst_IFetch/PC_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.870     2.035    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y108         FDCE                                         r  inst_IFetch/PC_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.141%)  route 0.797ns (75.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.797     1.050    inst_IFetch/AR[0]
    SLICE_X1Y113         FDCE                                         f  inst_IFetch/PC_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.866     2.031    inst_IFetch/clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  inst_IFetch/PC_reg[26]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.254ns (24.141%)  route 0.797ns (75.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.797     1.050    inst_IFetch/AR[0]
    SLICE_X1Y113         FDCE                                         f  inst_IFetch/PC_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.866     2.031    inst_IFetch/clk_IBUF_BUFG
    SLICE_X1Y113         FDCE                                         r  inst_IFetch/PC_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.254ns (23.013%)  route 0.848ns (76.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.848     1.102    inst_IFetch/AR[0]
    SLICE_X3Y114         FDCE                                         f  inst_IFetch/PC_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.866     2.031    inst_IFetch/clk_IBUF_BUFG
    SLICE_X3Y114         FDCE                                         r  inst_IFetch/PC_reg[24]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.254ns (23.013%)  route 0.848ns (76.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.848     1.102    inst_IFetch/AR[0]
    SLICE_X2Y114         FDCE                                         f  inst_IFetch/PC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.866     2.031    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y114         FDCE                                         r  inst_IFetch/PC_reg[25]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.254ns (22.751%)  route 0.861ns (77.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=30, routed)          0.861     1.115    inst_IFetch/AR[0]
    SLICE_X4Y113         FDCE                                         f  inst_IFetch/PC_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=424, routed)         0.862     2.028    inst_IFetch/clk_IBUF_BUFG
    SLICE_X4Y113         FDCE                                         r  inst_IFetch/PC_reg[22]/C





