<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::GPIOC::BSRR Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c.html">GPIOC</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html">BSRR</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::GPIOC::BSRR Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a94f1ec9e8378050921b8f5fadaf973ae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a94f1ec9e8378050921b8f5fadaf973ae">BR15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 31, 1 &gt;</td></tr>
<tr class="memdesc:a94f1ec9e8378050921b8f5fadaf973ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a94f1ec9e8378050921b8f5fadaf973ae">More...</a><br /></td></tr>
<tr class="separator:a94f1ec9e8378050921b8f5fadaf973ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4537a19e85f7b830dc6e44b2ce5fa77"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ac4537a19e85f7b830dc6e44b2ce5fa77">BR14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 30, 1 &gt;</td></tr>
<tr class="memdesc:ac4537a19e85f7b830dc6e44b2ce5fa77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ac4537a19e85f7b830dc6e44b2ce5fa77">More...</a><br /></td></tr>
<tr class="separator:ac4537a19e85f7b830dc6e44b2ce5fa77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56016901db869099d01521514e7b13e3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a56016901db869099d01521514e7b13e3">BR13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 29, 1 &gt;</td></tr>
<tr class="memdesc:a56016901db869099d01521514e7b13e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a56016901db869099d01521514e7b13e3">More...</a><br /></td></tr>
<tr class="separator:a56016901db869099d01521514e7b13e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada374ba15acd91323585b80e0214bf8f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ada374ba15acd91323585b80e0214bf8f">BR12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 28, 1 &gt;</td></tr>
<tr class="memdesc:ada374ba15acd91323585b80e0214bf8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ada374ba15acd91323585b80e0214bf8f">More...</a><br /></td></tr>
<tr class="separator:ada374ba15acd91323585b80e0214bf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ab6080f80d10056215297b4f063084"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a01ab6080f80d10056215297b4f063084">BR11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 27, 1 &gt;</td></tr>
<tr class="memdesc:a01ab6080f80d10056215297b4f063084"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a01ab6080f80d10056215297b4f063084">More...</a><br /></td></tr>
<tr class="separator:a01ab6080f80d10056215297b4f063084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b61d29e5b48b5c4ef2f54ed843ff80"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad9b61d29e5b48b5c4ef2f54ed843ff80">BR10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 26, 1 &gt;</td></tr>
<tr class="memdesc:ad9b61d29e5b48b5c4ef2f54ed843ff80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#ad9b61d29e5b48b5c4ef2f54ed843ff80">More...</a><br /></td></tr>
<tr class="separator:ad9b61d29e5b48b5c4ef2f54ed843ff80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dde6648af8f251e5168725aa347a280"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2dde6648af8f251e5168725aa347a280">BR9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 25, 1 &gt;</td></tr>
<tr class="memdesc:a2dde6648af8f251e5168725aa347a280"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a2dde6648af8f251e5168725aa347a280">More...</a><br /></td></tr>
<tr class="separator:a2dde6648af8f251e5168725aa347a280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291367fff335e8649f08e7a04be4d228"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a291367fff335e8649f08e7a04be4d228">BR8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 24, 1 &gt;</td></tr>
<tr class="memdesc:a291367fff335e8649f08e7a04be4d228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a291367fff335e8649f08e7a04be4d228">More...</a><br /></td></tr>
<tr class="separator:a291367fff335e8649f08e7a04be4d228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1c8e21a085bae09bf832999aa3e088"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a4a1c8e21a085bae09bf832999aa3e088">BR7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 23, 1 &gt;</td></tr>
<tr class="memdesc:a4a1c8e21a085bae09bf832999aa3e088"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a4a1c8e21a085bae09bf832999aa3e088">More...</a><br /></td></tr>
<tr class="separator:a4a1c8e21a085bae09bf832999aa3e088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65e99dc971f3fda186a2d54785e9f28"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa65e99dc971f3fda186a2d54785e9f28">BR6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 22, 1 &gt;</td></tr>
<tr class="memdesc:aa65e99dc971f3fda186a2d54785e9f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#aa65e99dc971f3fda186a2d54785e9f28">More...</a><br /></td></tr>
<tr class="separator:aa65e99dc971f3fda186a2d54785e9f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add24c6f87db835f26ec728dc2e329f61"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#add24c6f87db835f26ec728dc2e329f61">BR5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 21, 1 &gt;</td></tr>
<tr class="memdesc:add24c6f87db835f26ec728dc2e329f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#add24c6f87db835f26ec728dc2e329f61">More...</a><br /></td></tr>
<tr class="separator:add24c6f87db835f26ec728dc2e329f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79510f1f53bf28bb098e23560a7c0eab"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a79510f1f53bf28bb098e23560a7c0eab">BR4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 20, 1 &gt;</td></tr>
<tr class="memdesc:a79510f1f53bf28bb098e23560a7c0eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a79510f1f53bf28bb098e23560a7c0eab">More...</a><br /></td></tr>
<tr class="separator:a79510f1f53bf28bb098e23560a7c0eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1edbec46efc145f3dc938aee3b3947d6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a1edbec46efc145f3dc938aee3b3947d6">BR3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 19, 1 &gt;</td></tr>
<tr class="memdesc:a1edbec46efc145f3dc938aee3b3947d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a1edbec46efc145f3dc938aee3b3947d6">More...</a><br /></td></tr>
<tr class="separator:a1edbec46efc145f3dc938aee3b3947d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d19906b2630362d2e4e40f92dfbd926"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2d19906b2630362d2e4e40f92dfbd926">BR2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 18, 1 &gt;</td></tr>
<tr class="memdesc:a2d19906b2630362d2e4e40f92dfbd926"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a2d19906b2630362d2e4e40f92dfbd926">More...</a><br /></td></tr>
<tr class="separator:a2d19906b2630362d2e4e40f92dfbd926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b45d1690d8db501d222b46326de55b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a40b45d1690d8db501d222b46326de55b">BR1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 17, 1 &gt;</td></tr>
<tr class="memdesc:a40b45d1690d8db501d222b46326de55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x reset bit y (y = 0..15)  <a href="#a40b45d1690d8db501d222b46326de55b">More...</a><br /></td></tr>
<tr class="separator:a40b45d1690d8db501d222b46326de55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd2b2ba869658898816bcd02de91e00"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6fd2b2ba869658898816bcd02de91e00">BR0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 16, 1 &gt;</td></tr>
<tr class="memdesc:a6fd2b2ba869658898816bcd02de91e00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a6fd2b2ba869658898816bcd02de91e00">More...</a><br /></td></tr>
<tr class="separator:a6fd2b2ba869658898816bcd02de91e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16038d79706cefc9d89a93e36c860411"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a16038d79706cefc9d89a93e36c860411">BS15</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 15, 1 &gt;</td></tr>
<tr class="memdesc:a16038d79706cefc9d89a93e36c860411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a16038d79706cefc9d89a93e36c860411">More...</a><br /></td></tr>
<tr class="separator:a16038d79706cefc9d89a93e36c860411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ed1fee7a1a99f3a7bb93f75b7074a2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa5ed1fee7a1a99f3a7bb93f75b7074a2">BS14</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 14, 1 &gt;</td></tr>
<tr class="memdesc:aa5ed1fee7a1a99f3a7bb93f75b7074a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#aa5ed1fee7a1a99f3a7bb93f75b7074a2">More...</a><br /></td></tr>
<tr class="separator:aa5ed1fee7a1a99f3a7bb93f75b7074a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ed3b270fa27c1811744d596308ce0d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae2ed3b270fa27c1811744d596308ce0d">BS13</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 13, 1 &gt;</td></tr>
<tr class="memdesc:ae2ed3b270fa27c1811744d596308ce0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae2ed3b270fa27c1811744d596308ce0d">More...</a><br /></td></tr>
<tr class="separator:ae2ed3b270fa27c1811744d596308ce0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35455690800c1644d33ae05330653a5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad35455690800c1644d33ae05330653a5">BS12</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 12, 1 &gt;</td></tr>
<tr class="memdesc:ad35455690800c1644d33ae05330653a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ad35455690800c1644d33ae05330653a5">More...</a><br /></td></tr>
<tr class="separator:ad35455690800c1644d33ae05330653a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff041ddefc1d02a302f22e6a4c7155c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a7ff041ddefc1d02a302f22e6a4c7155c">BS11</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 11, 1 &gt;</td></tr>
<tr class="memdesc:a7ff041ddefc1d02a302f22e6a4c7155c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a7ff041ddefc1d02a302f22e6a4c7155c">More...</a><br /></td></tr>
<tr class="separator:a7ff041ddefc1d02a302f22e6a4c7155c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a880ef3243a6f9487667dc5b2d74ee"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ab8a880ef3243a6f9487667dc5b2d74ee">BS10</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 10, 1 &gt;</td></tr>
<tr class="memdesc:ab8a880ef3243a6f9487667dc5b2d74ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ab8a880ef3243a6f9487667dc5b2d74ee">More...</a><br /></td></tr>
<tr class="separator:ab8a880ef3243a6f9487667dc5b2d74ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d7afe860ccb6cf433a48ae02b358b3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a77d7afe860ccb6cf433a48ae02b358b3">BS9</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 9, 1 &gt;</td></tr>
<tr class="memdesc:a77d7afe860ccb6cf433a48ae02b358b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a77d7afe860ccb6cf433a48ae02b358b3">More...</a><br /></td></tr>
<tr class="separator:a77d7afe860ccb6cf433a48ae02b358b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa20ac56f2642df4682f29a67c03728bf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa20ac56f2642df4682f29a67c03728bf">BS8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 8, 1 &gt;</td></tr>
<tr class="memdesc:aa20ac56f2642df4682f29a67c03728bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#aa20ac56f2642df4682f29a67c03728bf">More...</a><br /></td></tr>
<tr class="separator:aa20ac56f2642df4682f29a67c03728bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0120654086df1661aa54c8d5547545d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae0120654086df1661aa54c8d5547545d">BS7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 7, 1 &gt;</td></tr>
<tr class="memdesc:ae0120654086df1661aa54c8d5547545d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae0120654086df1661aa54c8d5547545d">More...</a><br /></td></tr>
<tr class="separator:ae0120654086df1661aa54c8d5547545d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a31a2af18365b8d34e5ce62aa0c09c4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6a31a2af18365b8d34e5ce62aa0c09c4">BS6</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 6, 1 &gt;</td></tr>
<tr class="memdesc:a6a31a2af18365b8d34e5ce62aa0c09c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a6a31a2af18365b8d34e5ce62aa0c09c4">More...</a><br /></td></tr>
<tr class="separator:a6a31a2af18365b8d34e5ce62aa0c09c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b49406f5c62b162511ae92792720d50"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a5b49406f5c62b162511ae92792720d50">BS5</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 5, 1 &gt;</td></tr>
<tr class="memdesc:a5b49406f5c62b162511ae92792720d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a5b49406f5c62b162511ae92792720d50">More...</a><br /></td></tr>
<tr class="separator:a5b49406f5c62b162511ae92792720d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2004f27d53c1f0cc54222fc7f1ea86c2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2004f27d53c1f0cc54222fc7f1ea86c2">BS4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 4, 1 &gt;</td></tr>
<tr class="memdesc:a2004f27d53c1f0cc54222fc7f1ea86c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a2004f27d53c1f0cc54222fc7f1ea86c2">More...</a><br /></td></tr>
<tr class="separator:a2004f27d53c1f0cc54222fc7f1ea86c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f21d996030f36167df58991fd5f8ea"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa7f21d996030f36167df58991fd5f8ea">BS3</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 3, 1 &gt;</td></tr>
<tr class="memdesc:aa7f21d996030f36167df58991fd5f8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#aa7f21d996030f36167df58991fd5f8ea">More...</a><br /></td></tr>
<tr class="separator:aa7f21d996030f36167df58991fd5f8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae68748d1c7f558a0603956ac8874ff42"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae68748d1c7f558a0603956ac8874ff42">BS2</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 2, 1 &gt;</td></tr>
<tr class="memdesc:ae68748d1c7f558a0603956ac8874ff42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#ae68748d1c7f558a0603956ac8874ff42">More...</a><br /></td></tr>
<tr class="separator:ae68748d1c7f558a0603956ac8874ff42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81654235928255f4bc0a1b764e85be96"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a81654235928255f4bc0a1b764e85be96">BS1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 1, 1 &gt;</td></tr>
<tr class="memdesc:a81654235928255f4bc0a1b764e85be96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a81654235928255f4bc0a1b764e85be96">More...</a><br /></td></tr>
<tr class="separator:a81654235928255f4bc0a1b764e85be96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ae116413b894ed2e8286385b7e6897"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a76ae116413b894ed2e8286385b7e6897">BS0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 0, 1 &gt;</td></tr>
<tr class="memdesc:a76ae116413b894ed2e8286385b7e6897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port x set bit y (y= 0..15)  <a href="#a76ae116413b894ed2e8286385b7e6897">More...</a><br /></td></tr>
<tr class="separator:a76ae116413b894ed2e8286385b7e6897"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a94f1ec9e8378050921b8f5fadaf973ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a94f1ec9e8378050921b8f5fadaf973ae">STM32LIB::reg::GPIOC::BSRR::BR15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 31, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ac4537a19e85f7b830dc6e44b2ce5fa77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ac4537a19e85f7b830dc6e44b2ce5fa77">STM32LIB::reg::GPIOC::BSRR::BR14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 30, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a56016901db869099d01521514e7b13e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a56016901db869099d01521514e7b13e3">STM32LIB::reg::GPIOC::BSRR::BR13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 29, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ada374ba15acd91323585b80e0214bf8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ada374ba15acd91323585b80e0214bf8f">STM32LIB::reg::GPIOC::BSRR::BR12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a01ab6080f80d10056215297b4f063084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a01ab6080f80d10056215297b4f063084">STM32LIB::reg::GPIOC::BSRR::BR11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="ad9b61d29e5b48b5c4ef2f54ed843ff80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad9b61d29e5b48b5c4ef2f54ed843ff80">STM32LIB::reg::GPIOC::BSRR::BR10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a2dde6648af8f251e5168725aa347a280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2dde6648af8f251e5168725aa347a280">STM32LIB::reg::GPIOC::BSRR::BR9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 25, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a291367fff335e8649f08e7a04be4d228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a291367fff335e8649f08e7a04be4d228">STM32LIB::reg::GPIOC::BSRR::BR8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 24, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a4a1c8e21a085bae09bf832999aa3e088"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a4a1c8e21a085bae09bf832999aa3e088">STM32LIB::reg::GPIOC::BSRR::BR7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="aa65e99dc971f3fda186a2d54785e9f28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa65e99dc971f3fda186a2d54785e9f28">STM32LIB::reg::GPIOC::BSRR::BR6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="add24c6f87db835f26ec728dc2e329f61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#add24c6f87db835f26ec728dc2e329f61">STM32LIB::reg::GPIOC::BSRR::BR5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 21, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a79510f1f53bf28bb098e23560a7c0eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a79510f1f53bf28bb098e23560a7c0eab">STM32LIB::reg::GPIOC::BSRR::BR4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a1edbec46efc145f3dc938aee3b3947d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a1edbec46efc145f3dc938aee3b3947d6">STM32LIB::reg::GPIOC::BSRR::BR3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a2d19906b2630362d2e4e40f92dfbd926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2d19906b2630362d2e4e40f92dfbd926">STM32LIB::reg::GPIOC::BSRR::BR2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a40b45d1690d8db501d222b46326de55b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a40b45d1690d8db501d222b46326de55b">STM32LIB::reg::GPIOC::BSRR::BR1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x reset bit y (y = 0..15) </p>

</div>
</div>
<a class="anchor" id="a6fd2b2ba869658898816bcd02de91e00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6fd2b2ba869658898816bcd02de91e00">STM32LIB::reg::GPIOC::BSRR::BR0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a16038d79706cefc9d89a93e36c860411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a16038d79706cefc9d89a93e36c860411">STM32LIB::reg::GPIOC::BSRR::BS15</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa5ed1fee7a1a99f3a7bb93f75b7074a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa5ed1fee7a1a99f3a7bb93f75b7074a2">STM32LIB::reg::GPIOC::BSRR::BS14</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae2ed3b270fa27c1811744d596308ce0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae2ed3b270fa27c1811744d596308ce0d">STM32LIB::reg::GPIOC::BSRR::BS13</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ad35455690800c1644d33ae05330653a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ad35455690800c1644d33ae05330653a5">STM32LIB::reg::GPIOC::BSRR::BS12</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a7ff041ddefc1d02a302f22e6a4c7155c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a7ff041ddefc1d02a302f22e6a4c7155c">STM32LIB::reg::GPIOC::BSRR::BS11</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ab8a880ef3243a6f9487667dc5b2d74ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ab8a880ef3243a6f9487667dc5b2d74ee">STM32LIB::reg::GPIOC::BSRR::BS10</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a77d7afe860ccb6cf433a48ae02b358b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a77d7afe860ccb6cf433a48ae02b358b3">STM32LIB::reg::GPIOC::BSRR::BS9</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa20ac56f2642df4682f29a67c03728bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa20ac56f2642df4682f29a67c03728bf">STM32LIB::reg::GPIOC::BSRR::BS8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae0120654086df1661aa54c8d5547545d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae0120654086df1661aa54c8d5547545d">STM32LIB::reg::GPIOC::BSRR::BS7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a6a31a2af18365b8d34e5ce62aa0c09c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a6a31a2af18365b8d34e5ce62aa0c09c4">STM32LIB::reg::GPIOC::BSRR::BS6</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a5b49406f5c62b162511ae92792720d50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a5b49406f5c62b162511ae92792720d50">STM32LIB::reg::GPIOC::BSRR::BS5</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a2004f27d53c1f0cc54222fc7f1ea86c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a2004f27d53c1f0cc54222fc7f1ea86c2">STM32LIB::reg::GPIOC::BSRR::BS4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="aa7f21d996030f36167df58991fd5f8ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#aa7f21d996030f36167df58991fd5f8ea">STM32LIB::reg::GPIOC::BSRR::BS3</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="ae68748d1c7f558a0603956ac8874ff42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#ae68748d1c7f558a0603956ac8874ff42">STM32LIB::reg::GPIOC::BSRR::BS2</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a81654235928255f4bc0a1b764e85be96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a81654235928255f4bc0a1b764e85be96">STM32LIB::reg::GPIOC::BSRR::BS1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<a class="anchor" id="a76ae116413b894ed2e8286385b7e6897"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html#a76ae116413b894ed2e8286385b7e6897">STM32LIB::reg::GPIOC::BSRR::BS0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structwo__t.html">wo_t</a>, 0X48000818, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port x set bit y (y= 0..15) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:15 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
