Info: Importing module main
Info: Rule checker, verifying imported design
Info: Checksum: 0x0c4ce757

Warning: unmatched constraint 'HSYNC' (on line 10)
Warning: unmatched constraint 'P2' (on line 11)
Warning: unmatched constraint 'DTR' (on line 12)
Warning: unmatched constraint 'CTS' (on line 13)
Warning: unmatched constraint 'RTS' (on line 15)
Info: constrained 'TXD0' to bel 'X0/Y27/io0'
Info: constrained 'RXD0' to bel 'X0/Y25/io1'
Warning: unmatched constraint 'GREEN3' (on line 19)
Warning: unmatched constraint 'GREEN4' (on line 20)
Warning: unmatched constraint 'GREEN1' (on line 21)
Warning: unmatched constraint 'GREEN0' (on line 22)
Warning: unmatched constraint 'BLUE3' (on line 23)
Warning: unmatched constraint 'BLUE2' (on line 24)
Warning: unmatched constraint 'BLUE1' (on line 25)
Warning: unmatched constraint 'BLUE0' (on line 26)
Info: constrained 'GPOUT4' to bel 'X0/Y17/io0'
Info: constrained 'CLKIN' to bel 'X0/Y16/io1'
Info: constrained 'GPOUT5' to bel 'X0/Y16/io0'
Warning: unmatched constraint 'P23' (on line 31)
Info: constrained 'GPOUT6' to bel 'X0/Y12/io0'
Info: constrained 'GPOUT7' to bel 'X0/Y11/io1'
Info: constrained 'ADC_CS' to bel 'X0/Y11/io0'
Warning: unmatched constraint 'SDA' (on line 36)
Warning: unmatched constraint 'SCL' (on line 37)
Info: constrained 'BME680_CS' to bel 'X0/Y5/io1'
Warning: unmatched constraint 'P32' (on line 40)
Warning: unmatched constraint 'P33' (on line 41)
Warning: unmatched constraint 'P34' (on line 42)
Info: constrained 'ICE_SCK' to bel 'X4/Y0/io0'
Info: constrained 'ICE_MISO' to bel 'X4/Y0/io1'
Info: constrained 'ICE_MOSI' to bel 'X6/Y0/io1'
Warning: unmatched constraint 'P41' (on line 50)
Warning: unmatched constraint 'P42' (on line 51)
Warning: unmatched constraint 'P43' (on line 52)
Warning: unmatched constraint 'P44' (on line 53)
Warning: unmatched constraint 'P45' (on line 54)
Warning: unmatched constraint 'P47' (on line 56)
Warning: unmatched constraint 'P48' (on line 57)
Info: constrained 'RXD1' to bel 'X16/Y0/io1'
Info: constrained 'TXD1' to bel 'X17/Y0/io0'
Warning: unmatched constraint 'P55' (on line 61)
Warning: unmatched constraint 'P56' (on line 62)
Warning: unmatched constraint 'P60' (on line 64)
Warning: unmatched constraint 'P61' (on line 65)
Warning: unmatched constraint 'P62' (on line 66)
Warning: unmatched constraint 'MB1' (on line 67)
Warning: unmatched constraint 'MB0' (on line 68)
Warning: unmatched constraint 'MOSI' (on line 73)
Warning: unmatched constraint 'MISO' (on line 74)
Warning: unmatched constraint 'SCK' (on line 76)
Info: constrained 'FSS' to bel 'X31/Y0/io1'
Warning: unmatched constraint 'P73' (on line 84)
Warning: unmatched constraint 'P74' (on line 85)
Warning: unmatched constraint 'P75' (on line 86)
Warning: unmatched constraint 'P76' (on line 87)
Warning: unmatched constraint 'P78' (on line 89)
Warning: unmatched constraint 'P79' (on line 90)
Warning: unmatched constraint 'P80' (on line 92)
Warning: unmatched constraint 'P81' (on line 93)
Warning: unmatched constraint 'P82' (on line 94)
Warning: unmatched constraint 'P83' (on line 95)
Warning: unmatched constraint 'P84' (on line 96)
Warning: unmatched constraint 'P85' (on line 97)
Warning: unmatched constraint 'P87' (on line 99)
Warning: unmatched constraint 'P88' (on line 100)
Warning: unmatched constraint 'P90' (on line 102)
Warning: unmatched constraint 'P91' (on line 103)
Warning: unmatched constraint 'P93' (on line 105)
Warning: unmatched constraint 'P94' (on line 106)
Warning: unmatched constraint 'P95' (on line 107)
Warning: unmatched constraint 'P96' (on line 108)
Warning: unmatched constraint 'P97' (on line 109)
Warning: unmatched constraint 'P98' (on line 110)
Warning: unmatched constraint 'P99' (on line 111)
Warning: unmatched constraint 'P101' (on line 113)
Warning: unmatched constraint 'P102' (on line 114)
Warning: unmatched constraint 'P104' (on line 116)
Warning: unmatched constraint 'P105' (on line 117)
Warning: unmatched constraint 'P106' (on line 118)
Warning: unmatched constraint 'P107' (on line 119)
Warning: unmatched constraint 'P110' (on line 123)
Info: constrained 'GPIN0' to bel 'X31/Y33/io0'
Info: constrained 'GPIN1' to bel 'X30/Y33/io1'
Info: constrained 'GPIN2' to bel 'X30/Y33/io0'
Info: constrained 'GPIN3' to bel 'X29/Y33/io1'
Info: constrained 'GPIN4' to bel 'X29/Y33/io0'
Info: constrained 'GPIN5' to bel 'X28/Y33/io1'
Info: constrained 'GPIN6' to bel 'X27/Y33/io0'
Info: constrained 'GPIN7' to bel 'X26/Y33/io1'
Warning: unmatched constraint 'P120' (on line 134)
Info: constrained 'RXD2' to bel 'X25/Y33/io0'
Warning: unmatched constraint 'P122' (on line 136)
Info: constrained 'TXD2' to bel 'X20/Y33/io0'
Warning: unmatched constraint 'P125' (on line 139)
Warning: unmatched constraint 'P128' (on line 141)
Warning: unmatched constraint 'P129' (on line 142)
Warning: unmatched constraint 'P130' (on line 144)
Warning: unmatched constraint 'P134' (on line 145)
Warning: unmatched constraint 'VSYNC' (on line 146)
Info: constrained 'GPOUT0' to bel 'X7/Y33/io1'
Info: constrained 'GPOUT1' to bel 'X7/Y33/io0'
Info: constrained 'GPOUT2' to bel 'X6/Y33/io1'
Info: constrained 'GPOUT3' to bel 'X6/Y33/io0'
Warning: unmatched constraint 'RED3' (on line 152)
Warning: unmatched constraint 'RED2' (on line 153)
Warning: unmatched constraint 'RED1' (on line 154)
Warning: unmatched constraint 'RED0' (on line 155)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2489 LCs used as LUT4 only
Info:      285 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      947 LCs used as DFF only
Info: Packing carries..
Info:      119 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll1.uut' to X16/Y33/pll_3
Info: Packing special functions..
Info:   PLL 'pll1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y32/lc0
Info: Promoting globals..
Info: promoting clk (fanout 1263)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [reset] (fanout 103)
Info: promoting reset [reset] (fanout 71)
Info: promoting sys1.wr_timer [reset] (fanout 33)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O [cen] (fanout 32)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O [cen] (fanout 32)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting sys1.cpu.regsD_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O [cen] (fanout 32)
Info: Constraining chains...
Info:       44 LCs used to legalise carry chains.
Info: Checksum: 0x23603f65

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x50da2ffd

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3887/ 7680    50%
Info: 	        ICESTORM_RAM:    16/   32    50%
Info: 	               SB_IO:    29/  256    11%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 31 cells based on constraints.
Info: Creating initial analytic placement for 3508 cells, random placement wirelen = 106198.
Info:     at initial placer iter 0, wirelen = 1260
Info:     at initial placer iter 1, wirelen = 1232
Info:     at initial placer iter 2, wirelen = 1187
Info:     at initial placer iter 3, wirelen = 1290
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1127, spread = 31621, legal = 38568; time = 0.22s
Info:     at iteration #2, type ALL: wirelen solved = 2125, spread = 20634, legal = 28507; time = 0.24s
Info:     at iteration #3, type ALL: wirelen solved = 3801, spread = 19292, legal = 25099; time = 0.12s
Info:     at iteration #4, type ALL: wirelen solved = 5108, spread = 19038, legal = 27822; time = 0.86s
Info:     at iteration #5, type ALL: wirelen solved = 6635, spread = 18236, legal = 22293; time = 0.09s
Info:     at iteration #6, type ALL: wirelen solved = 8273, spread = 18048, legal = 21237; time = 0.08s
Info:     at iteration #7, type ALL: wirelen solved = 9661, spread = 17127, legal = 22258; time = 0.10s
Info:     at iteration #8, type ALL: wirelen solved = 10191, spread = 16708, legal = 26292; time = 0.13s
Info:     at iteration #9, type ALL: wirelen solved = 10353, spread = 16949, legal = 21070; time = 0.08s
Info:     at iteration #10, type ALL: wirelen solved = 11142, spread = 16677, legal = 19798; time = 0.08s
Info:     at iteration #11, type ALL: wirelen solved = 11704, spread = 16525, legal = 20724; time = 0.08s
Info:     at iteration #12, type ALL: wirelen solved = 11841, spread = 16492, legal = 22941; time = 0.10s
Info:     at iteration #13, type ALL: wirelen solved = 12027, spread = 16493, legal = 22196; time = 0.09s
Info:     at iteration #14, type ALL: wirelen solved = 12261, spread = 16454, legal = 22502; time = 0.10s
Info:     at iteration #15, type ALL: wirelen solved = 12305, spread = 16530, legal = 24970; time = 0.10s
Info: HeAP Placer Time: 3.03s
Info:   of which solving equations: 1.08s
Info:   of which spreading cells: 0.16s
Info:   of which strict legalisation: 1.49s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1120, wirelen = 19798
Info:   at iteration #5: temp = 0.000000, timing cost = 1208, wirelen = 17373
Info:   at iteration #10: temp = 0.000000, timing cost = 1208, wirelen = 16516
Info:   at iteration #15: temp = 0.000000, timing cost = 1106, wirelen = 16037
Info:   at iteration #20: temp = 0.000000, timing cost = 1140, wirelen = 15883
Info:   at iteration #21: temp = 0.000000, timing cost = 1075, wirelen = 15850 
Info: SA placement time 1.91s

Info: Max frequency for clock 'clk_$glb_clk': 21.60 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                   -> posedge ICE_SCK$SB_IO_OUT: 1.06 ns
Info: Max delay <async>                   -> posedge clk_$glb_clk     : 14.50 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT -> posedge clk_$glb_clk     : 2.70 ns
Info: Max delay posedge clk_$glb_clk      -> <async>                  : 11.30 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 18522,  21710) |**+
Info: [ 21710,  24898) |*******+
Info: [ 24898,  28086) |*********************************************+
Info: [ 28086,  31274) |************+
Info: [ 31274,  34462) |***+
Info: [ 34462,  37650) |**+
Info: [ 37650,  40838) |+
Info: [ 40838,  44026) |+
Info: [ 44026,  47214) |***+
Info: [ 47214,  50402) |*+
Info: [ 50402,  53590) |*********************************+
Info: [ 53590,  56778) |******+
Info: [ 56778,  59966) |**********************************+
Info: [ 59966,  63154) |************+
Info: [ 63154,  66342) |************************+
Info: [ 66342,  69530) |************************+
Info: [ 69530,  72718) |************************************************************ 
Info: [ 72718,  75906) |*************************+
Info: [ 75906,  79094) |****************+
Info: [ 79094,  82282) |*****************************************+
Info: Checksum: 0xfd1c90b1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 12410 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |        1        998 |    1   998 |     11412
Info:       2000 |       27       1972 |   26   974 |     10483
Info:       3000 |       81       2918 |   54   946 |      9610
Info:       4000 |      164       3835 |   83   917 |      8722
Info:       5000 |      249       4750 |   85   915 |      7920
Info:       6000 |      368       5631 |  119   881 |      7183
Info:       7000 |      504       6495 |  136   864 |      6407
Info:       8000 |      712       7287 |  208   792 |      5799
Info:       9000 |      951       8048 |  239   761 |      5194
Info:      10000 |     1282       8717 |  331   669 |      4801
Info:      11000 |     1577       9422 |  295   705 |      4468
Info:      12000 |     1849      10150 |  272   728 |      3983
Info:      13000 |     2129      10870 |  280   720 |      3693
Info:      14000 |     2453      11546 |  324   676 |      3394
Info:      15000 |     2817      12182 |  364   636 |      3153
Info:      16000 |     3208      12791 |  391   609 |      2980
Info:      17000 |     3608      13391 |  400   600 |      2846
Info:      18000 |     3994      14005 |  386   614 |      2591
Info:      19000 |     4316      14683 |  322   678 |      2271
Info:      20000 |     4737      15262 |  421   579 |      2127
Info:      21000 |     5160      15839 |  423   577 |      2029
Info:      22000 |     5594      16405 |  434   566 |      1941
Info:      23000 |     6088      16911 |  494   506 |      1840
Info:      24000 |     6368      17631 |  280   720 |      1297
Info:      25000 |     6635      18364 |  267   733 |       669
Info:      26000 |     6901      19098 |  266   734 |       242
Info:      26264 |     6915      19349 |   14   251 |         0
Info: Routing complete.
Info: Route time 8.95s
Info: Checksum: 0x5e0450ba

Info: Critical path report for clock 'clk_$glb_clk' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source sys1.cpu.IR_SB_DFF_Q_14_DFFLC.O
Info:  1.6  2.2    Net sys1.cpu.IR[17] budget 2.302000 ns (10,23) -> (10,15)
Info:                Sink sys1.cpu.rs1_SB_LUT4_O_1_LC.I3
Info:  0.3  2.5  Source sys1.cpu.rs1_SB_LUT4_O_1_LC.O
Info:  0.6  3.1    Net sys1.cpu.rs1[2] budget 1.759000 ns (10,15) -> (10,14)
Info:                Sink sys1.cpu.rs1_SB_LUT4_I1_1_LC.I1
Info:  0.4  3.5  Source sys1.cpu.rs1_SB_LUT4_I1_1_LC.O
Info:  2.4  5.9    Net sys1.cpu.rs1_SB_LUT4_I1_1_O budget 2.679000 ns (10,14) -> (7,30)
Info:                Sink sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.4  6.3  Source sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  6.9    Net sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 budget 1.542000 ns (7,30) -> (7,29)
Info:                Sink sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  7.3  Source sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  7.9    Net sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 budget 1.542000 ns (7,29) -> (7,30)
Info:                Sink sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_LC.I0
Info:  0.4  8.3  Source sys1.cpu.aluIn1_SB_LUT4_O_1_I2_SB_LUT4_O_LC.O
Info:  0.9  9.2    Net sys1.cpu.aluIn1_SB_LUT4_O_1_I2 budget 1.542000 ns (7,30) -> (9,30)
Info:                Sink sys1.cpu.regsQ1_SB_LUT4_O_1_LC.I2
Info:  0.4  9.6  Source sys1.cpu.regsQ1_SB_LUT4_O_1_LC.O
Info:  2.3 12.0    Net sys1.cpu.regsQ1[0] budget 1.812000 ns (9,30) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27$CARRY.I1
Info:  0.3 12.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27$CARRY.COUT
Info:  0.0 12.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[1] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16$CARRY.CIN
Info:  0.1 12.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16$CARRY.COUT
Info:  0.0 12.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[2] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.CIN
Info:  0.1 12.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_LC.COUT
Info:  0.0 12.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.CIN
Info:  0.1 12.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_6_LC.COUT
Info:  0.0 12.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.CIN
Info:  0.1 12.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_5_LC.COUT
Info:  0.0 12.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.CIN
Info:  0.1 12.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_4_LC.COUT
Info:  0.0 12.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.CIN
Info:  0.1 13.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_3_LC.COUT
Info:  0.0 13.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7] budget 0.000000 ns (7,19) -> (7,19)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.CIN
Info:  0.1 13.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_2_LC.COUT
Info:  0.2 13.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8] budget 0.190000 ns (7,19) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.CIN
Info:  0.1 13.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_1_LC.COUT
Info:  0.0 13.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_LC.CIN
Info:  0.1 13.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_LC.COUT
Info:  0.0 13.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.CIN
Info:  0.1 13.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_13_LC.COUT
Info:  0.0 13.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.CIN
Info:  0.1 13.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.CIN
Info:  0.1 13.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_11_LC.COUT
Info:  0.0 13.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.CIN
Info:  0.1 14.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_23$CARRY.COUT
Info:  0.0 14.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.CIN
Info:  0.1 14.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_22$CARRY.COUT
Info:  0.0 14.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15] budget 0.000000 ns (7,20) -> (7,20)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.CIN
Info:  0.1 14.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_21$CARRY.COUT
Info:  0.2 14.5    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16] budget 0.190000 ns (7,20) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.CIN
Info:  0.1 14.6  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0 14.6    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.CIN
Info:  0.1 14.7  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 14.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.CIN
Info:  0.1 14.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0 14.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.CIN
Info:  0.1 15.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0 15.0    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.CIN
Info:  0.1 15.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0 15.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.CIN
Info:  0.1 15.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0 15.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.CIN
Info:  0.1 15.4  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0 15.4    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23] budget 0.000000 ns (7,21) -> (7,21)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.CIN
Info:  0.1 15.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_12$CARRY.COUT
Info:  0.2 15.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24] budget 0.190000 ns (7,21) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.CIN
Info:  0.1 15.8  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_11$CARRY.COUT
Info:  0.0 15.8    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25] budget 0.000000 ns (7,22) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.CIN
Info:  0.1 15.9  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0 15.9    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26] budget 0.000000 ns (7,22) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.CIN
Info:  0.1 16.1  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0 16.1    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27] budget 0.000000 ns (7,22) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.CIN
Info:  0.1 16.2  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0 16.2    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28] budget 0.000000 ns (7,22) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.CIN
Info:  0.1 16.3  Source sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0 16.3    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29] budget 0.000000 ns (7,22) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.CIN
Info:  0.1 16.5  Source sys1.cpu.ldstaddr_SB_LUT4_O_10_LC.COUT
Info:  0.3 16.7    Net sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30] budget 0.260000 ns (7,22) -> (7,22)
Info:                Sink sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.I3
Info:  0.3 17.0  Source sys1.cpu.ldstaddr_SB_LUT4_O_8_LC.O
Info:  1.2 18.2    Net sys1.cpu.ldstaddr[30] budget 2.436000 ns (7,22) -> (9,22)
Info:                Sink sys1.iramcs_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.3 18.6  Source sys1.iramcs_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.0 19.5    Net sys1.iramcs_SB_LUT4_O_I3 budget 1.542000 ns (9,22) -> (9,21)
Info:                Sink sys1.iramcs_SB_LUT4_O_LC.I3
Info:  0.3 19.8  Source sys1.iramcs_SB_LUT4_O_LC.O
Info:  1.3 21.2    Net sys1.iramcs budget 1.891000 ns (9,21) -> (9,18)
Info:                Sink sys1.ram0.wrlanes_SB_LUT4_O_LC.I1
Info:  0.4 21.6  Source sys1.ram0.wrlanes_SB_LUT4_O_LC.O
Info:  2.8 24.4    Net sys1.ram0.wrlanes[3] budget 2.138000 ns (9,18) -> (8,1)
Info:                Sink sys1.ram0.ram_array.12.0.0_RAM.WCLKE
Info:  0.1 24.5  Setup sys1.ram0.ram_array.12.0.0_RAM.WCLKE
Info: 8.2 ns logic, 16.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_SCK$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source ICE_MISO$sb_io.D_IN_0
Info:  0.6  0.6    Net ICE_MISO$SB_IO_IN budget 82.864998 ns (4,0) -> (4,1)
Info:                Sink sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info:  0.5  1.1  Setup sys1.spi.sin_SB_DFF_Q_DFFLC.I0
Info: 0.5 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source GPIN7$sb_io.D_IN_0
Info:  2.6  2.6    Net GPIN7$SB_IO_IN budget 8.771000 ns (26,33) -> (15,22)
Info:                Sink GPIN7_SB_LUT4_I2_LC.I2
Info:  0.4  3.0  Source GPIN7_SB_LUT4_I2_LC.O
Info:  0.9  3.9    Net GPIN7_SB_LUT4_I2_O budget 3.031000 ns (15,22) -> (15,22)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.3  4.2  Source sys1.cpu.rdata_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  0.6  4.8    Net sys1.cpu.rdata_SB_LUT4_O_I2 budget 3.117000 ns (15,22) -> (15,22)
Info:                Sink sys1.cpu.rdata_SB_LUT4_O_LC.I2
Info:  0.4  5.2  Source sys1.cpu.rdata_SB_LUT4_O_LC.O
Info:  2.0  7.1    Net sys1.cdi[7] budget 3.463000 ns (15,22) -> (9,16)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I2
Info:  0.4  7.5  Source sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  8.1    Net sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0 budget 3.061000 ns (9,16) -> (9,16)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_LC.I2
Info:  0.4  8.5  Source sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_LC.O
Info:  0.6  9.1    Net sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O budget 3.147000 ns (9,16) -> (9,15)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.I0
Info:  0.4  9.5  Source sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.7 11.2    Net sys1.cpu.regsD_SB_LUT4_O_25_I1_SB_LUT4_O_I3_SB_LUT4_I3_O budget 3.938000 ns (9,15) -> (10,8)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_LC.I1
Info:  0.4 11.6  Source sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_LC.O
Info:  0.6 12.2    Net sys1.cpu.regsD_SB_LUT4_O_12_I2 budget 3.054000 ns (10,8) -> (11,8)
Info:                Sink sys1.cpu.regsD_SB_LUT4_O_12_LC.I2
Info:  0.4 12.6  Source sys1.cpu.regsD_SB_LUT4_O_12_LC.O
Info:  2.9 15.4    Net sys1.cpu.regsD[25] budget 3.982000 ns (11,8) -> (20,2)
Info:                Sink sys1.cpu.regs[0]_SB_DFFE_Q_6_DFFLC.I0
Info:  0.5 15.9  Setup sys1.cpu.regs[0]_SB_DFFE_Q_6_DFFLC.I0
Info: 3.5 ns logic, 12.4 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_SCK$SB_IO_OUT' -> 'posedge clk_$glb_clk':
Info: curr total
Info:  0.5  0.5  Source sys1.spi.sin_SB_DFF_Q_DFFLC.O
Info:  2.0  2.6    Net sys1.spi.sin budget 82.458000 ns (4,1) -> (6,11)
Info:                Sink sys1.spi.sin_SB_LUT4_I3_LC.I3
Info:  0.3  2.9  Setup sys1.spi.sin_SB_LUT4_I3_LC.I3
Info: 0.9 ns logic, 2.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source sys1.spi_ctrl_SB_DFFE_Q_5_DFFLC.O
Info:  1.0  1.5    Net ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1] budget 10.572000 ns (1,12) -> (2,14)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:  0.3  1.8  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  1.8    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.CIN
Info:  0.1  1.9  Source ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_LC.COUT
Info:  0.0  1.9    Net ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.CIN
Info:  0.1  2.0  Source ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_LC.COUT
Info:  0.0  2.0    Net ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[3] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.CIN
Info:  0.1  2.1  Source ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.COUT
Info:  0.3  2.4    Net ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[4] budget 0.260000 ns (2,14) -> (2,14)
Info:                Sink ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:  0.3  2.7  Source ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.3  4.0    Net ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O budget 11.315000 ns (2,14) -> (4,17)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  0.4  4.4  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  0.6  5.0    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 10.712000 ns (4,17) -> (4,17)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  0.4  5.4  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.0  6.4    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 10.968000 ns (4,17) -> (3,15)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.4  6.8  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  7.4    Net ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 10.555000 ns (3,15) -> (3,15)
Info:                Sink ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  0.4  7.8  Source ICE_MOSI_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  0.6  8.4    Net ICE_MOSI_SB_LUT4_O_I1 budget 10.671000 ns (3,15) -> (2,14)
Info:                Sink ICE_MOSI_SB_LUT4_O_LC.I1
Info:  0.4  8.8  Source ICE_MOSI_SB_LUT4_O_LC.O
Info:  2.4 11.1    Net ICE_MOSI$SB_IO_OUT budget 11.399000 ns (2,14) -> (6,0)
Info:                Sink ICE_MOSI$sb_io.D_OUT_0
Info: 3.5 ns logic, 7.6 ns routing

Info: Max frequency for clock 'clk_$glb_clk': 20.45 MHz (PASS at 12.00 MHz)
Info: Clock 'ICE_SCK$SB_IO_OUT' has no interior paths

Info: Max delay <async>                   -> posedge ICE_SCK$SB_IO_OUT: 1.06 ns
Info: Max delay <async>                   -> posedge clk_$glb_clk     : 15.90 ns
Info: Max delay posedge ICE_SCK$SB_IO_OUT -> posedge clk_$glb_clk     : 2.89 ns
Info: Max delay posedge clk_$glb_clk      -> <async>                  : 11.14 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 17216,  20470) |**+
Info: [ 20470,  23724) |**+
Info: [ 23724,  26978) |********************************+
Info: [ 26978,  30232) |*******************************+
Info: [ 30232,  33486) |******+
Info: [ 33486,  36740) |*+
Info: [ 36740,  39994) |*+
Info: [ 39994,  43248) |+
Info: [ 43248,  46502) |***+
Info: [ 46502,  49756) |+
Info: [ 49756,  53010) |***********************************+
Info: [ 53010,  56264) |***********+
Info: [ 56264,  59518) |**********************************+
Info: [ 59518,  62772) |********+
Info: [ 62772,  66026) |****************+
Info: [ 66026,  69280) |************************************************************ 
Info: [ 69280,  72534) |*************************************+
Info: [ 72534,  75788) |**********************+
Info: [ 75788,  79042) |**************************+
Info: [ 79042,  82296) |********************************************+
78 warnings, 0 errors
