# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 15 2021 10:43:12

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_1mhz
		4.3::Critical Path Report for clk_app
		4.4::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
		5.4::Critical Path Report for (clk_usb:R vs. clk_usb:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_n:in
			6.1.2::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: led
			6.2.2::Path details for port: usb_n:out
			6.2.3::Path details for port: usb_p:out
			6.2.4::Path details for port: usb_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_n:in
			6.4.2::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: led
			6.5.2::Path details for port: usb_n:out
			6.5.3::Path details for port: usb_p:out
			6.5.4::Path details for port: usb_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 5
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz   | 
Clock: clk_1mhz          | Frequency: 143.96 MHz  | Target: 1.00 MHz    | 
Clock: clk_app           | Frequency: 202.06 MHz  | Target: 191.94 MHz  | 
Clock: clk_usb           | Frequency: 61.89 MHz   | Target: 47.98 MHz   | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 192.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_1mhz       1e+06            993054      N/A              N/A         N/A              N/A         N/A              N/A         
clk_1mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_1mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        5210             261         N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_1mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20840            4683        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port          Setup Times  Clock Reference:Phase  
---------  ------------------  -----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  1071         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  584          clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port          Clock to Out  Clock Reference:Phase  
---------  ------------------  ------------  ---------------------  
led        clk                 22483         clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  19337         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  21012         clk_usb:R              
usb_pu     clk                 21356         clk_1mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port          Hold Times  Clock Reference:Phase  
---------  ------------------  ----------  ---------------------  
usb_n:in   u_pll/PLLOUTGLOBAL  36          clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL  243         clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port          Minimum Clock to Out  Clock Reference:Phase  
---------  ------------------  --------------------  ---------------------  
led        clk                 21813                 clk_1mhz:R             
usb_n:out  u_pll/PLLOUTGLOBAL  13894                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL  15052                 clk_usb:R              
usb_pu     clk                 20800                 clk_1mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_up_cnt_prescaler.prescaler_cnt_1_LC_26_21_3/lcout
Path End         : u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/in0
Capture Clock    : u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                          Odrv12                         0              1420  RISE       1
I__1306/O                                          Odrv12                       724              2143  RISE       1
I__1307/I                                          Span12Mux_v                    0              2143  RISE       1
I__1307/O                                          Span12Mux_v                  724              2867  RISE       1
I__1308/I                                          Span12Mux_v                    0              2867  RISE       1
I__1308/O                                          Span12Mux_v                  724              3590  RISE       1
I__1309/I                                          Span12Mux_h                    0              3590  RISE       1
I__1309/O                                          Span12Mux_h                  724              4314  RISE       1
I__1310/I                                          Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                          Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                          LocalMux                       0              4665  RISE       1
I__1311/O                                          LocalMux                     486              5151  RISE       1
I__1312/I                                          IoInMux                        0              5151  RISE       1
I__1312/O                                          IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6443  RISE       7
I__6854/I                                          gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                          gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                          GlobalMux                      0              6443  RISE       1
I__6855/O                                          GlobalMux                    227              6671  RISE       1
I__6858/I                                          ClkMux                         0              6671  RISE       1
I__6858/O                                          ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_26_21_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_up_cnt_prescaler.prescaler_cnt_1_LC_26_21_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__6861/I                                            LocalMux                       0              7922  60143  RISE       1
I__6861/O                                            LocalMux                     486              8407  60143  RISE       1
I__6863/I                                            InMux                          0              8407  60143  RISE       1
I__6863/O                                            InMux                        382              8790  60143  RISE       1
u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                          Odrv12                         0              1420  RISE       1
I__1306/O                                          Odrv12                       724              2143  RISE       1
I__1307/I                                          Span12Mux_v                    0              2143  RISE       1
I__1307/O                                          Span12Mux_v                  724              2867  RISE       1
I__1308/I                                          Span12Mux_v                    0              2867  RISE       1
I__1308/O                                          Span12Mux_v                  724              3590  RISE       1
I__1309/I                                          Span12Mux_h                    0              3590  RISE       1
I__1309/O                                          Span12Mux_h                  724              4314  RISE       1
I__1310/I                                          Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                          Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                          LocalMux                       0              4665  RISE       1
I__1311/O                                          LocalMux                     486              5151  RISE       1
I__1312/I                                          IoInMux                        0              5151  RISE       1
I__1312/O                                          IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6443  RISE       7
I__6854/I                                          gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                          gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                          GlobalMux                      0              6443  RISE       1
I__6855/O                                          GlobalMux                    227              6671  RISE       1
I__6858/I                                          ClkMux                         0              6671  RISE       1
I__6858/O                                          ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_1mhz
**************************************
Clock: clk_1mhz
Frequency: 143.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_17_25_0/lcout
Path End         : up_cnt_20_LC_17_27_4/in3
Capture Clock    : up_cnt_20_LC_17_27_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                    11477
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1011074

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                  11477
+ Clock To Q                                 796
+ Data Path Delay                           5748
----------------------------------------   ----- 
End-of-path arrival time (ps)              18021
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                            Odrv12                         0              1420  RISE       1
I__1306/O                                            Odrv12                       724              2143  RISE       1
I__1307/I                                            Span12Mux_v                    0              2143  RISE       1
I__1307/O                                            Span12Mux_v                  724              2867  RISE       1
I__1308/I                                            Span12Mux_v                    0              2867  RISE       1
I__1308/O                                            Span12Mux_v                  724              3590  RISE       1
I__1309/I                                            Span12Mux_h                    0              3590  RISE       1
I__1309/O                                            Span12Mux_h                  724              4314  RISE       1
I__1310/I                                            Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                            Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                            LocalMux                       0              4665  RISE       1
I__1311/O                                            LocalMux                     486              5151  RISE       1
I__1312/I                                            IoInMux                        0              5151  RISE       1
I__1312/O                                            IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6443  RISE       7
I__6854/I                                            gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                            gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                            GlobalMux                      0              6443  RISE       1
I__6855/O                                            GlobalMux                    227              6671  RISE       1
I__6858/I                                            ClkMux                         0              6671  RISE       1
I__6858/O                                            ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              7922  RISE       2
I__6716/I                                            Odrv12                         0              7922  RISE       1
I__6716/O                                            Odrv12                       724              8645  RISE       1
I__6718/I                                            Span12Mux_s6_h                 0              8645  RISE       1
I__6718/O                                            Span12Mux_s6_h               372              9017  RISE       1
I__6719/I                                            LocalMux                       0              9017  RISE       1
I__6719/O                                            LocalMux                     486              9503  RISE       1
I__6720/I                                            IoInMux                        0              9503  RISE       1
I__6720/O                                            IoInMux                      382              9886  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              9886  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             10795  RISE      22
I__1678/I                                            gio2CtrlBuf                    0             10795  RISE       1
I__1678/O                                            gio2CtrlBuf                    0             10795  RISE       1
I__1679/I                                            GlobalMux                      0             10795  RISE       1
I__1679/O                                            GlobalMux                    227             11023  RISE       1
I__1680/I                                            ClkMux                         0             11023  RISE       1
I__1680/O                                            ClkMux                       455             11477  RISE       1
up_cnt_0_LC_17_25_0/clk                              LogicCell40_SEQ_MODE_1010      0             11477  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_17_25_0/lcout         LogicCell40_SEQ_MODE_1010    796             12273  993054  RISE       1
I__1637/I                         LocalMux                       0             12273  993054  RISE       1
I__1637/O                         LocalMux                     486             12759  993054  RISE       1
I__1638/I                         InMux                          0             12759  993054  RISE       1
I__1638/O                         InMux                        382             13142  993054  RISE       1
up_cnt_0_LC_17_25_0/in1           LogicCell40_SEQ_MODE_1010      0             13142  993054  RISE       1
up_cnt_0_LC_17_25_0/carryout      LogicCell40_SEQ_MODE_1010    382             13524  993054  RISE       2
up_cnt_1_LC_17_25_1/carryin       LogicCell40_SEQ_MODE_1010      0             13524  993054  RISE       1
up_cnt_1_LC_17_25_1/carryout      LogicCell40_SEQ_MODE_1010    186             13710  993054  RISE       2
up_cnt_2_LC_17_25_2/carryin       LogicCell40_SEQ_MODE_1010      0             13710  993054  RISE       1
up_cnt_2_LC_17_25_2/carryout      LogicCell40_SEQ_MODE_1010    186             13896  993054  RISE       2
up_cnt_3_LC_17_25_3/carryin       LogicCell40_SEQ_MODE_1010      0             13896  993054  RISE       1
up_cnt_3_LC_17_25_3/carryout      LogicCell40_SEQ_MODE_1010    186             14082  993054  RISE       2
up_cnt_4_LC_17_25_4/carryin       LogicCell40_SEQ_MODE_1010      0             14082  993054  RISE       1
up_cnt_4_LC_17_25_4/carryout      LogicCell40_SEQ_MODE_1010    186             14268  993054  RISE       2
up_cnt_5_LC_17_25_5/carryin       LogicCell40_SEQ_MODE_1010      0             14268  993054  RISE       1
up_cnt_5_LC_17_25_5/carryout      LogicCell40_SEQ_MODE_1010    186             14455  993054  RISE       2
up_cnt_6_LC_17_25_6/carryin       LogicCell40_SEQ_MODE_1010      0             14455  993054  RISE       1
up_cnt_6_LC_17_25_6/carryout      LogicCell40_SEQ_MODE_1010    186             14641  993054  RISE       2
up_cnt_7_LC_17_25_7/carryin       LogicCell40_SEQ_MODE_1010      0             14641  993054  RISE       1
up_cnt_7_LC_17_25_7/carryout      LogicCell40_SEQ_MODE_1010    186             14827  993054  RISE       1
IN_MUX_bfv_17_26_0_/carryinitin   ICE_CARRY_IN_MUX               0             14827  993054  RISE       1
IN_MUX_bfv_17_26_0_/carryinitout  ICE_CARRY_IN_MUX             289             15116  993054  RISE       2
up_cnt_8_LC_17_26_0/carryin       LogicCell40_SEQ_MODE_1010      0             15116  993054  RISE       1
up_cnt_8_LC_17_26_0/carryout      LogicCell40_SEQ_MODE_1010    186             15302  993054  RISE       2
up_cnt_9_LC_17_26_1/carryin       LogicCell40_SEQ_MODE_1010      0             15302  993054  RISE       1
up_cnt_9_LC_17_26_1/carryout      LogicCell40_SEQ_MODE_1010    186             15488  993054  RISE       2
up_cnt_10_LC_17_26_2/carryin      LogicCell40_SEQ_MODE_1010      0             15488  993054  RISE       1
up_cnt_10_LC_17_26_2/carryout     LogicCell40_SEQ_MODE_1010    186             15674  993054  RISE       2
up_cnt_11_LC_17_26_3/carryin      LogicCell40_SEQ_MODE_1010      0             15674  993054  RISE       1
up_cnt_11_LC_17_26_3/carryout     LogicCell40_SEQ_MODE_1010    186             15860  993054  RISE       2
up_cnt_12_LC_17_26_4/carryin      LogicCell40_SEQ_MODE_1010      0             15860  993054  RISE       1
up_cnt_12_LC_17_26_4/carryout     LogicCell40_SEQ_MODE_1010    186             16046  993054  RISE       2
up_cnt_13_LC_17_26_5/carryin      LogicCell40_SEQ_MODE_1010      0             16046  993054  RISE       1
up_cnt_13_LC_17_26_5/carryout     LogicCell40_SEQ_MODE_1010    186             16232  993054  RISE       2
up_cnt_14_LC_17_26_6/carryin      LogicCell40_SEQ_MODE_1010      0             16232  993054  RISE       1
up_cnt_14_LC_17_26_6/carryout     LogicCell40_SEQ_MODE_1010    186             16419  993054  RISE       2
up_cnt_15_LC_17_26_7/carryin      LogicCell40_SEQ_MODE_1010      0             16419  993054  RISE       1
up_cnt_15_LC_17_26_7/carryout     LogicCell40_SEQ_MODE_1010    186             16605  993054  RISE       1
IN_MUX_bfv_17_27_0_/carryinitin   ICE_CARRY_IN_MUX               0             16605  993054  RISE       1
IN_MUX_bfv_17_27_0_/carryinitout  ICE_CARRY_IN_MUX             289             16894  993054  RISE       2
up_cnt_16_LC_17_27_0/carryin      LogicCell40_SEQ_MODE_1010      0             16894  993054  RISE       1
up_cnt_16_LC_17_27_0/carryout     LogicCell40_SEQ_MODE_1010    186             17080  993054  RISE       2
up_cnt_17_LC_17_27_1/carryin      LogicCell40_SEQ_MODE_1010      0             17080  993054  RISE       1
up_cnt_17_LC_17_27_1/carryout     LogicCell40_SEQ_MODE_1010    186             17266  993054  RISE       2
up_cnt_18_LC_17_27_2/carryin      LogicCell40_SEQ_MODE_1010      0             17266  993054  RISE       1
up_cnt_18_LC_17_27_2/carryout     LogicCell40_SEQ_MODE_1010    186             17452  993054  RISE       2
up_cnt_19_LC_17_27_3/carryin      LogicCell40_SEQ_MODE_1010      0             17452  993054  RISE       1
up_cnt_19_LC_17_27_3/carryout     LogicCell40_SEQ_MODE_1010    186             17638  993054  RISE       1
I__1688/I                         InMux                          0             17638  993054  RISE       1
I__1688/O                         InMux                        382             18021  993054  RISE       1
up_cnt_20_LC_17_27_4/in3          LogicCell40_SEQ_MODE_1010      0             18021  993054  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                            Odrv12                         0              1420  RISE       1
I__1306/O                                            Odrv12                       724              2143  RISE       1
I__1307/I                                            Span12Mux_v                    0              2143  RISE       1
I__1307/O                                            Span12Mux_v                  724              2867  RISE       1
I__1308/I                                            Span12Mux_v                    0              2867  RISE       1
I__1308/O                                            Span12Mux_v                  724              3590  RISE       1
I__1309/I                                            Span12Mux_h                    0              3590  RISE       1
I__1309/O                                            Span12Mux_h                  724              4314  RISE       1
I__1310/I                                            Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                            Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                            LocalMux                       0              4665  RISE       1
I__1311/O                                            LocalMux                     486              5151  RISE       1
I__1312/I                                            IoInMux                        0              5151  RISE       1
I__1312/O                                            IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6443  RISE       7
I__6854/I                                            gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                            gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                            GlobalMux                      0              6443  RISE       1
I__6855/O                                            GlobalMux                    227              6671  RISE       1
I__6858/I                                            ClkMux                         0              6671  RISE       1
I__6858/O                                            ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              7922  RISE       2
I__6716/I                                            Odrv12                         0              7922  RISE       1
I__6716/O                                            Odrv12                       724              8645  RISE       1
I__6718/I                                            Span12Mux_s6_h                 0              8645  RISE       1
I__6718/O                                            Span12Mux_s6_h               372              9017  RISE       1
I__6719/I                                            LocalMux                       0              9017  RISE       1
I__6719/O                                            LocalMux                     486              9503  RISE       1
I__6720/I                                            IoInMux                        0              9503  RISE       1
I__6720/O                                            IoInMux                      382              9886  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              9886  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             10795  RISE      22
I__1678/I                                            gio2CtrlBuf                    0             10795  RISE       1
I__1678/O                                            gio2CtrlBuf                    0             10795  RISE       1
I__1679/I                                            GlobalMux                      0             10795  RISE       1
I__1679/O                                            GlobalMux                    227             11023  RISE       1
I__1683/I                                            ClkMux                         0             11023  RISE       1
I__1683/O                                            ClkMux                       455             11477  RISE       1
up_cnt_20_LC_17_27_4/clk                             LogicCell40_SEQ_MODE_1010      0             11477  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 202.06 MHz | Target: 191.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_19_27_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/sr
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/clk
Setup Constraint : 5210p
Path slack       : 261p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                               -235
----------------------------------------   ---- 
End-of-path required time (ps)             5657

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3918
---------------------------------------   ---- 
End-of-path arrival time (ps)             5396
 
Launch Clock Path
pin name                                                               model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                     SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                                              GlobalMux                               0                 0  RISE       1
I__3867/O                                                              GlobalMux                             227               227  RISE       1
I__3869/I                                                              ClkMux                                  0               227  RISE       1
I__3869/O                                                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_19_27_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_19_27_0/lcout          LogicCell40_SEQ_MODE_1010    796              1478    261  RISE       1
I__3287/I                                                                        LocalMux                       0              1478    261  RISE       1
I__3287/O                                                                        LocalMux                     486              1964    261  RISE       1
I__3288/I                                                                        InMux                          0              1964    261  RISE       1
I__3288/O                                                                        InMux                        382              2346    261  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_20_26_7/in3    LogicCell40_SEQ_MODE_0000      0              2346    261  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_20_26_7/lcout  LogicCell40_SEQ_MODE_0000    424              2770    261  FALL      14
I__3853/I                                                                        Odrv4                          0              2770    261  FALL       1
I__3853/O                                                                        Odrv4                        548              3318    261  FALL       1
I__3855/I                                                                        Span4Mux_v                     0              3318    261  FALL       1
I__3855/O                                                                        Span4Mux_v                   548              3866    261  FALL       1
I__3859/I                                                                        Span4Mux_v                     0              3866    261  FALL       1
I__3859/O                                                                        Span4Mux_v                   548              4414    261  FALL       1
I__3862/I                                                                        LocalMux                       0              4414    261  FALL       1
I__3862/O                                                                        LocalMux                     455              4869    261  FALL       1
I__3864/I                                                                        SRMux                          0              4869    261  FALL       1
I__3864/O                                                                        SRMux                        527              5396    261  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/sr           LogicCell40_SEQ_MODE_1010      0              5396    261  FALL       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                                                GlobalMux                               0                 0  RISE       1
I__3867/O                                                                GlobalMux                             227               227  RISE       1
I__3872/I                                                                ClkMux                                  0               227  RISE       1
I__3872/O                                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


===================================================================== 
4.4::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 61.89 MHz | Target: 47.98 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.pid_q_2_LC_21_18_4/lcout
Path End         : u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/ce
Capture Clock    : u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/clk
Setup Constraint : 20840p
Path slack       : 4683p

Capture Clock Arrival Time (clk_usb:R#2)   20840
+ Master Clock Source Latency                  0
+ Capture Clock Path Delay                  4755
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             25595

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                  4755
+ Clock To Q                                796
+ Data Path Delay                         15361
---------------------------------------   ----- 
End-of-path arrival time (ps)             20912
 
Launch Clock Path
pin name                                         model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                        GlobalMux                               0                 0  RISE       1
I__3867/O                                        GlobalMux                             227               227  RISE       1
I__3868/I                                        ClkMux                                  0               227  RISE       1
I__3868/O                                        ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__1323/I                                        Odrv4                                   0              1478  RISE       1
I__1323/O                                        Odrv4                                 517              1995  RISE       1
I__1325/I                                        Span4Mux_s0_v                           0              1995  RISE       1
I__1325/O                                        Span4Mux_s0_v                         300              2295  RISE       1
I__1326/I                                        LocalMux                                0              2295  RISE       1
I__1326/O                                        LocalMux                              486              2781  RISE       1
I__1327/I                                        IoInMux                                 0              2781  RISE       1
I__1327/O                                        IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                                910              4073  RISE     370
I__11335/I                                       gio2CtrlBuf                             0              4073  RISE       1
I__11335/O                                       gio2CtrlBuf                             0              4073  RISE       1
I__11336/I                                       GlobalMux                               0              4073  RISE       1
I__11336/O                                       GlobalMux                             227              4300  RISE       1
I__11364/I                                       ClkMux                                  0              4300  RISE       1
I__11364/O                                       ClkMux                                455              4755  RISE       1
u_usb_cdc.u_sie.pid_q_2_LC_21_18_4/clk           LogicCell40_SEQ_MODE_1010               0              4755  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.pid_q_2_LC_21_18_4/lcout                             LogicCell40_SEQ_MODE_1010    796              5551   4683  RISE       7
I__6335/I                                                            Odrv4                          0              5551   4683  RISE       1
I__6335/O                                                            Odrv4                        517              6068   4683  RISE       1
I__6340/I                                                            Span4Mux_h                     0              6068   4683  RISE       1
I__6340/O                                                            Span4Mux_h                   444              6512   4683  RISE       1
I__6347/I                                                            Span4Mux_h                     0              6512   4683  RISE       1
I__6347/O                                                            Span4Mux_h                   444              6957   4683  RISE       1
I__6351/I                                                            LocalMux                       0              6957   4683  RISE       1
I__6351/O                                                            LocalMux                     486              7443   4683  RISE       1
I__6353/I                                                            InMux                          0              7443   4683  RISE       1
I__6353/O                                                            InMux                        382              7825   4683  RISE       1
u_usb_cdc.u_sie.pid_q_RNIQVB5_0_0_LC_26_18_6/in0                     LogicCell40_SEQ_MODE_0000      0              7825   4683  RISE       1
u_usb_cdc.u_sie.pid_q_RNIQVB5_0_0_LC_26_18_6/lcout                   LogicCell40_SEQ_MODE_0000    662              8487   4683  RISE      10
I__9814/I                                                            LocalMux                       0              8487   4683  RISE       1
I__9814/O                                                            LocalMux                     486              8972   4683  RISE       1
I__9820/I                                                            InMux                          0              8972   4683  RISE       1
I__9820/O                                                            InMux                        382              9355   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_ns_0_a2_1_0_0_a2_1_LC_27_17_5/in3      LogicCell40_SEQ_MODE_0000      0              9355   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_ns_0_a2_1_0_0_a2_1_LC_27_17_5/ltout    LogicCell40_SEQ_MODE_0000    403              9758   4683  FALL       1
I__7528/I                                                            CascadeMux                     0              9758   4683  FALL       1
I__7528/O                                                            CascadeMux                     0              9758   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIDPJ01_3_LC_27_17_6/in2              LogicCell40_SEQ_MODE_0000      0              9758   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIDPJ01_3_LC_27_17_6/lcout            LogicCell40_SEQ_MODE_0000    558             10316   4683  RISE       3
I__8096/I                                                            LocalMux                       0             10316   4683  RISE       1
I__8096/O                                                            LocalMux                     486             10802   4683  RISE       1
I__8099/I                                                            InMux                          0             10802   4683  RISE       1
I__8099/O                                                            InMux                        382             11185   4683  RISE       1
u_usb_cdc.u_ctrl_endp.req_q_RNI5S8H2_3_LC_28_18_4/in1                LogicCell40_SEQ_MODE_0000      0             11185   4683  RISE       1
u_usb_cdc.u_ctrl_endp.req_q_RNI5S8H2_3_LC_28_18_4/lcout              LogicCell40_SEQ_MODE_0000    589             11774   4683  RISE       2
I__8078/I                                                            LocalMux                       0             11774   4683  RISE       1
I__8078/O                                                            LocalMux                     486             12260   4683  RISE       1
I__8080/I                                                            InMux                          0             12260   4683  RISE       1
I__8080/O                                                            InMux                        382             12642   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI9FV04_4_LC_28_18_7/in3              LogicCell40_SEQ_MODE_0000      0             12642   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI9FV04_4_LC_28_18_7/lcout            LogicCell40_SEQ_MODE_0000    465             13107   4683  RISE       1
I__8076/I                                                            LocalMux                       0             13107   4683  RISE       1
I__8076/O                                                            LocalMux                     486             13593   4683  RISE       1
I__8077/I                                                            InMux                          0             13593   4683  RISE       1
I__8077/O                                                            InMux                        382             13976   4683  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIMJ9G8_LC_27_18_4/in3               LogicCell40_SEQ_MODE_0000      0             13976   4683  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIMJ9G8_LC_27_18_4/ltout             LogicCell40_SEQ_MODE_0000    403             14379   4683  FALL       1
I__7422/I                                                            CascadeMux                     0             14379   4683  FALL       1
I__7422/O                                                            CascadeMux                     0             14379   4683  FALL       1
u_usb_cdc.u_sie.endp_q_RNID5LQ8_0_LC_27_18_5/in2                     LogicCell40_SEQ_MODE_0000      0             14379   4683  FALL       1
u_usb_cdc.u_sie.endp_q_RNID5LQ8_0_LC_27_18_5/ltout                   LogicCell40_SEQ_MODE_0000    507             14885   4683  FALL       1
I__7552/I                                                            CascadeMux                     0             14885   4683  FALL       1
I__7552/O                                                            CascadeMux                     0             14885   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIR34IG_1_LC_27_18_6/in2              LogicCell40_SEQ_MODE_0000      0             14885   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIR34IG_1_LC_27_18_6/lcout            LogicCell40_SEQ_MODE_0000    558             15443   4683  RISE       1
I__7546/I                                                            Odrv4                          0             15443   4683  RISE       1
I__7546/O                                                            Odrv4                        517             15960   4683  RISE       1
I__7547/I                                                            LocalMux                       0             15960   4683  RISE       1
I__7547/O                                                            LocalMux                     486             16446   4683  RISE       1
I__7548/I                                                            InMux                          0             16446   4683  RISE       1
I__7548/O                                                            InMux                        382             16829   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_1_LC_27_16_0/in3              LogicCell40_SEQ_MODE_0000      0             16829   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_1_LC_27_16_0/lcout            LogicCell40_SEQ_MODE_0000    465             17294   4683  RISE       1
I__7368/I                                                            Odrv12                         0             17294   4683  RISE       1
I__7368/O                                                            Odrv12                       724             18017   4683  RISE       1
I__7369/I                                                            LocalMux                       0             18017   4683  RISE       1
I__7369/O                                                            LocalMux                     486             18503   4683  RISE       1
I__7370/I                                                            IoInMux                        0             18503   4683  RISE       1
I__7370/O                                                            IoInMux                      382             18886   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             18886   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910             19795   4683  RISE      45
I__9931/I                                                            gio2CtrlBuf                    0             19795   4683  RISE       1
I__9931/O                                                            gio2CtrlBuf                    0             19795   4683  RISE       1
I__9932/I                                                            GlobalMux                      0             19795   4683  RISE       1
I__9932/O                                                            GlobalMux                    227             20023   4683  RISE       1
I__9933/I                                                            CEMux                          0             20023   4683  RISE       1
I__9933/O                                                            CEMux                        889             20912   4683  RISE       1
u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/ce                         LogicCell40_SEQ_MODE_1010      0             20912   4683  RISE       1

Capture Clock Path
pin name                                         model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                        GlobalMux                               0                 0  RISE       1
I__3867/O                                        GlobalMux                             227               227  RISE       1
I__3868/I                                        ClkMux                                  0               227  RISE       1
I__3868/O                                        ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__1323/I                                        Odrv4                                   0              1478  RISE       1
I__1323/O                                        Odrv4                                 517              1995  RISE       1
I__1325/I                                        Span4Mux_s0_v                           0              1995  RISE       1
I__1325/O                                        Span4Mux_s0_v                         300              2295  RISE       1
I__1326/I                                        LocalMux                                0              2295  RISE       1
I__1326/O                                        LocalMux                              486              2781  RISE       1
I__1327/I                                        IoInMux                                 0              2781  RISE       1
I__1327/O                                        IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                                910              4073  RISE     370
I__11335/I                                       gio2CtrlBuf                             0              4073  RISE       1
I__11335/O                                       gio2CtrlBuf                             0              4073  RISE       1
I__11336/I                                       GlobalMux                               0              4073  RISE       1
I__11336/O                                       GlobalMux                             227              4300  RISE       1
I__11433/I                                       ClkMux                                  0              4300  RISE       1
I__11433/O                                       ClkMux                                455              4755  RISE       1
u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/clk    LogicCell40_SEQ_MODE_1010               0              4755  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_up_cnt_prescaler.prescaler_cnt_1_LC_26_21_3/lcout
Path End         : u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/in0
Capture Clock    : u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                          Odrv12                         0              1420  RISE       1
I__1306/O                                          Odrv12                       724              2143  RISE       1
I__1307/I                                          Span12Mux_v                    0              2143  RISE       1
I__1307/O                                          Span12Mux_v                  724              2867  RISE       1
I__1308/I                                          Span12Mux_v                    0              2867  RISE       1
I__1308/O                                          Span12Mux_v                  724              3590  RISE       1
I__1309/I                                          Span12Mux_h                    0              3590  RISE       1
I__1309/O                                          Span12Mux_h                  724              4314  RISE       1
I__1310/I                                          Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                          Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                          LocalMux                       0              4665  RISE       1
I__1311/O                                          LocalMux                     486              5151  RISE       1
I__1312/I                                          IoInMux                        0              5151  RISE       1
I__1312/O                                          IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6443  RISE       7
I__6854/I                                          gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                          gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                          GlobalMux                      0              6443  RISE       1
I__6855/O                                          GlobalMux                    227              6671  RISE       1
I__6858/I                                          ClkMux                         0              6671  RISE       1
I__6858/O                                          ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_1_LC_26_21_3/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_up_cnt_prescaler.prescaler_cnt_1_LC_26_21_3/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__6861/I                                            LocalMux                       0              7922  60143  RISE       1
I__6861/O                                            LocalMux                     486              8407  60143  RISE       1
I__6863/I                                            InMux                          0              8407  60143  RISE       1
I__6863/O                                            InMux                        382              8790  60143  RISE       1
u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                           model name                 delay  cumulative delay  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                          IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                          PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                          Odrv12                         0              1420  RISE       1
I__1306/O                                          Odrv12                       724              2143  RISE       1
I__1307/I                                          Span12Mux_v                    0              2143  RISE       1
I__1307/O                                          Span12Mux_v                  724              2867  RISE       1
I__1308/I                                          Span12Mux_v                    0              2867  RISE       1
I__1308/O                                          Span12Mux_v                  724              3590  RISE       1
I__1309/I                                          Span12Mux_h                    0              3590  RISE       1
I__1309/O                                          Span12Mux_h                  724              4314  RISE       1
I__1310/I                                          Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                          Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                          LocalMux                       0              4665  RISE       1
I__1311/O                                          LocalMux                     486              5151  RISE       1
I__1312/I                                          IoInMux                        0              5151  RISE       1
I__1312/O                                          IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER         ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT               ICE_GB                       910              6443  RISE       7
I__6854/I                                          gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                          gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                          GlobalMux                      0              6443  RISE       1
I__6855/O                                          GlobalMux                    227              6671  RISE       1
I__6858/I                                          ClkMux                         0              6671  RISE       1
I__6858/O                                          ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_2_LC_26_21_2/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_19_27_0/lcout
Path End         : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/sr
Capture Clock    : u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/clk
Setup Constraint : 5210p
Path slack       : 261p

Capture Clock Arrival Time (clk_app:R#2)   5210
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                  682
- Setup Time                               -235
----------------------------------------   ---- 
End-of-path required time (ps)             5657

Launch Clock Arrival Time (clk_app:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         3918
---------------------------------------   ---- 
End-of-path arrival time (ps)             5396
 
Launch Clock Path
pin name                                                               model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                     SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                                              GlobalMux                               0                 0  RISE       1
I__3867/O                                                              GlobalMux                             227               227  RISE       1
I__3869/I                                                              ClkMux                                  0               227  RISE       1
I__3869/O                                                              ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_19_27_0/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_0_LC_19_27_0/lcout          LogicCell40_SEQ_MODE_1010    796              1478    261  RISE       1
I__3287/I                                                                        LocalMux                       0              1478    261  RISE       1
I__3287/O                                                                        LocalMux                     486              1964    261  RISE       1
I__3288/I                                                                        InMux                          0              1964    261  RISE       1
I__3288/O                                                                        InMux                        382              2346    261  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_20_26_7/in3    LogicCell40_SEQ_MODE_0000      0              2346    261  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_data_rstn_sq_RNIQIDB_0_LC_20_26_7/lcout  LogicCell40_SEQ_MODE_0000    424              2770    261  FALL      14
I__3853/I                                                                        Odrv4                          0              2770    261  FALL       1
I__3853/O                                                                        Odrv4                        548              3318    261  FALL       1
I__3855/I                                                                        Span4Mux_v                     0              3318    261  FALL       1
I__3855/O                                                                        Span4Mux_v                   548              3866    261  FALL       1
I__3859/I                                                                        Span4Mux_v                     0              3866    261  FALL       1
I__3859/O                                                                        Span4Mux_v                   548              4414    261  FALL       1
I__3862/I                                                                        LocalMux                       0              4414    261  FALL       1
I__3862/O                                                                        LocalMux                     455              4869    261  FALL       1
I__3864/I                                                                        SRMux                          0              4869    261  FALL       1
I__3864/O                                                                        SRMux                        527              5396    261  FALL       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/sr           LogicCell40_SEQ_MODE_1010      0              5396    261  FALL       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                                       SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                                                GlobalMux                               0                 0  RISE       1
I__3867/O                                                                GlobalMux                             227               227  RISE       1
I__3872/I                                                                ClkMux                                  0               227  RISE       1
I__3872/O                                                                ClkMux                                455               682  RISE       1
u_usb_cdc.u_bulk_endp.u_ltx4_async_data_in_iready_mask_q_LC_21_27_1/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_1mhz:R vs. clk_1mhz:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_0_LC_17_25_0/lcout
Path End         : up_cnt_20_LC_17_27_4/in3
Capture Clock    : up_cnt_20_LC_17_27_4/clk
Setup Constraint : 1000000p
Path slack       : 993053p

Capture Clock Arrival Time (clk_1mhz:R#2)   1000000
+ Master Clock Source Latency                     0
+ Capture Clock Path Delay                    11477
- Setup Time                                   -403
-----------------------------------------   ------- 
End-of-path required time (ps)              1011074

Launch Clock Arrival Time (clk_1mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                  11477
+ Clock To Q                                 796
+ Data Path Delay                           5748
----------------------------------------   ----- 
End-of-path arrival time (ps)              18021
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                            Odrv12                         0              1420  RISE       1
I__1306/O                                            Odrv12                       724              2143  RISE       1
I__1307/I                                            Span12Mux_v                    0              2143  RISE       1
I__1307/O                                            Span12Mux_v                  724              2867  RISE       1
I__1308/I                                            Span12Mux_v                    0              2867  RISE       1
I__1308/O                                            Span12Mux_v                  724              3590  RISE       1
I__1309/I                                            Span12Mux_h                    0              3590  RISE       1
I__1309/O                                            Span12Mux_h                  724              4314  RISE       1
I__1310/I                                            Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                            Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                            LocalMux                       0              4665  RISE       1
I__1311/O                                            LocalMux                     486              5151  RISE       1
I__1312/I                                            IoInMux                        0              5151  RISE       1
I__1312/O                                            IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6443  RISE       7
I__6854/I                                            gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                            gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                            GlobalMux                      0              6443  RISE       1
I__6855/O                                            GlobalMux                    227              6671  RISE       1
I__6858/I                                            ClkMux                         0              6671  RISE       1
I__6858/O                                            ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              7922  RISE       2
I__6716/I                                            Odrv12                         0              7922  RISE       1
I__6716/O                                            Odrv12                       724              8645  RISE       1
I__6718/I                                            Span12Mux_s6_h                 0              8645  RISE       1
I__6718/O                                            Span12Mux_s6_h               372              9017  RISE       1
I__6719/I                                            LocalMux                       0              9017  RISE       1
I__6719/O                                            LocalMux                     486              9503  RISE       1
I__6720/I                                            IoInMux                        0              9503  RISE       1
I__6720/O                                            IoInMux                      382              9886  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              9886  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             10795  RISE      22
I__1678/I                                            gio2CtrlBuf                    0             10795  RISE       1
I__1678/O                                            gio2CtrlBuf                    0             10795  RISE       1
I__1679/I                                            GlobalMux                      0             10795  RISE       1
I__1679/O                                            GlobalMux                    227             11023  RISE       1
I__1680/I                                            ClkMux                         0             11023  RISE       1
I__1680/O                                            ClkMux                       455             11477  RISE       1
up_cnt_0_LC_17_25_0/clk                              LogicCell40_SEQ_MODE_1010      0             11477  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_0_LC_17_25_0/lcout         LogicCell40_SEQ_MODE_1010    796             12273  993054  RISE       1
I__1637/I                         LocalMux                       0             12273  993054  RISE       1
I__1637/O                         LocalMux                     486             12759  993054  RISE       1
I__1638/I                         InMux                          0             12759  993054  RISE       1
I__1638/O                         InMux                        382             13142  993054  RISE       1
up_cnt_0_LC_17_25_0/in1           LogicCell40_SEQ_MODE_1010      0             13142  993054  RISE       1
up_cnt_0_LC_17_25_0/carryout      LogicCell40_SEQ_MODE_1010    382             13524  993054  RISE       2
up_cnt_1_LC_17_25_1/carryin       LogicCell40_SEQ_MODE_1010      0             13524  993054  RISE       1
up_cnt_1_LC_17_25_1/carryout      LogicCell40_SEQ_MODE_1010    186             13710  993054  RISE       2
up_cnt_2_LC_17_25_2/carryin       LogicCell40_SEQ_MODE_1010      0             13710  993054  RISE       1
up_cnt_2_LC_17_25_2/carryout      LogicCell40_SEQ_MODE_1010    186             13896  993054  RISE       2
up_cnt_3_LC_17_25_3/carryin       LogicCell40_SEQ_MODE_1010      0             13896  993054  RISE       1
up_cnt_3_LC_17_25_3/carryout      LogicCell40_SEQ_MODE_1010    186             14082  993054  RISE       2
up_cnt_4_LC_17_25_4/carryin       LogicCell40_SEQ_MODE_1010      0             14082  993054  RISE       1
up_cnt_4_LC_17_25_4/carryout      LogicCell40_SEQ_MODE_1010    186             14268  993054  RISE       2
up_cnt_5_LC_17_25_5/carryin       LogicCell40_SEQ_MODE_1010      0             14268  993054  RISE       1
up_cnt_5_LC_17_25_5/carryout      LogicCell40_SEQ_MODE_1010    186             14455  993054  RISE       2
up_cnt_6_LC_17_25_6/carryin       LogicCell40_SEQ_MODE_1010      0             14455  993054  RISE       1
up_cnt_6_LC_17_25_6/carryout      LogicCell40_SEQ_MODE_1010    186             14641  993054  RISE       2
up_cnt_7_LC_17_25_7/carryin       LogicCell40_SEQ_MODE_1010      0             14641  993054  RISE       1
up_cnt_7_LC_17_25_7/carryout      LogicCell40_SEQ_MODE_1010    186             14827  993054  RISE       1
IN_MUX_bfv_17_26_0_/carryinitin   ICE_CARRY_IN_MUX               0             14827  993054  RISE       1
IN_MUX_bfv_17_26_0_/carryinitout  ICE_CARRY_IN_MUX             289             15116  993054  RISE       2
up_cnt_8_LC_17_26_0/carryin       LogicCell40_SEQ_MODE_1010      0             15116  993054  RISE       1
up_cnt_8_LC_17_26_0/carryout      LogicCell40_SEQ_MODE_1010    186             15302  993054  RISE       2
up_cnt_9_LC_17_26_1/carryin       LogicCell40_SEQ_MODE_1010      0             15302  993054  RISE       1
up_cnt_9_LC_17_26_1/carryout      LogicCell40_SEQ_MODE_1010    186             15488  993054  RISE       2
up_cnt_10_LC_17_26_2/carryin      LogicCell40_SEQ_MODE_1010      0             15488  993054  RISE       1
up_cnt_10_LC_17_26_2/carryout     LogicCell40_SEQ_MODE_1010    186             15674  993054  RISE       2
up_cnt_11_LC_17_26_3/carryin      LogicCell40_SEQ_MODE_1010      0             15674  993054  RISE       1
up_cnt_11_LC_17_26_3/carryout     LogicCell40_SEQ_MODE_1010    186             15860  993054  RISE       2
up_cnt_12_LC_17_26_4/carryin      LogicCell40_SEQ_MODE_1010      0             15860  993054  RISE       1
up_cnt_12_LC_17_26_4/carryout     LogicCell40_SEQ_MODE_1010    186             16046  993054  RISE       2
up_cnt_13_LC_17_26_5/carryin      LogicCell40_SEQ_MODE_1010      0             16046  993054  RISE       1
up_cnt_13_LC_17_26_5/carryout     LogicCell40_SEQ_MODE_1010    186             16232  993054  RISE       2
up_cnt_14_LC_17_26_6/carryin      LogicCell40_SEQ_MODE_1010      0             16232  993054  RISE       1
up_cnt_14_LC_17_26_6/carryout     LogicCell40_SEQ_MODE_1010    186             16419  993054  RISE       2
up_cnt_15_LC_17_26_7/carryin      LogicCell40_SEQ_MODE_1010      0             16419  993054  RISE       1
up_cnt_15_LC_17_26_7/carryout     LogicCell40_SEQ_MODE_1010    186             16605  993054  RISE       1
IN_MUX_bfv_17_27_0_/carryinitin   ICE_CARRY_IN_MUX               0             16605  993054  RISE       1
IN_MUX_bfv_17_27_0_/carryinitout  ICE_CARRY_IN_MUX             289             16894  993054  RISE       2
up_cnt_16_LC_17_27_0/carryin      LogicCell40_SEQ_MODE_1010      0             16894  993054  RISE       1
up_cnt_16_LC_17_27_0/carryout     LogicCell40_SEQ_MODE_1010    186             17080  993054  RISE       2
up_cnt_17_LC_17_27_1/carryin      LogicCell40_SEQ_MODE_1010      0             17080  993054  RISE       1
up_cnt_17_LC_17_27_1/carryout     LogicCell40_SEQ_MODE_1010    186             17266  993054  RISE       2
up_cnt_18_LC_17_27_2/carryin      LogicCell40_SEQ_MODE_1010      0             17266  993054  RISE       1
up_cnt_18_LC_17_27_2/carryout     LogicCell40_SEQ_MODE_1010    186             17452  993054  RISE       2
up_cnt_19_LC_17_27_3/carryin      LogicCell40_SEQ_MODE_1010      0             17452  993054  RISE       1
up_cnt_19_LC_17_27_3/carryout     LogicCell40_SEQ_MODE_1010    186             17638  993054  RISE       1
I__1688/I                         InMux                          0             17638  993054  RISE       1
I__1688/O                         InMux                        382             18021  993054  RISE       1
up_cnt_20_LC_17_27_4/in3          LogicCell40_SEQ_MODE_1010      0             18021  993054  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                                  loopback                       0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__1306/I                                            Odrv12                         0              1420  RISE       1
I__1306/O                                            Odrv12                       724              2143  RISE       1
I__1307/I                                            Span12Mux_v                    0              2143  RISE       1
I__1307/O                                            Span12Mux_v                  724              2867  RISE       1
I__1308/I                                            Span12Mux_v                    0              2867  RISE       1
I__1308/O                                            Span12Mux_v                  724              3590  RISE       1
I__1309/I                                            Span12Mux_h                    0              3590  RISE       1
I__1309/O                                            Span12Mux_h                  724              4314  RISE       1
I__1310/I                                            Span12Mux_s5_v                 0              4314  RISE       1
I__1310/O                                            Span12Mux_s5_v               351              4665  RISE       1
I__1311/I                                            LocalMux                       0              4665  RISE       1
I__1311/O                                            LocalMux                     486              5151  RISE       1
I__1312/I                                            IoInMux                        0              5151  RISE       1
I__1312/O                                            IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                       910              6443  RISE       7
I__6854/I                                            gio2CtrlBuf                    0              6443  RISE       1
I__6854/O                                            gio2CtrlBuf                    0              6443  RISE       1
I__6855/I                                            GlobalMux                      0              6443  RISE       1
I__6855/O                                            GlobalMux                    227              6671  RISE       1
I__6858/I                                            ClkMux                         0              6671  RISE       1
I__6858/O                                            ClkMux                       455              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010      0              7126  RISE       1
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010    796              7922  RISE       2
I__6716/I                                            Odrv12                         0              7922  RISE       1
I__6716/O                                            Odrv12                       724              8645  RISE       1
I__6718/I                                            Span12Mux_s6_h                 0              8645  RISE       1
I__6718/O                                            Span12Mux_s6_h               372              9017  RISE       1
I__6719/I                                            LocalMux                       0              9017  RISE       1
I__6719/O                                            LocalMux                     486              9503  RISE       1
I__6720/I                                            IoInMux                        0              9503  RISE       1
I__6720/O                                            IoInMux                      382              9886  RISE       1
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                         0              9886  RISE       1
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                       910             10795  RISE      22
I__1678/I                                            gio2CtrlBuf                    0             10795  RISE       1
I__1678/O                                            gio2CtrlBuf                    0             10795  RISE       1
I__1679/I                                            GlobalMux                      0             10795  RISE       1
I__1679/O                                            GlobalMux                    227             11023  RISE       1
I__1683/I                                            ClkMux                         0             11023  RISE       1
I__1683/O                                            ClkMux                       455             11477  RISE       1
up_cnt_20_LC_17_27_4/clk                             LogicCell40_SEQ_MODE_1010      0             11477  RISE       1


5.4::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.pid_q_2_LC_21_18_4/lcout
Path End         : u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/ce
Capture Clock    : u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/clk
Setup Constraint : 20840p
Path slack       : 4683p

Capture Clock Arrival Time (clk_usb:R#2)   20840
+ Master Clock Source Latency                  0
+ Capture Clock Path Delay                  4755
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             25595

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                  4755
+ Clock To Q                                796
+ Data Path Delay                         15361
---------------------------------------   ----- 
End-of-path arrival time (ps)             20912
 
Launch Clock Path
pin name                                         model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                        GlobalMux                               0                 0  RISE       1
I__3867/O                                        GlobalMux                             227               227  RISE       1
I__3868/I                                        ClkMux                                  0               227  RISE       1
I__3868/O                                        ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__1323/I                                        Odrv4                                   0              1478  RISE       1
I__1323/O                                        Odrv4                                 517              1995  RISE       1
I__1325/I                                        Span4Mux_s0_v                           0              1995  RISE       1
I__1325/O                                        Span4Mux_s0_v                         300              2295  RISE       1
I__1326/I                                        LocalMux                                0              2295  RISE       1
I__1326/O                                        LocalMux                              486              2781  RISE       1
I__1327/I                                        IoInMux                                 0              2781  RISE       1
I__1327/O                                        IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                                910              4073  RISE     370
I__11335/I                                       gio2CtrlBuf                             0              4073  RISE       1
I__11335/O                                       gio2CtrlBuf                             0              4073  RISE       1
I__11336/I                                       GlobalMux                               0              4073  RISE       1
I__11336/O                                       GlobalMux                             227              4300  RISE       1
I__11364/I                                       ClkMux                                  0              4300  RISE       1
I__11364/O                                       ClkMux                                455              4755  RISE       1
u_usb_cdc.u_sie.pid_q_2_LC_21_18_4/clk           LogicCell40_SEQ_MODE_1010               0              4755  RISE       1

Data path
pin name                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.pid_q_2_LC_21_18_4/lcout                             LogicCell40_SEQ_MODE_1010    796              5551   4683  RISE       7
I__6335/I                                                            Odrv4                          0              5551   4683  RISE       1
I__6335/O                                                            Odrv4                        517              6068   4683  RISE       1
I__6340/I                                                            Span4Mux_h                     0              6068   4683  RISE       1
I__6340/O                                                            Span4Mux_h                   444              6512   4683  RISE       1
I__6347/I                                                            Span4Mux_h                     0              6512   4683  RISE       1
I__6347/O                                                            Span4Mux_h                   444              6957   4683  RISE       1
I__6351/I                                                            LocalMux                       0              6957   4683  RISE       1
I__6351/O                                                            LocalMux                     486              7443   4683  RISE       1
I__6353/I                                                            InMux                          0              7443   4683  RISE       1
I__6353/O                                                            InMux                        382              7825   4683  RISE       1
u_usb_cdc.u_sie.pid_q_RNIQVB5_0_0_LC_26_18_6/in0                     LogicCell40_SEQ_MODE_0000      0              7825   4683  RISE       1
u_usb_cdc.u_sie.pid_q_RNIQVB5_0_0_LC_26_18_6/lcout                   LogicCell40_SEQ_MODE_0000    662              8487   4683  RISE      10
I__9814/I                                                            LocalMux                       0              8487   4683  RISE       1
I__9814/O                                                            LocalMux                     486              8972   4683  RISE       1
I__9820/I                                                            InMux                          0              8972   4683  RISE       1
I__9820/O                                                            InMux                        382              9355   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_ns_0_a2_1_0_0_a2_1_LC_27_17_5/in3      LogicCell40_SEQ_MODE_0000      0              9355   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_ns_0_a2_1_0_0_a2_1_LC_27_17_5/ltout    LogicCell40_SEQ_MODE_0000    403              9758   4683  FALL       1
I__7528/I                                                            CascadeMux                     0              9758   4683  FALL       1
I__7528/O                                                            CascadeMux                     0              9758   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIDPJ01_3_LC_27_17_6/in2              LogicCell40_SEQ_MODE_0000      0              9758   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIDPJ01_3_LC_27_17_6/lcout            LogicCell40_SEQ_MODE_0000    558             10316   4683  RISE       3
I__8096/I                                                            LocalMux                       0             10316   4683  RISE       1
I__8096/O                                                            LocalMux                     486             10802   4683  RISE       1
I__8099/I                                                            InMux                          0             10802   4683  RISE       1
I__8099/O                                                            InMux                        382             11185   4683  RISE       1
u_usb_cdc.u_ctrl_endp.req_q_RNI5S8H2_3_LC_28_18_4/in1                LogicCell40_SEQ_MODE_0000      0             11185   4683  RISE       1
u_usb_cdc.u_ctrl_endp.req_q_RNI5S8H2_3_LC_28_18_4/lcout              LogicCell40_SEQ_MODE_0000    589             11774   4683  RISE       2
I__8078/I                                                            LocalMux                       0             11774   4683  RISE       1
I__8078/O                                                            LocalMux                     486             12260   4683  RISE       1
I__8080/I                                                            InMux                          0             12260   4683  RISE       1
I__8080/O                                                            InMux                        382             12642   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI9FV04_4_LC_28_18_7/in3              LogicCell40_SEQ_MODE_0000      0             12642   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI9FV04_4_LC_28_18_7/lcout            LogicCell40_SEQ_MODE_0000    465             13107   4683  RISE       1
I__8076/I                                                            LocalMux                       0             13107   4683  RISE       1
I__8076/O                                                            LocalMux                     486             13593   4683  RISE       1
I__8077/I                                                            InMux                          0             13593   4683  RISE       1
I__8077/O                                                            InMux                        382             13976   4683  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIMJ9G8_LC_27_18_4/in3               LogicCell40_SEQ_MODE_0000      0             13976   4683  RISE       1
u_usb_cdc.u_ctrl_endp.in_dir_q_RNIMJ9G8_LC_27_18_4/ltout             LogicCell40_SEQ_MODE_0000    403             14379   4683  FALL       1
I__7422/I                                                            CascadeMux                     0             14379   4683  FALL       1
I__7422/O                                                            CascadeMux                     0             14379   4683  FALL       1
u_usb_cdc.u_sie.endp_q_RNID5LQ8_0_LC_27_18_5/in2                     LogicCell40_SEQ_MODE_0000      0             14379   4683  FALL       1
u_usb_cdc.u_sie.endp_q_RNID5LQ8_0_LC_27_18_5/ltout                   LogicCell40_SEQ_MODE_0000    507             14885   4683  FALL       1
I__7552/I                                                            CascadeMux                     0             14885   4683  FALL       1
I__7552/O                                                            CascadeMux                     0             14885   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIR34IG_1_LC_27_18_6/in2              LogicCell40_SEQ_MODE_0000      0             14885   4683  FALL       1
u_usb_cdc.u_ctrl_endp.state_q_RNIR34IG_1_LC_27_18_6/lcout            LogicCell40_SEQ_MODE_0000    558             15443   4683  RISE       1
I__7546/I                                                            Odrv4                          0             15443   4683  RISE       1
I__7546/O                                                            Odrv4                        517             15960   4683  RISE       1
I__7547/I                                                            LocalMux                       0             15960   4683  RISE       1
I__7547/O                                                            LocalMux                     486             16446   4683  RISE       1
I__7548/I                                                            InMux                          0             16446   4683  RISE       1
I__7548/O                                                            InMux                        382             16829   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_1_LC_27_16_0/in3              LogicCell40_SEQ_MODE_0000      0             16829   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_1_LC_27_16_0/lcout            LogicCell40_SEQ_MODE_0000    465             17294   4683  RISE       1
I__7368/I                                                            Odrv12                         0             17294   4683  RISE       1
I__7368/O                                                            Odrv12                       724             18017   4683  RISE       1
I__7369/I                                                            LocalMux                       0             18017   4683  RISE       1
I__7369/O                                                            LocalMux                     486             18503   4683  RISE       1
I__7370/I                                                            IoInMux                        0             18503   4683  RISE       1
I__7370/O                                                            IoInMux                      382             18886   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_0_1/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             18886   4683  RISE       1
u_usb_cdc.u_ctrl_endp.state_q_RNI973HM_0_1/GLOBALBUFFEROUTPUT        ICE_GB                       910             19795   4683  RISE      45
I__9931/I                                                            gio2CtrlBuf                    0             19795   4683  RISE       1
I__9931/O                                                            gio2CtrlBuf                    0             19795   4683  RISE       1
I__9932/I                                                            GlobalMux                      0             19795   4683  RISE       1
I__9932/O                                                            GlobalMux                    227             20023   4683  RISE       1
I__9933/I                                                            CEMux                          0             20023   4683  RISE       1
I__9933/O                                                            CEMux                        889             20912   4683  RISE       1
u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/ce                         LogicCell40_SEQ_MODE_1010      0             20912   4683  RISE       1

Capture Clock Path
pin name                                         model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__3867/I                                        GlobalMux                               0                 0  RISE       1
I__3867/O                                        GlobalMux                             227               227  RISE       1
I__3868/I                                        ClkMux                                  0               227  RISE       1
I__3868/O                                        ClkMux                                455               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010               0               682  RISE       1
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010             796              1478  RISE       2
I__1323/I                                        Odrv4                                   0              1478  RISE       1
I__1323/O                                        Odrv4                                 517              1995  RISE       1
I__1325/I                                        Span4Mux_s0_v                           0              1995  RISE       1
I__1325/O                                        Span4Mux_s0_v                         300              2295  RISE       1
I__1326/I                                        LocalMux                                0              2295  RISE       1
I__1326/O                                        LocalMux                              486              2781  RISE       1
I__1327/I                                        IoInMux                                 0              2781  RISE       1
I__1327/O                                        IoInMux                               382              3163  RISE       1
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              3163  RISE       1
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                                910              4073  RISE     370
I__11335/I                                       gio2CtrlBuf                             0              4073  RISE       1
I__11335/O                                       gio2CtrlBuf                             0              4073  RISE       1
I__11336/I                                       GlobalMux                               0              4073  RISE       1
I__11336/O                                       GlobalMux                             227              4300  RISE       1
I__11433/I                                       ClkMux                                  0              4300  RISE       1
I__11433/O                                       ClkMux                                455              4755  RISE       1
u_usb_cdc.u_ctrl_endp.addr_q_6_LC_32_15_0/clk    LogicCell40_SEQ_MODE_1010               0              4755  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 1071


Data Path Delay                5133
+ Setup Time                    693
- Capture Clock Path Delay    -4755
---------------------------- ------
Setup to Clock                 1071

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1603/I                                       Odrv12                     0      1670               RISE  1       
I__1603/O                                       Odrv12                     724    2393               RISE  1       
I__1604/I                                       Span12Mux_h                0      2393               RISE  1       
I__1604/O                                       Span12Mux_h                724    3117               RISE  1       
I__1605/I                                       Sp12to4                    0      3117               RISE  1       
I__1605/O                                       Sp12to4                    631    3747               RISE  1       
I__1606/I                                       Span4Mux_v                 0      3747               RISE  1       
I__1606/O                                       Span4Mux_v                 517    4264               RISE  1       
I__1607/I                                       LocalMux                   0      4264               RISE  1       
I__1607/O                                       LocalMux                   486    4750               RISE  1       
I__1608/I                                       InMux                      0      4750               RISE  1       
I__1608/O                                       InMux                      382    5133               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_24_0/in0  LogicCell40_SEQ_MODE_1010  0      5133               RISE  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                        GlobalMux                           0      0                  RISE  1       
I__3867/O                                        GlobalMux                           227    227                RISE  1       
I__3868/I                                        ClkMux                              0      227                RISE  1       
I__3868/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                        Odrv4                               0      1478               RISE  1       
I__1323/O                                        Odrv4                               517    1995               RISE  1       
I__1325/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                        LocalMux                            0      2295               RISE  1       
I__1326/O                                        LocalMux                            486    2781               RISE  1       
I__1327/I                                        IoInMux                             0      2781               RISE  1       
I__1327/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__11335/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                       GlobalMux                           0      4073               RISE  1       
I__11336/O                                       GlobalMux                           227    4300               RISE  1       
I__11375/I                                       ClkMux                              0      4300               RISE  1       
I__11375/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_24_0/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.1.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 584


Data Path Delay                4936
+ Setup Time                    403
- Capture Clock Path Delay    -4755
---------------------------- ------
Setup to Clock                  584

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__1594/I                                       Odrv4                      0      1670               RISE  1       
I__1594/O                                       Odrv4                      517    2186               RISE  1       
I__1595/I                                       IoSpan4Mux                 0      2186               RISE  1       
I__1595/O                                       IoSpan4Mux                 424    2610               RISE  1       
I__1596/I                                       IoSpan4Mux                 0      2610               RISE  1       
I__1596/O                                       IoSpan4Mux                 424    3034               RISE  1       
I__1597/I                                       Span4Mux_v                 0      3034               RISE  1       
I__1597/O                                       Span4Mux_v                 517    3551               RISE  1       
I__1598/I                                       Span4Mux_v                 0      3551               RISE  1       
I__1598/O                                       Span4Mux_v                 517    4068               RISE  1       
I__1599/I                                       LocalMux                   0      4068               RISE  1       
I__1599/O                                       LocalMux                   486    4554               RISE  1       
I__1600/I                                       InMux                      0      4554               RISE  1       
I__1600/O                                       InMux                      382    4936               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_24_3/in3  LogicCell40_SEQ_MODE_1010  0      4936               RISE  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                        GlobalMux                           0      0                  RISE  1       
I__3867/O                                        GlobalMux                           227    227                RISE  1       
I__3868/I                                        ClkMux                              0      227                RISE  1       
I__3868/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                        Odrv4                               0      1478               RISE  1       
I__1323/O                                        Odrv4                               517    1995               RISE  1       
I__1325/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                        LocalMux                            0      2295               RISE  1       
I__1326/O                                        LocalMux                            486    2781               RISE  1       
I__1327/I                                        IoInMux                             0      2781               RISE  1       
I__1327/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__11335/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                       GlobalMux                           0      4073               RISE  1       
I__11336/O                                       GlobalMux                           227    4300               RISE  1       
I__11375/I                                       ClkMux                              0      4300               RISE  1       
I__11375/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_24_3/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 22483


Launch Clock Path Delay       11477
+ Clock To Q Delay              796
+ Data Path Delay             10210
---------------------------- ------
Clock To Out Delay            22483

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1306/I                                            Odrv12                     0      1420               RISE  1       
I__1306/O                                            Odrv12                     724    2143               RISE  1       
I__1307/I                                            Span12Mux_v                0      2143               RISE  1       
I__1307/O                                            Span12Mux_v                724    2867               RISE  1       
I__1308/I                                            Span12Mux_v                0      2867               RISE  1       
I__1308/O                                            Span12Mux_v                724    3590               RISE  1       
I__1309/I                                            Span12Mux_h                0      3590               RISE  1       
I__1309/O                                            Span12Mux_h                724    4314               RISE  1       
I__1310/I                                            Span12Mux_s5_v             0      4314               RISE  1       
I__1310/O                                            Span12Mux_s5_v             351    4665               RISE  1       
I__1311/I                                            LocalMux                   0      4665               RISE  1       
I__1311/O                                            LocalMux                   486    5151               RISE  1       
I__1312/I                                            IoInMux                    0      5151               RISE  1       
I__1312/O                                            IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6443               RISE  7       
I__6854/I                                            gio2CtrlBuf                0      6443               RISE  1       
I__6854/O                                            gio2CtrlBuf                0      6443               RISE  1       
I__6855/I                                            GlobalMux                  0      6443               RISE  1       
I__6855/O                                            GlobalMux                  227    6671               RISE  1       
I__6858/I                                            ClkMux                     0      6671               RISE  1       
I__6858/O                                            ClkMux                     455    7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__6716/I                                            Odrv12                     0      7922               RISE  1       
I__6716/O                                            Odrv12                     724    8645               RISE  1       
I__6718/I                                            Span12Mux_s6_h             0      8645               RISE  1       
I__6718/O                                            Span12Mux_s6_h             372    9017               RISE  1       
I__6719/I                                            LocalMux                   0      9017               RISE  1       
I__6719/O                                            LocalMux                   486    9503               RISE  1       
I__6720/I                                            IoInMux                    0      9503               RISE  1       
I__6720/O                                            IoInMux                    382    9886               RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      9886               RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    10795              RISE  22      
I__1678/I                                            gio2CtrlBuf                0      10795              RISE  1       
I__1678/O                                            gio2CtrlBuf                0      10795              RISE  1       
I__1679/I                                            GlobalMux                  0      10795              RISE  1       
I__1679/O                                            GlobalMux                  227    11023              RISE  1       
I__1683/I                                            ClkMux                     0      11023              RISE  1       
I__1683/O                                            ClkMux                     455    11477              RISE  1       
up_cnt_20_LC_17_27_4/clk                             LogicCell40_SEQ_MODE_1010  0      11477              RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_17_27_4/lcout          LogicCell40_SEQ_MODE_1010  796    12273              RISE  2       
I__1684/I                           LocalMux                   0      12273              RISE  1       
I__1684/O                           LocalMux                   486    12759              RISE  1       
I__1686/I                           InMux                      0      12759              RISE  1       
I__1686/O                           InMux                      382    13142              RISE  1       
up_cnt_RNI305D_20_LC_16_26_3/in3    LogicCell40_SEQ_MODE_0000  0      13142              RISE  1       
up_cnt_RNI305D_20_LC_16_26_3/lcout  LogicCell40_SEQ_MODE_0000  424    13566              FALL  22      
I__1669/I                           Odrv12                     0      13566              FALL  1       
I__1669/O                           Odrv12                     796    14361              FALL  1       
I__1673/I                           Span12Mux_s6_v             0      14361              FALL  1       
I__1673/O                           Span12Mux_s6_v             424    14785              FALL  1       
I__1674/I                           Sp12to4                    0      14785              FALL  1       
I__1674/O                           Sp12to4                    662    15447              FALL  1       
I__1675/I                           IoSpan4Mux                 0      15447              FALL  1       
I__1675/O                           IoSpan4Mux                 475    15922              FALL  1       
I__1676/I                           LocalMux                   0      15922              FALL  1       
I__1676/O                           LocalMux                   455    16377              FALL  1       
I__1677/I                           IoInMux                    0      16377              FALL  1       
I__1677/O                           IoInMux                    320    16698              FALL  1       
led_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      16698              FALL  1       
led_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     3297   19995              FALL  1       
led_obuf_iopad/DIN                  IO_PAD                     0      19995              FALL  1       
led_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2488   22483              FALL  1       
led                                 loopback                   0      22483              FALL  1       

6.2.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 19337


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay             13786
---------------------------- ------
Clock To Out Delay            19337

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                             GlobalMux                           0      0                  RISE  1       
I__3867/O                                             GlobalMux                           227    227                RISE  1       
I__3868/I                                             ClkMux                              0      227                RISE  1       
I__3868/O                                             ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk         LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout       LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                             Odrv4                               0      1478               RISE  1       
I__1323/O                                             Odrv4                               517    1995               RISE  1       
I__1325/I                                             Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                             Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                             LocalMux                            0      2295               RISE  1       
I__1326/O                                             LocalMux                            486    2781               RISE  1       
I__1327/I                                             IoInMux                             0      2781               RISE  1       
I__1327/O                                             IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                              910    4073               RISE  370     
I__11335/I                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                            GlobalMux                           0      4073               RISE  1       
I__11336/O                                            GlobalMux                           227    4300               RISE  1       
I__11378/I                                            ClkMux                              0      4300               RISE  1       
I__11378/O                                            ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/clk  LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/lcout          LogicCell40_SEQ_MODE_1010  796    5551               FALL  11      
I__2599/I                                                       Odrv12                     0      5551               FALL  1       
I__2599/O                                                       Odrv12                     796    6347               FALL  1       
I__2607/I                                                       Sp12to4                    0      6347               FALL  1       
I__2607/O                                                       Sp12to4                    662    7008               FALL  1       
I__2614/I                                                       LocalMux                   0      7008               FALL  1       
I__2614/O                                                       LocalMux                   455    7463               FALL  1       
I__2620/I                                                       InMux                      0      7463               FALL  1       
I__2620/O                                                       InMux                      320    7784               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_LC_18_16_2/in1    LogicCell40_SEQ_MODE_0000  0      7784               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_LC_18_16_2/lcout  LogicCell40_SEQ_MODE_0000  589    8373               RISE  4       
I__2535/I                                                       Odrv4                      0      8373               RISE  1       
I__2535/O                                                       Odrv4                      517    8890               RISE  1       
I__2539/I                                                       Span4Mux_h                 0      8890               RISE  1       
I__2539/O                                                       Span4Mux_h                 444    9334               RISE  1       
I__2541/I                                                       Span4Mux_v                 0      9334               RISE  1       
I__2541/O                                                       Span4Mux_v                 517    9851               RISE  1       
I__2543/I                                                       LocalMux                   0      9851               RISE  1       
I__2543/O                                                       LocalMux                   486    10337              RISE  1       
I__2545/I                                                       InMux                      0      10337              RISE  1       
I__2545/O                                                       InMux                      382    10719              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_13_22_7/in0        LogicCell40_SEQ_MODE_0000  0      10719              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_13_22_7/lcout      LogicCell40_SEQ_MODE_0000  662    11381              RISE  1       
I__1328/I                                                       Odrv12                     0      11381              RISE  1       
I__1328/O                                                       Odrv12                     724    12105              RISE  1       
I__1329/I                                                       Span12Mux_s10_v            0      12105              RISE  1       
I__1329/O                                                       Span12Mux_s10_v            579    12683              RISE  1       
I__1330/I                                                       LocalMux                   0      12683              RISE  1       
I__1330/O                                                       LocalMux                   486    13169              RISE  1       
I__1331/I                                                       IoInMux                    0      13169              RISE  1       
I__1331/O                                                       IoInMux                    382    13552              RISE  1       
u_usb_n_preio/DOUT0                                             PRE_IO_PIN_TYPE_101001     0      13552              RISE  1       
u_usb_n_preio/PADOUT                                            PRE_IO_PIN_TYPE_101001     3297   16849              FALL  1       
u_usb_n_iopad/DIN                                               IO_PAD                     0      16849              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                    IO_PAD                     2488   19337              FALL  1       
usb_n:out                                                       loopback                   0      19337              FALL  1       

6.2.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 21012


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay             15461
---------------------------- ------
Clock To Out Delay            21012

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                             GlobalMux                           0      0                  RISE  1       
I__3867/O                                             GlobalMux                           227    227                RISE  1       
I__3868/I                                             ClkMux                              0      227                RISE  1       
I__3868/O                                             ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk         LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout       LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                             Odrv4                               0      1478               RISE  1       
I__1323/O                                             Odrv4                               517    1995               RISE  1       
I__1325/I                                             Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                             Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                             LocalMux                            0      2295               RISE  1       
I__1326/O                                             LocalMux                            486    2781               RISE  1       
I__1327/I                                             IoInMux                             0      2781               RISE  1       
I__1327/O                                             IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                              910    4073               RISE  370     
I__11335/I                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                            GlobalMux                           0      4073               RISE  1       
I__11336/O                                            GlobalMux                           227    4300               RISE  1       
I__11378/I                                            ClkMux                              0      4300               RISE  1       
I__11378/O                                            ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/clk  LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

Data Path
pin name                                                        model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/lcout          LogicCell40_SEQ_MODE_1010  796    5551               FALL  11      
I__2599/I                                                       Odrv12                     0      5551               FALL  1       
I__2599/O                                                       Odrv12                     796    6347               FALL  1       
I__2607/I                                                       Sp12to4                    0      6347               FALL  1       
I__2607/O                                                       Sp12to4                    662    7008               FALL  1       
I__2614/I                                                       LocalMux                   0      7008               FALL  1       
I__2614/O                                                       LocalMux                   455    7463               FALL  1       
I__2620/I                                                       InMux                      0      7463               FALL  1       
I__2620/O                                                       InMux                      320    7784               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_LC_18_16_2/in1    LogicCell40_SEQ_MODE_0000  0      7784               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_LC_18_16_2/lcout  LogicCell40_SEQ_MODE_0000  589    8373               RISE  4       
I__2534/I                                                       Odrv4                      0      8373               RISE  1       
I__2534/O                                                       Odrv4                      517    8890               RISE  1       
I__2538/I                                                       Span4Mux_v                 0      8890               RISE  1       
I__2538/O                                                       Span4Mux_v                 517    9407               RISE  1       
I__2540/I                                                       Span4Mux_v                 0      9407               RISE  1       
I__2540/O                                                       Span4Mux_v                 517    9923               RISE  1       
I__2542/I                                                       LocalMux                   0      9923               RISE  1       
I__2542/O                                                       LocalMux                   486    10409              RISE  1       
I__2544/I                                                       InMux                      0      10409              RISE  1       
I__2544/O                                                       InMux                      382    10792              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_19_22_0/in1          LogicCell40_SEQ_MODE_0000  0      10792              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_19_22_0/lcout        LogicCell40_SEQ_MODE_0000  558    11350              FALL  1       
I__2526/I                                                       Odrv12                     0      11350              FALL  1       
I__2526/O                                                       Odrv12                     796    12146              FALL  1       
I__2527/I                                                       Span12Mux_h                0      12146              FALL  1       
I__2527/O                                                       Span12Mux_h                796    12942              FALL  1       
I__2528/I                                                       Sp12to4                    0      12942              FALL  1       
I__2528/O                                                       Sp12to4                    662    13603              FALL  1       
I__2529/I                                                       Span4Mux_s2_v              0      13603              FALL  1       
I__2529/O                                                       Span4Mux_s2_v              372    13976              FALL  1       
I__2530/I                                                       IoSpan4Mux                 0      13976              FALL  1       
I__2530/O                                                       IoSpan4Mux                 475    14451              FALL  1       
I__2531/I                                                       LocalMux                   0      14451              FALL  1       
I__2531/O                                                       LocalMux                   455    14906              FALL  1       
I__2532/I                                                       IoInMux                    0      14906              FALL  1       
I__2532/O                                                       IoInMux                    320    15226              FALL  1       
u_usb_p_preio/DOUT0                                             PRE_IO_PIN_TYPE_101001     0      15226              FALL  1       
u_usb_p_preio/PADOUT                                            PRE_IO_PIN_TYPE_101001     3297   18524              FALL  1       
u_usb_p_iopad/DIN                                               IO_PAD                     0      18524              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                                    IO_PAD                     2488   21012              FALL  1       
usb_p:out                                                       loopback                   0      21012              FALL  1       

6.2.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 21356


Launch Clock Path Delay       11477
+ Clock To Q Delay              796
+ Data Path Delay              9083
---------------------------- ------
Clock To Out Delay            21356

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1306/I                                            Odrv12                     0      1420               RISE  1       
I__1306/O                                            Odrv12                     724    2143               RISE  1       
I__1307/I                                            Span12Mux_v                0      2143               RISE  1       
I__1307/O                                            Span12Mux_v                724    2867               RISE  1       
I__1308/I                                            Span12Mux_v                0      2867               RISE  1       
I__1308/O                                            Span12Mux_v                724    3590               RISE  1       
I__1309/I                                            Span12Mux_h                0      3590               RISE  1       
I__1309/O                                            Span12Mux_h                724    4314               RISE  1       
I__1310/I                                            Span12Mux_s5_v             0      4314               RISE  1       
I__1310/O                                            Span12Mux_s5_v             351    4665               RISE  1       
I__1311/I                                            LocalMux                   0      4665               RISE  1       
I__1311/O                                            LocalMux                   486    5151               RISE  1       
I__1312/I                                            IoInMux                    0      5151               RISE  1       
I__1312/O                                            IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6443               RISE  7       
I__6854/I                                            gio2CtrlBuf                0      6443               RISE  1       
I__6854/O                                            gio2CtrlBuf                0      6443               RISE  1       
I__6855/I                                            GlobalMux                  0      6443               RISE  1       
I__6855/O                                            GlobalMux                  227    6671               RISE  1       
I__6858/I                                            ClkMux                     0      6671               RISE  1       
I__6858/O                                            ClkMux                     455    7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__6716/I                                            Odrv12                     0      7922               RISE  1       
I__6716/O                                            Odrv12                     724    8645               RISE  1       
I__6718/I                                            Span12Mux_s6_h             0      8645               RISE  1       
I__6718/O                                            Span12Mux_s6_h             372    9017               RISE  1       
I__6719/I                                            LocalMux                   0      9017               RISE  1       
I__6719/O                                            LocalMux                   486    9503               RISE  1       
I__6720/I                                            IoInMux                    0      9503               RISE  1       
I__6720/O                                            IoInMux                    382    9886               RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      9886               RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    10795              RISE  22      
I__1678/I                                            gio2CtrlBuf                0      10795              RISE  1       
I__1678/O                                            gio2CtrlBuf                0      10795              RISE  1       
I__1679/I                                            GlobalMux                  0      10795              RISE  1       
I__1679/O                                            GlobalMux                  227    11023              RISE  1       
I__1681/I                                            ClkMux                     0      11023              RISE  1       
I__1681/O                                            ClkMux                     455    11477              RISE  1       
usb_pu_q_LC_16_25_0/clk                              LogicCell40_SEQ_MODE_1010  0      11477              RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_16_25_0/lcout         LogicCell40_SEQ_MODE_1010  796    12273              FALL  2       
I__1457/I                         Odrv4                      0      12273              FALL  1       
I__1457/O                         Odrv4                      548    12821              FALL  1       
I__1459/I                         Span4Mux_v                 0      12821              FALL  1       
I__1459/O                         Span4Mux_v                 548    13369              FALL  1       
I__1460/I                         Span4Mux_h                 0      13369              FALL  1       
I__1460/O                         Span4Mux_h                 465    13834              FALL  1       
I__1461/I                         Span4Mux_h                 0      13834              FALL  1       
I__1461/O                         Span4Mux_h                 465    14299              FALL  1       
I__1462/I                         Span4Mux_s3_v              0      14299              FALL  1       
I__1462/O                         Span4Mux_s3_v              496    14796              FALL  1       
I__1463/I                         LocalMux                   0      14796              FALL  1       
I__1463/O                         LocalMux                   455    15250              FALL  1       
I__1464/I                         IoInMux                    0      15250              FALL  1       
I__1464/O                         IoInMux                    320    15571              FALL  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      15571              FALL  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   18868              FALL  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      18868              FALL  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   21356              FALL  1       
usb_pu                            loopback                   0      21356              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : 36


Capture Clock Path Delay       4755
+ Hold  Time                      0
- Data Path Delay             -4719
---------------------------- ------
Hold Time                        36

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        loopback                   0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1603/I                                       Odrv12                     0      1142               FALL  1       
I__1603/O                                       Odrv12                     796    1938               FALL  1       
I__1604/I                                       Span12Mux_h                0      1938               FALL  1       
I__1604/O                                       Span12Mux_h                796    2734               FALL  1       
I__1605/I                                       Sp12to4                    0      2734               FALL  1       
I__1605/O                                       Sp12to4                    662    3396               FALL  1       
I__1606/I                                       Span4Mux_v                 0      3396               FALL  1       
I__1606/O                                       Span4Mux_v                 548    3944               FALL  1       
I__1607/I                                       LocalMux                   0      3944               FALL  1       
I__1607/O                                       LocalMux                   455    4398               FALL  1       
I__1608/I                                       InMux                      0      4398               FALL  1       
I__1608/O                                       InMux                      320    4719               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_24_0/in0  LogicCell40_SEQ_MODE_1010  0      4719               FALL  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                        GlobalMux                           0      0                  RISE  1       
I__3867/O                                        GlobalMux                           227    227                RISE  1       
I__3868/I                                        ClkMux                              0      227                RISE  1       
I__3868/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                        Odrv4                               0      1478               RISE  1       
I__1323/O                                        Odrv4                               517    1995               RISE  1       
I__1325/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                        LocalMux                            0      2295               RISE  1       
I__1326/O                                        LocalMux                            486    2781               RISE  1       
I__1327/I                                        IoInMux                             0      2781               RISE  1       
I__1327/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__11335/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                       GlobalMux                           0      4073               RISE  1       
I__11336/O                                       GlobalMux                           227    4300               RISE  1       
I__11375/I                                       ClkMux                              0      4300               RISE  1       
I__11375/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_17_24_0/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.4.2::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : 243


Capture Clock Path Delay       4755
+ Hold  Time                      0
- Data Path Delay             -4512
---------------------------- ------
Hold Time                       243

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                        loopback                   0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__1594/I                                       Odrv4                      0      1142               FALL  1       
I__1594/O                                       Odrv4                      548    1690               FALL  1       
I__1595/I                                       IoSpan4Mux                 0      1690               FALL  1       
I__1595/O                                       IoSpan4Mux                 475    2166               FALL  1       
I__1596/I                                       IoSpan4Mux                 0      2166               FALL  1       
I__1596/O                                       IoSpan4Mux                 475    2641               FALL  1       
I__1597/I                                       Span4Mux_v                 0      2641               FALL  1       
I__1597/O                                       Span4Mux_v                 548    3189               FALL  1       
I__1598/I                                       Span4Mux_v                 0      3189               FALL  1       
I__1598/O                                       Span4Mux_v                 548    3737               FALL  1       
I__1599/I                                       LocalMux                   0      3737               FALL  1       
I__1599/O                                       LocalMux                   455    4192               FALL  1       
I__1600/I                                       InMux                      0      4192               FALL  1       
I__1600/O                                       InMux                      320    4512               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_24_3/in3  LogicCell40_SEQ_MODE_1010  0      4512               FALL  1       

Capture Clock Path
pin name                                         model name                          delay  cummulative delay  edge  Fanout  
-----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                               SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                        GlobalMux                           0      0                  RISE  1       
I__3867/O                                        GlobalMux                           227    227                RISE  1       
I__3868/I                                        ClkMux                              0      227                RISE  1       
I__3868/O                                        ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk    LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout  LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                        Odrv4                               0      1478               RISE  1       
I__1323/O                                        Odrv4                               517    1995               RISE  1       
I__1325/I                                        Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                        Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                        LocalMux                            0      2295               RISE  1       
I__1326/O                                        LocalMux                            486    2781               RISE  1       
I__1327/I                                        IoInMux                             0      2781               RISE  1       
I__1327/O                                        IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER   ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT         ICE_GB                              910    4073               RISE  370     
I__11335/I                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                       gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                       GlobalMux                           0      4073               RISE  1       
I__11336/O                                       GlobalMux                           227    4300               RISE  1       
I__11375/I                                       ClkMux                              0      4300               RISE  1       
I__11375/O                                       ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_17_24_3/clk   LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: led       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 21813


Launch Clock Path Delay       11477
+ Clock To Q Delay              796
+ Data Path Delay              9540
---------------------------- ------
Clock To Out Delay            21813

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1306/I                                            Odrv12                     0      1420               RISE  1       
I__1306/O                                            Odrv12                     724    2143               RISE  1       
I__1307/I                                            Span12Mux_v                0      2143               RISE  1       
I__1307/O                                            Span12Mux_v                724    2867               RISE  1       
I__1308/I                                            Span12Mux_v                0      2867               RISE  1       
I__1308/O                                            Span12Mux_v                724    3590               RISE  1       
I__1309/I                                            Span12Mux_h                0      3590               RISE  1       
I__1309/O                                            Span12Mux_h                724    4314               RISE  1       
I__1310/I                                            Span12Mux_s5_v             0      4314               RISE  1       
I__1310/O                                            Span12Mux_s5_v             351    4665               RISE  1       
I__1311/I                                            LocalMux                   0      4665               RISE  1       
I__1311/O                                            LocalMux                   486    5151               RISE  1       
I__1312/I                                            IoInMux                    0      5151               RISE  1       
I__1312/O                                            IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6443               RISE  7       
I__6854/I                                            gio2CtrlBuf                0      6443               RISE  1       
I__6854/O                                            gio2CtrlBuf                0      6443               RISE  1       
I__6855/I                                            GlobalMux                  0      6443               RISE  1       
I__6855/O                                            GlobalMux                  227    6671               RISE  1       
I__6858/I                                            ClkMux                     0      6671               RISE  1       
I__6858/O                                            ClkMux                     455    7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__6716/I                                            Odrv12                     0      7922               RISE  1       
I__6716/O                                            Odrv12                     724    8645               RISE  1       
I__6718/I                                            Span12Mux_s6_h             0      8645               RISE  1       
I__6718/O                                            Span12Mux_s6_h             372    9017               RISE  1       
I__6719/I                                            LocalMux                   0      9017               RISE  1       
I__6719/O                                            LocalMux                   486    9503               RISE  1       
I__6720/I                                            IoInMux                    0      9503               RISE  1       
I__6720/O                                            IoInMux                    382    9886               RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      9886               RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    10795              RISE  22      
I__1678/I                                            gio2CtrlBuf                0      10795              RISE  1       
I__1678/O                                            gio2CtrlBuf                0      10795              RISE  1       
I__1679/I                                            GlobalMux                  0      10795              RISE  1       
I__1679/O                                            GlobalMux                  227    11023              RISE  1       
I__1683/I                                            ClkMux                     0      11023              RISE  1       
I__1683/O                                            ClkMux                     455    11477              RISE  1       
up_cnt_20_LC_17_27_4/clk                             LogicCell40_SEQ_MODE_1010  0      11477              RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_17_27_4/lcout          LogicCell40_SEQ_MODE_1010  796    12273              FALL  2       
I__1684/I                           LocalMux                   0      12273              FALL  1       
I__1684/O                           LocalMux                   455    12728              FALL  1       
I__1686/I                           InMux                      0      12728              FALL  1       
I__1686/O                           InMux                      320    13049              FALL  1       
up_cnt_RNI305D_20_LC_16_26_3/in3    LogicCell40_SEQ_MODE_0000  0      13049              FALL  1       
up_cnt_RNI305D_20_LC_16_26_3/lcout  LogicCell40_SEQ_MODE_0000  465    13514              RISE  22      
I__1669/I                           Odrv12                     0      13514              RISE  1       
I__1669/O                           Odrv12                     724    14237              RISE  1       
I__1673/I                           Span12Mux_s6_v             0      14237              RISE  1       
I__1673/O                           Span12Mux_s6_v             382    14620              RISE  1       
I__1674/I                           Sp12to4                    0      14620              RISE  1       
I__1674/O                           Sp12to4                    631    15250              RISE  1       
I__1675/I                           IoSpan4Mux                 0      15250              RISE  1       
I__1675/O                           IoSpan4Mux                 424    15674              RISE  1       
I__1676/I                           LocalMux                   0      15674              RISE  1       
I__1676/O                           LocalMux                   486    16160              RISE  1       
I__1677/I                           IoInMux                    0      16160              RISE  1       
I__1677/O                           IoInMux                    382    16543              RISE  1       
led_obuf_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      16543              RISE  1       
led_obuf_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2956   19499              RISE  1       
led_obuf_iopad/DIN                  IO_PAD                     0      19499              RISE  1       
led_obuf_iopad/PACKAGEPIN:out       IO_PAD                     2314   21813              RISE  1       
led                                 loopback                   0      21813              RISE  1       

6.5.2::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 13894


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay              8343
---------------------------- ------
Clock To Out Delay            13894

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                             GlobalMux                           0      0                  RISE  1       
I__3867/O                                             GlobalMux                           227    227                RISE  1       
I__3868/I                                             ClkMux                              0      227                RISE  1       
I__3868/O                                             ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk         LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout       LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                             Odrv4                               0      1478               RISE  1       
I__1323/O                                             Odrv4                               517    1995               RISE  1       
I__1325/I                                             Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                             Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                             LocalMux                            0      2295               RISE  1       
I__1326/O                                             LocalMux                            486    2781               RISE  1       
I__1327/I                                             IoInMux                             0      2781               RISE  1       
I__1327/O                                             IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                              910    4073               RISE  370     
I__11335/I                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                            GlobalMux                           0      4073               RISE  1       
I__11336/O                                            GlobalMux                           227    4300               RISE  1       
I__11378/I                                            ClkMux                              0      4300               RISE  1       
I__11378/O                                            ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/clk  LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/lcout            LogicCell40_SEQ_MODE_1010  796    5551               FALL  11      
I__2601/I                                                         Odrv4                      0      5551               FALL  1       
I__2601/O                                                         Odrv4                      548    6099               FALL  1       
I__2609/I                                                         LocalMux                   0      6099               FALL  1       
I__2609/O                                                         LocalMux                   455    6554               FALL  1       
I__2615/I                                                         InMux                      0      6554               FALL  1       
I__2615/O                                                         InMux                      320    6874               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_1_LC_17_21_5/in1    LogicCell40_SEQ_MODE_0000  0      6874               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_1_LC_17_21_5/lcout  LogicCell40_SEQ_MODE_0000  558    7432               FALL  7       
I__2508/I                                                         Odrv4                      0      7432               FALL  1       
I__2508/O                                                         Odrv4                      548    7980               FALL  1       
I__2513/I                                                         Span4Mux_v                 0      7980               FALL  1       
I__2513/O                                                         Span4Mux_v                 548    8528               FALL  1       
I__2519/I                                                         LocalMux                   0      8528               FALL  1       
I__2519/O                                                         LocalMux                   455    8983               FALL  1       
I__2524/I                                                         InMux                      0      8983               FALL  1       
I__2524/O                                                         InMux                      320    9303               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_1_LC_16_26_2/in3    LogicCell40_SEQ_MODE_0000  0      9303               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_1_LC_16_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    9727               FALL  2       
I__1443/I                                                         Odrv12                     0      9727               FALL  1       
I__1443/O                                                         Odrv12                     796    10523              FALL  1       
I__1444/I                                                         Span12Mux_s6_v             0      10523              FALL  1       
I__1444/O                                                         Span12Mux_s6_v             424    10947              FALL  1       
I__1446/I                                                         LocalMux                   0      10947              FALL  1       
I__1446/O                                                         LocalMux                   455    11402              FALL  1       
I__1448/I                                                         IoInMux                    0      11402              FALL  1       
I__1448/O                                                         IoInMux                    320    11722              FALL  1       
u_usb_n_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      11722              FALL  1       
u_usb_n_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    11980              RISE  1       
u_usb_n_iopad/OE                                                  IO_PAD                     0      11980              RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   13894              RISE  1       
usb_n:out                                                         loopback                   0      13894              RISE  1       

6.5.3::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 15052


Launch Clock Path Delay        4755
+ Clock To Q Delay              796
+ Data Path Delay              9501
---------------------------- ------
Clock To Out Delay            15052

Launch Clock Path
pin name                                              model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__3867/I                                             GlobalMux                           0      0                  RISE  1       
I__3867/O                                             GlobalMux                           227    227                RISE  1       
I__3868/I                                             ClkMux                              0      227                RISE  1       
I__3868/O                                             ClkMux                              455    682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/clk         LogicCell40_SEQ_MODE_1010           0      682                RISE  1       
u_app_prescaler.prescaler_cnt_1_LC_14_1_3/lcout       LogicCell40_SEQ_MODE_1010           796    1478               RISE  2       
I__1323/I                                             Odrv4                               0      1478               RISE  1       
I__1323/O                                             Odrv4                               517    1995               RISE  1       
I__1325/I                                             Span4Mux_s0_v                       0      1995               RISE  1       
I__1325/O                                             Span4Mux_s0_v                       300    2295               RISE  1       
I__1326/I                                             LocalMux                            0      2295               RISE  1       
I__1326/O                                             LocalMux                            486    2781               RISE  1       
I__1327/I                                             IoInMux                             0      2781               RISE  1       
I__1327/O                                             IoInMux                             382    3163               RISE  1       
clk_div4_keep_RNIK8P7/USERSIGNALTOGLOBALBUFFER        ICE_GB                              0      3163               RISE  1       
clk_div4_keep_RNIK8P7/GLOBALBUFFEROUTPUT              ICE_GB                              910    4073               RISE  370     
I__11335/I                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11335/O                                            gio2CtrlBuf                         0      4073               RISE  1       
I__11336/I                                            GlobalMux                           0      4073               RISE  1       
I__11336/O                                            GlobalMux                           227    4300               RISE  1       
I__11378/I                                            ClkMux                              0      4300               RISE  1       
I__11378/O                                            ClkMux                              455    4755               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/clk  LogicCell40_SEQ_MODE_1010           0      4755               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_18_23_6/lcout            LogicCell40_SEQ_MODE_1010  796    5551               FALL  11      
I__2601/I                                                         Odrv4                      0      5551               FALL  1       
I__2601/O                                                         Odrv4                      548    6099               FALL  1       
I__2609/I                                                         LocalMux                   0      6099               FALL  1       
I__2609/O                                                         LocalMux                   455    6554               FALL  1       
I__2615/I                                                         InMux                      0      6554               FALL  1       
I__2615/O                                                         InMux                      320    6874               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_1_LC_17_21_5/in1    LogicCell40_SEQ_MODE_0000  0      6874               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_1_LC_17_21_5/lcout  LogicCell40_SEQ_MODE_0000  558    7432               FALL  7       
I__2508/I                                                         Odrv4                      0      7432               FALL  1       
I__2508/O                                                         Odrv4                      548    7980               FALL  1       
I__2513/I                                                         Span4Mux_v                 0      7980               FALL  1       
I__2513/O                                                         Span4Mux_v                 548    8528               FALL  1       
I__2519/I                                                         LocalMux                   0      8528               FALL  1       
I__2519/O                                                         LocalMux                   455    8983               FALL  1       
I__2524/I                                                         InMux                      0      8983               FALL  1       
I__2524/O                                                         InMux                      320    9303               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_1_LC_16_26_2/in3    LogicCell40_SEQ_MODE_0000  0      9303               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_1_LC_16_26_2/lcout  LogicCell40_SEQ_MODE_0000  424    9727               FALL  2       
I__1443/I                                                         Odrv12                     0      9727               FALL  1       
I__1443/O                                                         Odrv12                     796    10523              FALL  1       
I__1445/I                                                         Sp12to4                    0      10523              FALL  1       
I__1445/O                                                         Sp12to4                    662    11185              FALL  1       
I__1447/I                                                         Span4Mux_v                 0      11185              FALL  1       
I__1447/O                                                         Span4Mux_v                 548    11732              FALL  1       
I__1449/I                                                         Span4Mux_s2_v              0      11732              FALL  1       
I__1449/O                                                         Span4Mux_s2_v              372    12105              FALL  1       
I__1450/I                                                         LocalMux                   0      12105              FALL  1       
I__1450/O                                                         LocalMux                   455    12559              FALL  1       
I__1451/I                                                         IoInMux                    0      12559              FALL  1       
I__1451/O                                                         IoInMux                    320    12880              FALL  1       
u_usb_p_preio/OUTPUTENABLE                                        PRE_IO_PIN_TYPE_101001     0      12880              FALL  1       
u_usb_p_preio/PADOEN                                              PRE_IO_PIN_TYPE_101001     258    13138              RISE  1       
u_usb_p_iopad/OE                                                  IO_PAD                     0      13138              RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                                      IO_PAD                     1914   15052              RISE  1       
usb_p:out                                                         loopback                   0      15052              RISE  1       

6.5.4::Path details for port: usb_pu    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_pu
Clock Port         : clk
Clock Reference    : clk_1mhz:R
Clock to Out Delay : 20800


Launch Clock Path Delay       11477
+ Clock To Q Delay              796
+ Data Path Delay              8527
---------------------------- ------
Clock To Out Delay            20800

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                                  loopback                   0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preio/PADIN                           PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
clk_ibuf_gb_io_preio/DIN0                            PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__1306/I                                            Odrv12                     0      1420               RISE  1       
I__1306/O                                            Odrv12                     724    2143               RISE  1       
I__1307/I                                            Span12Mux_v                0      2143               RISE  1       
I__1307/O                                            Span12Mux_v                724    2867               RISE  1       
I__1308/I                                            Span12Mux_v                0      2867               RISE  1       
I__1308/O                                            Span12Mux_v                724    3590               RISE  1       
I__1309/I                                            Span12Mux_h                0      3590               RISE  1       
I__1309/O                                            Span12Mux_h                724    4314               RISE  1       
I__1310/I                                            Span12Mux_s5_v             0      4314               RISE  1       
I__1310/O                                            Span12Mux_s5_v             351    4665               RISE  1       
I__1311/I                                            LocalMux                   0      4665               RISE  1       
I__1311/O                                            LocalMux                   486    5151               RISE  1       
I__1312/I                                            IoInMux                    0      5151               RISE  1       
I__1312/O                                            IoInMux                    382    5534               RISE  1       
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER           ICE_GB                     0      5534               RISE  1       
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT                 ICE_GB                     910    6443               RISE  7       
I__6854/I                                            gio2CtrlBuf                0      6443               RISE  1       
I__6854/O                                            gio2CtrlBuf                0      6443               RISE  1       
I__6855/I                                            GlobalMux                  0      6443               RISE  1       
I__6855/O                                            GlobalMux                  227    6671               RISE  1       
I__6858/I                                            ClkMux                     0      6671               RISE  1       
I__6858/O                                            ClkMux                     455    7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/clk    LogicCell40_SEQ_MODE_1010  0      7126               RISE  1       
u_up_cnt_prescaler.prescaler_cnt_3_LC_26_21_0/lcout  LogicCell40_SEQ_MODE_1010  796    7922               RISE  2       
I__6716/I                                            Odrv12                     0      7922               RISE  1       
I__6716/O                                            Odrv12                     724    8645               RISE  1       
I__6718/I                                            Span12Mux_s6_h             0      8645               RISE  1       
I__6718/O                                            Span12Mux_s6_h             372    9017               RISE  1       
I__6719/I                                            LocalMux                   0      9017               RISE  1       
I__6719/O                                            LocalMux                   486    9503               RISE  1       
I__6720/I                                            IoInMux                    0      9503               RISE  1       
I__6720/O                                            IoInMux                    382    9886               RISE  1       
clk_1mhz_keep_RNITMV4/USERSIGNALTOGLOBALBUFFER       ICE_GB                     0      9886               RISE  1       
clk_1mhz_keep_RNITMV4/GLOBALBUFFEROUTPUT             ICE_GB                     910    10795              RISE  22      
I__1678/I                                            gio2CtrlBuf                0      10795              RISE  1       
I__1678/O                                            gio2CtrlBuf                0      10795              RISE  1       
I__1679/I                                            GlobalMux                  0      10795              RISE  1       
I__1679/O                                            GlobalMux                  227    11023              RISE  1       
I__1681/I                                            ClkMux                     0      11023              RISE  1       
I__1681/O                                            ClkMux                     455    11477              RISE  1       
usb_pu_q_LC_16_25_0/clk                              LogicCell40_SEQ_MODE_1010  0      11477              RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_pu_q_LC_16_25_0/lcout         LogicCell40_SEQ_MODE_1010  796    12273              RISE  2       
I__1457/I                         Odrv4                      0      12273              RISE  1       
I__1457/O                         Odrv4                      517    12790              RISE  1       
I__1459/I                         Span4Mux_v                 0      12790              RISE  1       
I__1459/O                         Span4Mux_v                 517    13307              RISE  1       
I__1460/I                         Span4Mux_h                 0      13307              RISE  1       
I__1460/O                         Span4Mux_h                 444    13752              RISE  1       
I__1461/I                         Span4Mux_h                 0      13752              RISE  1       
I__1461/O                         Span4Mux_h                 444    14196              RISE  1       
I__1462/I                         Span4Mux_s3_v              0      14196              RISE  1       
I__1462/O                         Span4Mux_s3_v              465    14661              RISE  1       
I__1463/I                         LocalMux                   0      14661              RISE  1       
I__1463/O                         LocalMux                   486    15147              RISE  1       
I__1464/I                         IoInMux                    0      15147              RISE  1       
I__1464/O                         IoInMux                    382    15530              RISE  1       
usb_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      15530              RISE  1       
usb_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   18486              RISE  1       
usb_pu_obuf_iopad/DIN             IO_PAD                     0      18486              RISE  1       
usb_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   20800              RISE  1       
usb_pu                            loopback                   0      20800              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

