

================================================================
== Vivado HLS Report for 'sort_occ_v2'
================================================================
* Date:           Tue Jan 21 11:03:25 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_sorting
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.674|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  327681|  327681|  327681|  327681|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  327680|  327680|         5|          -|          -|  65536|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    182|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     62|
|Register         |        -|      -|     126|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     126|    244|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+-----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+-----+------------+------------+
    |i_fu_84_p2       |     +    |      0|  0|   24|          17|           2|
    |tmp_5_fu_118_p2  |     +    |      0|  0|   39|           2|          32|
    |tmp_fu_94_p2     |   icmp   |      0|  0|   18|          17|           1|
    |tmp_2_fu_105_p2  |   lshr   |      0|  0|  101|          32|          32|
    +-----------------+----------+-------+---+-----+------------+------------+
    |Total            |          |      0|  0|  182|          68|          67|
    +-----------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |count_address0  |  15|          3|    8|         24|
    |i_0_in_reg_69   |   9|          2|   17|         34|
    +----------------+----+-----------+-----+-----------+
    |Total           |  62|         12|   26|         65|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   6|   0|    6|          0|
    |array_src_load_reg_147  |  32|   0|   32|          0|
    |count_addr_reg_157      |   8|   0|    8|          0|
    |count_load_reg_162      |  32|   0|   32|          0|
    |i_0_in_reg_69           |  17|   0|   17|          0|
    |i_reg_134               |  17|   0|   17|          0|
    |shift_cast_reg_129      |   6|   0|   32|         26|
    |tmp_3_reg_152           |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 126|   0|  152|         26|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  sort_occ_v2 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  sort_occ_v2 | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  sort_occ_v2 | return value |
|ap_done             | out |    1| ap_ctrl_hs |  sort_occ_v2 | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  sort_occ_v2 | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  sort_occ_v2 | return value |
|array_src_address0  | out |   16|  ap_memory |   array_src  |     array    |
|array_src_ce0       | out |    1|  ap_memory |   array_src  |     array    |
|array_src_q0        |  in |   32|  ap_memory |   array_src  |     array    |
|array_dst_address0  | out |   16|  ap_memory |   array_dst  |     array    |
|array_dst_ce0       | out |    1|  ap_memory |   array_dst  |     array    |
|array_dst_we0       | out |    1|  ap_memory |   array_dst  |     array    |
|array_dst_d0        | out |   32|  ap_memory |   array_dst  |     array    |
|shift               |  in |    6|   ap_none  |     shift    |    scalar    |
|count_address0      | out |    8|  ap_memory |     count    |     array    |
|count_ce0           | out |    1|  ap_memory |     count    |     array    |
|count_we0           | out |    1|  ap_memory |     count    |     array    |
|count_d0            | out |   32|  ap_memory |     count    |     array    |
|count_q0            |  in |   32|  ap_memory |     count    |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

