Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  2 09:30:12 2024
| Host         : DESKTOP-339EFSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (59)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (59)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ButtonClockDivider/out_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: VGA/pixelClockDivider/out_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111)
--------------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  132          inf        0.000                      0                  132           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 4.899ns (50.595%)  route 4.784ns (49.405%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.838     3.501    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.150     3.651 r  VGA/RED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.298     5.949    GREEN_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.734     9.684 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.684    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.448ns  (logic 4.886ns (51.719%)  route 4.562ns (48.281%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.746     3.409    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.150     3.559 r  VGA/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.168     5.727    GREEN_OBUF[2]
    H19                  OBUF (Prop_obuf_I_O)         3.721     9.448 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.448    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.295ns  (logic 4.663ns (50.162%)  route 4.633ns (49.838%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.823     3.486    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     3.610 r  VGA/RED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.162     5.772    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524     9.295 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.295    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.263ns  (logic 4.893ns (52.824%)  route 4.370ns (47.176%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.838     3.501    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I0_O)        0.150     3.651 r  VGA/RED_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.884     5.535    GREEN_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.728     9.263 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.263    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 4.896ns (53.366%)  route 4.278ns (46.634%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.746     3.409    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.150     3.559 r  VGA/RED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.885     5.443    GREEN_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.731     9.175 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.175    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 4.644ns (50.837%)  route 4.492ns (49.163%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.823     3.486    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     3.610 r  VGA/RED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.021     5.631    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505     9.136 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.136    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.877ns (53.648%)  route 4.214ns (46.352%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.751     3.414    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.152     3.566 r  VGA/RED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.815     5.381    RED_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.710     9.092 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.092    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 4.664ns (52.478%)  route 4.223ns (47.522%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.751     3.414    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     3.538 r  VGA/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.825     5.362    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.887 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.887    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.870ns  (logic 4.866ns (54.862%)  route 4.004ns (45.138%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.823     3.486    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.153     3.639 r  VGA/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.533     5.172    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.698     8.870 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.870    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/xCoord_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.642ns (52.418%)  route 4.214ns (47.582%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE                         0.000     0.000 r  VGA/xCoord_reg[4]/C
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.594     0.594 f  VGA/xCoord_reg[4]/Q
                         net (fo=4, routed)           1.198     1.792    VGA/xCoord_reg_n_0_[4]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.297     2.089 r  VGA/xCoord[10]_i_4/O
                         net (fo=7, routed)           0.450     2.538    VGA/xCoord[10]_i_4_n_0
    SLICE_X0Y32          LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  VGA/RED_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.746     3.409    VGA/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y32          LUT5 (Prop_lut5_I0_O)        0.124     3.533 r  VGA/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.820     5.353    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     8.856 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.856    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ButtonClockDivider/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ButtonClockDivider/out_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  ButtonClockDivider/counter_reg[18]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ButtonClockDivider/counter_reg[18]/Q
                         net (fo=2, routed)           0.069     0.210    ButtonClockDivider/counter_reg[18]
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  ButtonClockDivider/out_clk_i_1/O
                         net (fo=21, routed)          0.000     0.255    ButtonClockDivider/out_clk_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  ButtonClockDivider/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/pixelClockDivider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/pixelClockDivider/out_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  VGA/pixelClockDivider/counter_reg[1]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/pixelClockDivider/counter_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    VGA/pixelClockDivider/counter[1]
    SLICE_X0Y34          LUT2 (Prop_lut2_I0_O)        0.042     0.356 r  VGA/pixelClockDivider/out_clk_i_1__0/O
                         net (fo=1, routed)           0.000     0.356    VGA/pixelClockDivider/p_0_in
    SLICE_X0Y34          FDRE                                         r  VGA/pixelClockDivider/out_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonClockDivider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ButtonClockDivider/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  ButtonClockDivider/counter_reg[3]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ButtonClockDivider/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    ButtonClockDivider/counter_reg_n_0_[3]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  ButtonClockDivider/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    ButtonClockDivider/counter_reg[0]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  ButtonClockDivider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/pixelClockDivider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/pixelClockDivider/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  VGA/pixelClockDivider/counter_reg[1]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA/pixelClockDivider/counter_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    VGA/pixelClockDivider/counter[1]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  VGA/pixelClockDivider/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    VGA/pixelClockDivider/counter[1]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  VGA/pixelClockDivider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonClockDivider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ButtonClockDivider/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  ButtonClockDivider/counter_reg[2]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ButtonClockDivider/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    ButtonClockDivider/counter_reg_n_0_[2]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  ButtonClockDivider/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    ButtonClockDivider/counter_reg[0]_i_1_n_5
    SLICE_X1Y18          FDRE                                         r  ButtonClockDivider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnCounter/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BtnCounter/digit_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.148ns (40.600%)  route 0.217ns (59.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  BtnCounter/digit_reg[3]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BtnCounter/digit_reg[3]/Q
                         net (fo=14, routed)          0.217     0.365    BtnCounter/Q[3]
    SLICE_X2Y22          FDRE                                         r  BtnCounter/digit_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnCounter/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BtnCounter/digit_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.148ns (40.600%)  route 0.217ns (59.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  BtnCounter/digit_reg[3]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BtnCounter/digit_reg[3]/Q
                         net (fo=14, routed)          0.217     0.365    BtnCounter/Q[3]
    SLICE_X2Y22          FDRE                                         r  BtnCounter/digit_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnCounter/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BtnCounter/digit_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.148ns (40.600%)  route 0.217ns (59.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  BtnCounter/digit_reg[3]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BtnCounter/digit_reg[3]/Q
                         net (fo=14, routed)          0.217     0.365    BtnCounter/Q[3]
    SLICE_X2Y22          FDRE                                         r  BtnCounter/digit_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BtnCounter/digit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            BtnCounter/digit_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.148ns (40.600%)  route 0.217ns (59.400%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE                         0.000     0.000 r  BtnCounter/digit_reg[3]/C
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  BtnCounter/digit_reg[3]/Q
                         net (fo=14, routed)          0.217     0.365    BtnCounter/Q[3]
    SLICE_X2Y22          FDRE                                         r  BtnCounter/digit_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ButtonClockDivider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ButtonClockDivider/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  ButtonClockDivider/counter_reg[19]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ButtonClockDivider/counter_reg[19]/Q
                         net (fo=2, routed)           0.117     0.258    ButtonClockDivider/counter_reg[19]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  ButtonClockDivider/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    ButtonClockDivider/counter_reg[16]_i_1_n_4
    SLICE_X1Y22          FDRE                                         r  ButtonClockDivider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------





