+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046129    0.000935    0.308300 v fanout47/A (sg13g2_buf_8)
     8    0.043668    0.031498    0.090468    0.398767 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.031844    0.002209    0.400977 v _167_/B1 (sg13g2_a21oi_1)
     1    0.007537    0.060172    0.061906    0.462883 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.060179    0.000528    0.463410 ^ _168_/B (sg13g2_nor2_1)
     1    0.002978    0.024641    0.038976    0.502386 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.024641    0.000171    0.502558 v _292_/D (sg13g2_dfrbpq_1)
                                              0.502558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273615   clock uncertainty
                                  0.000000    0.273615   clock reconvergence pessimism
                                 -0.035130    0.238485   library hold time
                                              0.238485   data required time
---------------------------------------------------------------------------------------------
                                              0.238485   data required time
                                             -0.502558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264073   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.034397    0.000377    0.421800 ^ _158_/A (sg13g2_nor3_1)
     2    0.012121    0.046410    0.060713    0.482513 v _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.046426    0.000700    0.483213 v _159_/B (sg13g2_xnor2_1)
     1    0.001631    0.026621    0.053709    0.536922 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026621    0.000064    0.536985 v _291_/D (sg13g2_dfrbpq_1)
                                              0.536985   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273706   clock uncertainty
                                  0.000000    0.273706   clock reconvergence pessimism
                                 -0.035757    0.237949   library hold time
                                              0.237949   data required time
---------------------------------------------------------------------------------------------
                                              0.237949   data required time
                                             -0.536985   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299036   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008972    0.036353    0.175936    0.299526 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036356    0.000367    0.299893 v fanout65/A (sg13g2_buf_8)
     7    0.047582    0.032706    0.086777    0.386670 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033127    0.002767    0.389437 v _141_/B (sg13g2_xnor2_1)
     2    0.010777    0.073993    0.088607    0.478044 v _141_/Y (sg13g2_xnor2_1)
                                                         _093_ (net)
                      0.074002    0.000662    0.478706 v _272_/B (sg13g2_xnor2_1)
     1    0.001770    0.027281    0.063578    0.542284 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.027281    0.000067    0.542350 v _285_/D (sg13g2_dfrbpq_1)
                                              0.542350   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273589   clock uncertainty
                                  0.000000    0.273589   clock reconvergence pessimism
                                 -0.035967    0.237623   library hold time
                                              0.237623   data required time
---------------------------------------------------------------------------------------------
                                              0.237623   data required time
                                             -0.542350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.304727   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058889    0.001663    0.387730 v _143_/B (sg13g2_xor2_1)
     2    0.010859    0.049007    0.098720    0.486450 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.049009    0.000353    0.486803 v _273_/B (sg13g2_xor2_1)
     1    0.002558    0.026777    0.057435    0.544238 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026777    0.000094    0.544331 v _286_/D (sg13g2_dfrbpq_1)
                                              0.544331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273610   clock uncertainty
                                  0.000000    0.273610   clock reconvergence pessimism
                                 -0.035807    0.237804   library hold time
                                              0.237804   data required time
---------------------------------------------------------------------------------------------
                                              0.237804   data required time
                                             -0.544331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306528   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007132    0.030974    0.171448    0.295154 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031005    0.000456    0.295610 v output2/A (sg13g2_buf_2)
     1    0.080918    0.131972    0.164245    0.459855 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132115    0.003611    0.463466 v sign (out)
                                              0.463466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.463466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313466   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046129    0.000935    0.308300 v fanout47/A (sg13g2_buf_8)
     8    0.043668    0.031498    0.090468    0.398767 v fanout47/X (sg13g2_buf_8)
                                                         net47 (net)
                      0.031702    0.001395    0.400162 v _147_/A (sg13g2_xor2_1)
     2    0.011159    0.049900    0.092491    0.492653 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.049902    0.000364    0.493018 v _275_/B (sg13g2_xor2_1)
     1    0.002952    0.027828    0.059538    0.552556 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.027828    0.000109    0.552665 v _288_/D (sg13g2_dfrbpq_2)
                                              0.552665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.272227   clock uncertainty
                                  0.000000    0.272227   clock reconvergence pessimism
                                 -0.036441    0.235786   library hold time
                                              0.235786   data required time
---------------------------------------------------------------------------------------------
                                              0.235786   data required time
                                             -0.552665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316879   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046122    0.000794    0.308159 v fanout48/A (sg13g2_buf_2)
     5    0.030213    0.059157    0.111618    0.419778 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.059359    0.002704    0.422481 v _151_/A (sg13g2_xnor2_1)
     1    0.006077    0.047852    0.085817    0.508298 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.047856    0.000472    0.508770 v _152_/B (sg13g2_xnor2_1)
     1    0.003778    0.036805    0.063655    0.572425 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.036805    0.000214    0.572639 v _290_/D (sg13g2_dfrbpq_1)
                                              0.572639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272226   clock uncertainty
                                  0.000000    0.272226   clock reconvergence pessimism
                                 -0.039240    0.232986   library hold time
                                              0.232986   data required time
---------------------------------------------------------------------------------------------
                                              0.232986   data required time
                                             -0.572639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.339653   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    0.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.020135    0.043572    0.193855    0.316093 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.043621    0.001302    0.317395 v fanout59/A (sg13g2_buf_8)
     8    0.041526    0.030738    0.088224    0.405620 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031025    0.002095    0.407714 v _145_/B (sg13g2_xnor2_1)
     2    0.011961    0.080381    0.092837    0.500551 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.080391    0.000754    0.501305 v _274_/B (sg13g2_xor2_1)
     1    0.004085    0.030341    0.076734    0.578039 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.030341    0.000229    0.578268 v _287_/D (sg13g2_dfrbpq_2)
                                              0.578268   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    0.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.272239   clock uncertainty
                                  0.000000    0.272239   clock reconvergence pessimism
                                 -0.037250    0.234989   library hold time
                                              0.234989   data required time
---------------------------------------------------------------------------------------------
                                              0.234989   data required time
                                             -0.578268   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343280   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    0.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.012308    0.046107    0.183750    0.307365 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.046122    0.000794    0.308159 v fanout48/A (sg13g2_buf_2)
     5    0.030213    0.059157    0.111618    0.419778 v fanout48/X (sg13g2_buf_2)
                                                         net48 (net)
                      0.059272    0.002290    0.422068 v _136_/A (sg13g2_xnor2_1)
     2    0.010023    0.069422    0.103377    0.525445 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.069446    0.000253    0.525698 v _149_/A (sg13g2_xor2_1)
     1    0.002164    0.025669    0.068379    0.594077 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025669    0.000081    0.594158 v _289_/D (sg13g2_dfrbpq_1)
                                              0.594158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000391    0.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.272245   clock uncertainty
                                  0.000000    0.272245   clock reconvergence pessimism
                                 -0.035711    0.236534   library hold time
                                              0.236534   data required time
---------------------------------------------------------------------------------------------
                                              0.236534   data required time
                                             -0.594158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357624   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029691    0.001473    0.475869 ^ _265_/B1 (sg13g2_a21oi_1)
     1    0.003694    0.020854    0.031396    0.507265 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.020855    0.000272    0.507537 v output7/A (sg13g2_buf_2)
     1    0.081734    0.132873    0.161164    0.668701 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132975    0.002409    0.671110 v sine_out[12] (out)
                                              0.671110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521110   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029704    0.001566    0.475962 ^ _266_/B1 (sg13g2_a21oi_1)
     1    0.003293    0.019798    0.030453    0.506415 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.019799    0.000132    0.506546 v output8/A (sg13g2_buf_2)
     1    0.083171    0.135113    0.161993    0.668540 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135234    0.002766    0.671306 v sine_out[13] (out)
                                              0.671306   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.671306   data arrival time
---------------------------------------------------------------------------------------------
                                              0.521306   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000391    0.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.008746    0.035693    0.174799    0.297044 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.035696    0.000358    0.297402 v fanout52/A (sg13g2_buf_8)
     8    0.044994    0.031677    0.085302    0.382704 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.032880    0.004796    0.387500 v _213_/A1 (sg13g2_o21ai_1)
     1    0.003709    0.043410    0.091066    0.478566 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.043410    0.000147    0.478713 ^ _214_/B1 (sg13g2_a21oi_1)
     1    0.003018    0.021673    0.033915    0.512628 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.021674    0.000118    0.512746 v output4/A (sg13g2_buf_2)
     1    0.083277    0.136050    0.160344    0.673090 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136480    0.006315    0.679405 v sine_out[0] (out)
                                              0.679405   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.679405   data arrival time
---------------------------------------------------------------------------------------------
                                              0.529405   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062571    0.000722    0.329432 ^ fanout55/A (sg13g2_buf_8)
     8    0.041076    0.033863    0.090340    0.419772 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036993    0.007840    0.427612 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.005537    0.051405    0.072101    0.499713 v _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.051416    0.000700    0.500413 v output12/A (sg13g2_buf_2)
     1    0.083764    0.136979    0.174921    0.675334 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.137472    0.006775    0.682109 v sine_out[17] (out)
                                              0.682109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.682109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532109   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029754    0.001904    0.476300 ^ _259_/B1 (sg13g2_a21oi_1)
     1    0.007128    0.030521    0.039645    0.515944 v _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.030555    0.000806    0.516751 v output21/A (sg13g2_buf_2)
     1    0.081794    0.133068    0.165939    0.682690 v output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.133169    0.002400    0.685091 v sine_out[9] (out)
                                              0.685091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685091   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535091   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029896    0.002666    0.477062 ^ _263_/A (sg13g2_nor2_1)
     1    0.006302    0.031125    0.041776    0.518838 v _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.031126    0.000218    0.519057 v output6/A (sg13g2_buf_2)
     1    0.081703    0.132937    0.166094    0.685150 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.133039    0.002428    0.687578 v sine_out[11] (out)
                                              0.687578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537578   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.036703    0.007070    0.428493 ^ _257_/A1 (sg13g2_a21oi_1)
     1    0.010971    0.043172    0.089421    0.517914 v _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.043198    0.000860    0.518775 v output19/A (sg13g2_buf_2)
     1    0.081832    0.133802    0.169675    0.688450 v output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.134146    0.005608    0.694058 v sine_out[7] (out)
                                              0.694058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.694058   data arrival time
---------------------------------------------------------------------------------------------
                                              0.544058   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039371    0.002064    0.396714 ^ fanout49/A (sg13g2_buf_8)
     8    0.032869    0.029599    0.077682    0.474396 ^ fanout49/X (sg13g2_buf_8)
                                                         net49 (net)
                      0.029823    0.002301    0.476697 ^ _267_/B1 (sg13g2_o21ai_1)
     1    0.004054    0.036909    0.046730    0.523428 v _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.036915    0.000280    0.523708 v output9/A (sg13g2_buf_2)
     1    0.083387    0.136864    0.165296    0.689004 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.137851    0.009504    0.698508 v sine_out[14] (out)
                                              0.698508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.698508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548508   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009232    0.037110    0.175970    0.298196 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.037114    0.000391    0.298586 v fanout50/A (sg13g2_buf_8)
     8    0.052009    0.034414    0.088640    0.387227 v fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.034945    0.003331    0.390558 v _249_/S (sg13g2_mux2_1)
     1    0.003801    0.030626    0.096325    0.486883 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030626    0.000153    0.487036 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.006443    0.048989    0.057233    0.544269 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.049021    0.000608    0.544877 v output14/A (sg13g2_buf_2)
     1    0.081596    0.132228    0.174723    0.719600 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132327    0.002386    0.721986 v sine_out[2] (out)
                                              0.721986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571986   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    0.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.009518    0.048172    0.182683    0.304909 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.048174    0.000403    0.305312 ^ fanout50/A (sg13g2_buf_8)
     8    0.052809    0.039179    0.089338    0.394650 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.039263    0.001364    0.396015 ^ _269_/B (sg13g2_and2_1)
     1    0.004762    0.032625    0.090588    0.486603 ^ _269_/X (sg13g2_and2_1)
                                                         _082_ (net)
                      0.032625    0.000188    0.486791 ^ _270_/A2 (sg13g2_a21oi_1)
     1    0.004463    0.031103    0.063657    0.550448 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.031104    0.000325    0.550773 v output11/A (sg13g2_buf_2)
     1    0.085394    0.139341    0.167041    0.717814 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.139808    0.006653    0.724466 v sine_out[16] (out)
                                              0.724466   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574466   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000391    0.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.009032    0.046336    0.181283    0.303528 ^ _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046338    0.000370    0.303898 ^ fanout52/A (sg13g2_buf_8)
     8    0.046050    0.035747    0.085541    0.389439 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.036768    0.004642    0.394081 ^ _218_/A (sg13g2_nor2b_1)
     3    0.012957    0.049183    0.057052    0.451133 v _218_/Y (sg13g2_nor2b_1)
                                                         _046_ (net)
                      0.049198    0.000734    0.451867 v _228_/B (sg13g2_nand2b_1)
     1    0.004091    0.030178    0.046159    0.498026 ^ _228_/Y (sg13g2_nand2b_1)
                                                         _056_ (net)
                      0.030179    0.000292    0.498319 ^ _233_/A1 (sg13g2_a21oi_1)
     1    0.004546    0.025776    0.059040    0.557358 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025782    0.000292    0.557651 v output13/A (sg13g2_buf_2)
     1    0.082567    0.134938    0.161743    0.719394 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.135332    0.006019    0.725413 v sine_out[1] (out)
                                              0.725413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.725413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.575413   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062571    0.000722    0.329432 ^ fanout55/A (sg13g2_buf_8)
     8    0.041076    0.033863    0.090340    0.419772 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.036980    0.007820    0.427592 ^ _260_/A_N (sg13g2_nand3b_1)
     1    0.004556    0.033846    0.073011    0.500602 ^ _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.033846    0.000183    0.500786 ^ _261_/B (sg13g2_nand2_1)
     1    0.006181    0.046499    0.061816    0.562602 v _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.046521    0.000368    0.562970 v output5/A (sg13g2_buf_2)
     1    0.081629    0.132269    0.173543    0.736513 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.132369    0.002398    0.738911 v sine_out[10] (out)
                                              0.738911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.738911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.588911   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028184    0.000300    0.845490 v _284_/D (sg13g2_dfrbpq_2)
                                              0.845490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.273719   clock uncertainty
                                  0.000000    0.273719   clock reconvergence pessimism
                                 -0.036300    0.237419   library hold time
                                              0.237419   data required time
---------------------------------------------------------------------------------------------
                                              0.237419   data required time
                                             -0.845490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608071   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054762    0.002259    0.325664 ^ fanout66/A (sg13g2_buf_8)
     8    0.040670    0.033506    0.086848    0.412512 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035162    0.005509    0.418021 ^ _254_/B (sg13g2_and3_1)
     2    0.009067    0.053375    0.132609    0.550630 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.053379    0.000532    0.551162 ^ _255_/C (sg13g2_nor3_1)
     1    0.004333    0.028506    0.043154    0.594316 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.028507    0.000270    0.594586 v output17/A (sg13g2_buf_2)
     1    0.081815    0.133093    0.164974    0.759560 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.133194    0.002401    0.761961 v sine_out[5] (out)
                                              0.761961   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.761961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611961   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.036404    0.006529    0.427953 ^ fanout53/A (sg13g2_buf_2)
     8    0.031996    0.074594    0.111525    0.539477 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.074664    0.001505    0.540983 ^ _253_/A (sg13g2_nor3_1)
     1    0.007008    0.035344    0.066754    0.607737 v _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.035365    0.000615    0.608352 v output16/A (sg13g2_buf_2)
     1    0.081624    0.132220    0.168166    0.776518 v output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.132319    0.002378    0.778895 v sine_out[4] (out)
                                              0.778895   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.778895   data arrival time
---------------------------------------------------------------------------------------------
                                              0.628895   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    0.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
     3    0.025170    0.062564    0.206484    0.328711 ^ _288_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.062598    0.001351    0.330061 ^ fanout54/A (sg13g2_buf_8)
     8    0.041914    0.034377    0.091362    0.421423 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.036404    0.006529    0.427953 ^ fanout53/A (sg13g2_buf_2)
     8    0.031996    0.074594    0.111525    0.539477 ^ fanout53/X (sg13g2_buf_2)
                                                         net53 (net)
                      0.074608    0.001027    0.540505 ^ _256_/A1 (sg13g2_a21oi_1)
     1    0.003876    0.022488    0.073719    0.614224 v _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.022489    0.000249    0.614473 v output18/A (sg13g2_buf_2)
     1    0.081994    0.133984    0.159798    0.774271 v output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.134336    0.005676    0.779948 v sine_out[6] (out)
                                              0.779948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.779948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.629948   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    0.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    0.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    0.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
     3    0.020135    0.043572    0.193855    0.316093 v _287_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_3.A (net)
                      0.043621    0.001302    0.317395 v fanout59/A (sg13g2_buf_8)
     8    0.041526    0.030738    0.088224    0.405620 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.031315    0.003250    0.408869 v _164_/A (sg13g2_nand2_1)
     4    0.013512    0.064435    0.063720    0.472589 ^ _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.064438    0.000336    0.472925 ^ _268_/A2 (sg13g2_a21o_1)
     1    0.007260    0.038820    0.123793    0.596718 ^ _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.038828    0.000541    0.597259 ^ output10/A (sg13g2_buf_2)
     1    0.083161    0.175086    0.185036    0.782296 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.175163    0.003035    0.785331 ^ sine_out[15] (out)
                                              0.785331   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.785331   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635331   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054753    0.002187    0.325591 ^ _193_/A2 (sg13g2_o21ai_1)
     5    0.019836    0.124018    0.133347    0.458938 v _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.124026    0.000838    0.459776 v _251_/A (sg13g2_nand2_1)
     3    0.014237    0.072088    0.102308    0.562084 ^ _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.072109    0.001005    0.563089 ^ _252_/B (sg13g2_nor2_1)
     1    0.008294    0.037673    0.058386    0.621475 v _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.037723    0.001066    0.622541 v output15/A (sg13g2_buf_2)
     1    0.081645    0.132260    0.169312    0.791853 v output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.132360    0.002398    0.794251 v sine_out[3] (out)
                                              0.794251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.794251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.644251   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043788    0.002154    0.319610 v fanout66/A (sg13g2_buf_8)
     8    0.039777    0.030048    0.086685    0.406295 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.031807    0.005394    0.411690 v _254_/B (sg13g2_and3_1)
     2    0.008820    0.037299    0.091827    0.503517 v _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.037306    0.000508    0.504024 v _258_/A2 (sg13g2_a21oi_1)
     1    0.006730    0.055643    0.095463    0.599488 ^ _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.055650    0.000492    0.599980 ^ output20/A (sg13g2_buf_2)
     1    0.082041    0.173091    0.190053    0.790033 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.173343    0.005439    0.795472 ^ sine_out[8] (out)
                                              0.795472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.795472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645472   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007182    0.039392    0.176490    0.300196 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039395    0.000366    0.300562 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006566    0.046912    0.375040    0.675602 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.046912    0.000504    0.676106 ^ _129_/A (sg13g2_inv_2)
     2    0.015002    0.033038    0.042662    0.718767 v _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.033095    0.001115    0.719882 v output3/A (sg13g2_buf_2)
     1    0.080996    0.132044    0.165385    0.885267 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.132224    0.003549    0.888816 v signB (out)
                                              0.888816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.888816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738816   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031384    0.001970    0.813953 v _172_/B (sg13g2_nor2_1)
     3    0.019896    0.177854    0.151253    0.965206 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.177911    0.002658    0.967864 ^ _174_/A (sg13g2_nor2_1)
     2    0.010397    0.070953    0.105390    1.073255 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.071010    0.001129    1.074384 v _175_/B (sg13g2_nand2_1)
     1    0.003511    0.037598    0.052219    1.126603 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.037598    0.000138    1.126741 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003469    0.082669    0.071278    1.198018 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.082669    0.000136    1.198154 v _196_/C (sg13g2_nor4_1)
     1    0.008108    0.192014    0.202232    1.400386 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.192014    0.000614    1.401001 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.003018    0.058348    0.105261    1.506262 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.058348    0.000118    1.506380 v output4/A (sg13g2_buf_2)
     1    0.083277    0.136183    0.178063    1.684443 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136613    0.006315    1.690759 v sine_out[0] (out)
                                              1.690759   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.690759   data arrival time
---------------------------------------------------------------------------------------------
                                              2.159241   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031384    0.001970    0.813953 v _172_/B (sg13g2_nor2_1)
     3    0.019896    0.177854    0.151253    0.965206 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.177911    0.002658    0.967864 ^ _174_/A (sg13g2_nor2_1)
     2    0.010397    0.070953    0.105390    1.073255 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.071011    0.001153    1.074407 v _225_/A2 (sg13g2_a22oi_1)
     1    0.004526    0.087905    0.102485    1.176893 ^ _225_/Y (sg13g2_a22oi_1)
                                                         _053_ (net)
                      0.087905    0.000302    1.177195 ^ _226_/A (sg13g2_nor2b_1)
     1    0.003422    0.031062    0.048670    1.225865 v _226_/Y (sg13g2_nor2b_1)
                                                         _054_ (net)
                      0.031062    0.000135    1.226000 v _232_/B (sg13g2_nor3_1)
     1    0.007211    0.131548    0.130468    1.356467 ^ _232_/Y (sg13g2_nor3_1)
                                                         _060_ (net)
                      0.131548    0.000451    1.356918 ^ _233_/A2 (sg13g2_a21oi_1)
     1    0.004546    0.057737    0.098271    1.455189 v _233_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.057737    0.000292    1.455482 v output13/A (sg13g2_buf_2)
     1    0.082567    0.135055    0.177182    1.632664 v output13/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.135449    0.006019    1.638684 v sine_out[1] (out)
                                              1.638684   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.638684   data arrival time
---------------------------------------------------------------------------------------------
                                              2.211317   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031384    0.001970    0.813953 v _172_/B (sg13g2_nor2_1)
     3    0.019896    0.177854    0.151253    0.965206 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.177875    0.001628    0.966834 ^ _241_/A2 (sg13g2_o21ai_1)
     1    0.003782    0.051290    0.090870    1.057704 v _241_/Y (sg13g2_o21ai_1)
                                                         _068_ (net)
                      0.051291    0.000257    1.057962 v _242_/B1 (sg13g2_a21o_1)
     1    0.004978    0.032886    0.115161    1.173123 v _242_/X (sg13g2_a21o_1)
                                                         _069_ (net)
                      0.032886    0.000203    1.173326 v _243_/B1 (sg13g2_a22oi_1)
     1    0.004601    0.078813    0.083962    1.257288 ^ _243_/Y (sg13g2_a22oi_1)
                                                         _070_ (net)
                      0.078813    0.000317    1.257604 ^ _249_/A0 (sg13g2_mux2_1)
     1    0.003801    0.038206    0.113427    1.371031 ^ _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.038206    0.000153    1.371184 ^ _250_/B1 (sg13g2_o21ai_1)
     1    0.006443    0.056711    0.059697    1.430881 v _250_/Y (sg13g2_o21ai_1)
                                                         net14 (net)
                      0.056719    0.000608    1.431489 v output14/A (sg13g2_buf_2)
     1    0.081596    0.132257    0.178440    1.609929 v output14/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.132356    0.002386    1.612315 v sine_out[2] (out)
                                              1.612315   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.612315   data arrival time
---------------------------------------------------------------------------------------------
                                              2.237685   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031384    0.001970    0.813953 v _172_/B (sg13g2_nor2_1)
     3    0.019896    0.177854    0.151253    0.965206 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.177896    0.002280    0.967486 ^ _262_/A2 (sg13g2_a21oi_1)
     1    0.004423    0.065189    0.109945    1.077431 v _262_/Y (sg13g2_a21oi_1)
                                                         _080_ (net)
                      0.065189    0.000292    1.077723 v _263_/B (sg13g2_nor2_1)
     1    0.006390    0.075748    0.082683    1.160406 ^ _263_/Y (sg13g2_nor2_1)
                                                         net6 (net)
                      0.075748    0.000223    1.160629 ^ output6/A (sg13g2_buf_2)
     1    0.081703    0.171578    0.201711    1.362339 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.171628    0.002429    1.364768 ^ sine_out[11] (out)
                                              1.364768   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.364768   data arrival time
---------------------------------------------------------------------------------------------
                                              2.485232   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058899    0.001783    0.387850 v fanout62/A (sg13g2_buf_8)
     6    0.033004    0.028398    0.092968    0.480818 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028509    0.002049    0.482867 v fanout61/A (sg13g2_buf_8)
     8    0.048601    0.032904    0.083173    0.566040 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.032988    0.001180    0.567220 v _170_/A (sg13g2_nor2_2)
     7    0.028512    0.131783    0.125861    0.693080 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.131814    0.001643    0.694723 ^ _238_/A (sg13g2_nor2b_1)
     3    0.014253    0.073892    0.098850    0.793573 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.073905    0.000932    0.794505 v _239_/B1 (sg13g2_o21ai_1)
     2    0.014767    0.174676    0.098514    0.893019 ^ _239_/Y (sg13g2_o21ai_1)
                                                         _066_ (net)
                      0.174695    0.001481    0.894500 ^ _260_/C (sg13g2_nand3b_1)
     1    0.004320    0.072399    0.124392    1.018891 v _260_/Y (sg13g2_nand3b_1)
                                                         _079_ (net)
                      0.072399    0.000173    1.019064 v _261_/B (sg13g2_nand2_1)
     1    0.006268    0.047257    0.061966    1.081030 ^ _261_/Y (sg13g2_nand2_1)
                                                         net5 (net)
                      0.047258    0.000376    1.081406 ^ output5/A (sg13g2_buf_2)
     1    0.081629    0.171395    0.187576    1.268982 ^ output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.171444    0.002399    1.271381 ^ sine_out[10] (out)
                                              1.271381   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.271381   data arrival time
---------------------------------------------------------------------------------------------
                                              2.578619   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008972    0.036353    0.175936    0.299526 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036356    0.000367    0.299893 v fanout65/A (sg13g2_buf_8)
     7    0.047582    0.032706    0.086777    0.386670 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033281    0.003318    0.389987 v fanout64/A (sg13g2_buf_8)
     8    0.041665    0.030422    0.081533    0.471521 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.032532    0.005704    0.477225 v _193_/A1 (sg13g2_o21ai_1)
     5    0.020427    0.228837    0.207926    0.685151 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.228842    0.000866    0.686017 ^ _251_/A (sg13g2_nand2_1)
     3    0.013623    0.124303    0.155210    0.841227 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.124310    0.000957    0.842185 v _259_/A2 (sg13g2_a21oi_1)
     1    0.007215    0.091146    0.127854    0.970039 ^ _259_/Y (sg13g2_a21oi_1)
                                                         net21 (net)
                      0.091154    0.000820    0.970859 ^ output21/A (sg13g2_buf_2)
     1    0.081794    0.171781    0.209456    1.180315 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.171830    0.002402    1.182716 ^ sine_out[9] (out)
                                              1.182716   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.182716   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667283   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008972    0.036353    0.175936    0.299526 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036356    0.000367    0.299893 v fanout65/A (sg13g2_buf_8)
     7    0.047582    0.032706    0.086777    0.386670 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033281    0.003318    0.389987 v fanout64/A (sg13g2_buf_8)
     8    0.041665    0.030422    0.081533    0.471521 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.032532    0.005704    0.477225 v _193_/A1 (sg13g2_o21ai_1)
     5    0.020427    0.228837    0.207926    0.685151 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.228842    0.000866    0.686017 ^ _251_/A (sg13g2_nand2_1)
     3    0.013623    0.124303    0.155210    0.841227 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.124310    0.000944    0.842171 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004142    0.090633    0.118950    0.961121 ^ _267_/Y (sg13g2_o21ai_1)
                                                         net9 (net)
                      0.090633    0.000287    0.961408 ^ output9/A (sg13g2_buf_2)
     1    0.083387    0.176314    0.206218    1.167626 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.177087    0.009535    1.177161 ^ sine_out[14] (out)
                                              1.177161   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.177161   data arrival time
---------------------------------------------------------------------------------------------
                                              2.672839   slack (MET)


Startpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    0.123589 ^ _285_/CLK (sg13g2_dfrbpq_1)
     1    0.008972    0.036353    0.175936    0.299526 v _285_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036356    0.000367    0.299893 v fanout65/A (sg13g2_buf_8)
     7    0.047582    0.032706    0.086777    0.386670 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033281    0.003318    0.389987 v fanout64/A (sg13g2_buf_8)
     8    0.041665    0.030422    0.081533    0.471521 v fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.032532    0.005704    0.477225 v _193_/A1 (sg13g2_o21ai_1)
     5    0.020427    0.228837    0.207926    0.685151 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.228842    0.000866    0.686017 ^ _251_/A (sg13g2_nand2_1)
     3    0.013623    0.124303    0.155210    0.841227 v _251_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.124310    0.000958    0.842185 v _252_/B (sg13g2_nor2_1)
     1    0.008381    0.099710    0.112452    0.954637 ^ _252_/Y (sg13g2_nor2_1)
                                                         net15 (net)
                      0.099729    0.001084    0.955721 ^ output15/A (sg13g2_buf_2)
     1    0.081645    0.171455    0.212978    1.168699 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.171558    0.002400    1.171098 ^ sine_out[3] (out)
                                              1.171098   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.171098   data arrival time
---------------------------------------------------------------------------------------------
                                              2.678902   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094787    0.001189    0.720926 ^ _164_/B (sg13g2_nand2_1)
     4    0.013059    0.089505    0.115448    0.836374 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.089506    0.000325    0.836699 v _268_/A2 (sg13g2_a21o_1)
     1    0.007172    0.038687    0.146676    0.983375 v _268_/X (sg13g2_a21o_1)
                                                         net10 (net)
                      0.038694    0.000533    0.983908 v output10/A (sg13g2_buf_2)
     1    0.083161    0.134565    0.170994    1.154902 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.134704    0.003033    1.157935 v sine_out[15] (out)
                                              1.157935   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.157935   data arrival time
---------------------------------------------------------------------------------------------
                                              2.692065   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058899    0.001783    0.387850 v fanout62/A (sg13g2_buf_8)
     6    0.033004    0.028398    0.092968    0.480818 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028509    0.002049    0.482867 v fanout61/A (sg13g2_buf_8)
     8    0.048601    0.032904    0.083173    0.566040 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.032988    0.001180    0.567220 v _170_/A (sg13g2_nor2_2)
     7    0.028512    0.131783    0.125861    0.693080 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.131814    0.001643    0.694723 ^ _238_/A (sg13g2_nor2b_1)
     3    0.014253    0.073892    0.098850    0.793573 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.073920    0.001311    0.794883 v _257_/A2 (sg13g2_a21oi_1)
     1    0.011058    0.116457    0.135230    0.930113 ^ _257_/Y (sg13g2_a21oi_1)
                                                         net19 (net)
                      0.116467    0.000874    0.930987 ^ output19/A (sg13g2_buf_2)
     1    0.081832    0.172935    0.216471    1.147458 ^ output19/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.173205    0.005618    1.153076 ^ sine_out[7] (out)
                                              1.153076   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.153076   data arrival time
---------------------------------------------------------------------------------------------
                                              2.696924   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058899    0.001783    0.387850 v fanout62/A (sg13g2_buf_8)
     6    0.033004    0.028398    0.092968    0.480818 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028509    0.002049    0.482867 v fanout61/A (sg13g2_buf_8)
     8    0.048601    0.032904    0.083173    0.566040 v fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.032988    0.001180    0.567220 v _170_/A (sg13g2_nor2_2)
     7    0.028512    0.131783    0.125861    0.693080 ^ _170_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.131814    0.001643    0.694723 ^ _238_/A (sg13g2_nor2b_1)
     3    0.014253    0.073892    0.098850    0.793573 v _238_/Y (sg13g2_nor2b_1)
                                                         _065_ (net)
                      0.073926    0.001437    0.795009 v _253_/C (sg13g2_nor3_1)
     1    0.007095    0.128698    0.127997    0.923007 ^ _253_/Y (sg13g2_nor3_1)
                                                         net16 (net)
                      0.128700    0.000628    0.923634 ^ output16/A (sg13g2_buf_2)
     1    0.081624    0.171591    0.222613    1.146248 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.171694    0.002379    1.148627 ^ sine_out[4] (out)
                                              1.148627   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.148627   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701373   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094782    0.001064    0.720801 ^ _254_/C (sg13g2_and3_1)
     2    0.009067    0.053723    0.158450    0.879251 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.053728    0.000523    0.879774 ^ _258_/A2 (sg13g2_a21oi_1)
     1    0.006643    0.064595    0.081294    0.961068 v _258_/Y (sg13g2_a21oi_1)
                                                         net20 (net)
                      0.064603    0.000484    0.961552 v output20/A (sg13g2_buf_2)
     1    0.082041    0.134164    0.180371    1.141923 v output20/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.134486    0.005431    1.147354 v sine_out[8] (out)
                                              1.147354   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.147354   data arrival time
---------------------------------------------------------------------------------------------
                                              2.702646   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094787    0.001189    0.720926 ^ _164_/B (sg13g2_nand2_1)
     4    0.013059    0.089505    0.115448    0.836374 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.089506    0.000338    0.836712 v _165_/A (sg13g2_inv_1)
     1    0.004581    0.039689    0.051635    0.888347 ^ _165_/Y (sg13g2_inv_1)
                                                         _114_ (net)
                      0.039690    0.000327    0.888675 ^ _266_/A2 (sg13g2_a21oi_1)
     1    0.003293    0.053168    0.061392    0.950066 v _266_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.053168    0.000132    0.950198 v output8/A (sg13g2_buf_2)
     1    0.083171    0.134627    0.178195    1.128393 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.134748    0.002766    1.131159 v sine_out[13] (out)
                                              1.131159   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.131159   data arrival time
---------------------------------------------------------------------------------------------
                                              2.718841   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094786    0.001174    0.720911 ^ _169_/B (sg13g2_nand2_1)
     1    0.005447    0.049000    0.079850    0.800761 v _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.049002    0.000355    0.801116 v _264_/B (sg13g2_nand2b_1)
     2    0.008099    0.050583    0.058636    0.859752 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.050611    0.000550    0.860301 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004463    0.050339    0.066827    0.927128 v _270_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.050339    0.000325    0.927453 v output11/A (sg13g2_buf_2)
     1    0.085394    0.139408    0.176334    1.103787 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.139875    0.006653    1.110440 v sine_out[16] (out)
                                              1.110440   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.110440   data arrival time
---------------------------------------------------------------------------------------------
                                              2.739560   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094786    0.001174    0.720911 ^ _169_/B (sg13g2_nand2_1)
     1    0.005447    0.049000    0.079850    0.800761 v _169_/Y (sg13g2_nand2_1)
                                                         _117_ (net)
                      0.049002    0.000355    0.801116 v _264_/B (sg13g2_nand2b_1)
     2    0.008099    0.050583    0.058636    0.859752 ^ _264_/Y (sg13g2_nand2b_1)
                                                         _081_ (net)
                      0.050610    0.000535    0.860287 ^ _265_/A2 (sg13g2_a21oi_1)
     1    0.003694    0.055022    0.067261    0.927548 v _265_/Y (sg13g2_a21oi_1)
                                                         net7 (net)
                      0.055022    0.000272    0.927821 v output7/A (sg13g2_buf_2)
     1    0.081734    0.132459    0.177757    1.105578 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.132560    0.002409    1.107987 v sine_out[12] (out)
                                              1.107987   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.107987   data arrival time
---------------------------------------------------------------------------------------------
                                              2.742013   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094782    0.001064    0.720801 ^ _254_/C (sg13g2_and3_1)
     2    0.009067    0.053723    0.158450    0.879251 ^ _254_/X (sg13g2_and3_1)
                                                         _078_ (net)
                      0.053728    0.000532    0.879782 ^ _255_/C (sg13g2_nor3_1)
     1    0.004333    0.039009    0.043275    0.923057 v _255_/Y (sg13g2_nor3_1)
                                                         net17 (net)
                      0.039009    0.000270    0.923327 v output17/A (sg13g2_buf_2)
     1    0.081815    0.132521    0.170122    1.093449 v output17/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.132622    0.002401    1.095850 v sine_out[5] (out)
                                              1.095850   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.095850   data arrival time
---------------------------------------------------------------------------------------------
                                              2.754150   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058899    0.001783    0.387850 v fanout62/A (sg13g2_buf_8)
     6    0.033004    0.028398    0.092968    0.480818 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028523    0.002140    0.482958 v _156_/B (sg13g2_or2_1)
     4    0.024758    0.089271    0.156306    0.639265 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.089423    0.002582    0.641847 v _271_/A2 (sg13g2_o21ai_1)
     1    0.005625    0.097525    0.118745    0.760592 ^ _271_/Y (sg13g2_o21ai_1)
                                                         net12 (net)
                      0.097527    0.000715    0.761307 ^ output12/A (sg13g2_buf_2)
     1    0.083764    0.176835    0.212025    0.973332 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.177222    0.006788    0.980121 ^ sine_out[17] (out)
                                              0.980121   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.980121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.869879   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058899    0.001783    0.387850 v fanout62/A (sg13g2_buf_8)
     6    0.033004    0.028398    0.092968    0.480818 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028523    0.002140    0.482958 v _156_/B (sg13g2_or2_1)
     4    0.024758    0.089271    0.156306    0.639265 v _156_/X (sg13g2_or2_1)
                                                         _106_ (net)
                      0.089504    0.003364    0.642629 v _256_/A2 (sg13g2_a21oi_1)
     1    0.003964    0.063923    0.098502    0.741131 ^ _256_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.063923    0.000257    0.741388 ^ output18/A (sg13g2_buf_2)
     1    0.081994    0.173037    0.193897    0.935285 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.173313    0.005686    0.940970 ^ sine_out[6] (out)
                                              0.940970   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.940970   data arrival time
---------------------------------------------------------------------------------------------
                                              2.909029   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007132    0.030974    0.171448    0.295154 v _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031002    0.000365    0.295519 v hold1/A (sg13g2_dlygate4sd3_1)
     1    0.006363    0.046102    0.384303    0.679823 v hold1/X (sg13g2_dlygate4sd3_1)
                                                         net23 (net)
                      0.046102    0.000487    0.680310 v _129_/A (sg13g2_inv_2)
     2    0.015156    0.041501    0.046340    0.726650 ^ _129_/Y (sg13g2_inv_2)
                                                         net3 (net)
                      0.041549    0.001132    0.727782 ^ output3/A (sg13g2_buf_2)
     1    0.080996    0.170815    0.182964    0.910746 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.170923    0.003553    0.914299 ^ signB (out)
                                              0.914299   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.914299   data arrival time
---------------------------------------------------------------------------------------------
                                              2.935701   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028192    0.000494    0.845684 v _142_/A1 (sg13g2_o21ai_1)
     2    0.016632    0.195147    0.179512    1.025196 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.195154    0.000982    1.026179 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010749    0.106081    0.146900    1.173079 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.106082    0.000601    1.173680 v _146_/A1 (sg13g2_o21ai_1)
     2    0.011760    0.151115    0.175053    1.348733 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.151116    0.000351    1.349084 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.012304    0.106626    0.142016    1.491100 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.106629    0.000771    1.491870 v _150_/A2 (sg13g2_o21ai_1)
     1    0.006580    0.107999    0.131723    1.623593 ^ _150_/Y (sg13g2_o21ai_1)
                                                         _101_ (net)
                      0.107999    0.000501    1.624094 ^ _152_/A (sg13g2_xnor2_1)
     1    0.003758    0.069752    0.115493    1.739587 ^ _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.069752    0.000212    1.739799 ^ _290_/D (sg13g2_dfrbpq_1)
                                              1.739799   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    5.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    5.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000373    5.122226 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972226   clock uncertainty
                                  0.000000    4.972226   clock reconvergence pessimism
                                 -0.128565    4.843661   library setup time
                                              4.843661   data required time
---------------------------------------------------------------------------------------------
                                              4.843661   data required time
                                             -1.739799   data arrival time
---------------------------------------------------------------------------------------------
                                              3.103862   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028192    0.000494    0.845684 v _142_/A1 (sg13g2_o21ai_1)
     2    0.016632    0.195147    0.179512    1.025196 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.195154    0.000982    1.026179 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010749    0.106081    0.146900    1.173079 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.106082    0.000601    1.173680 v _146_/A1 (sg13g2_o21ai_1)
     2    0.011760    0.151115    0.175053    1.348733 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.151116    0.000351    1.349084 ^ _148_/A1 (sg13g2_a21oi_1)
     2    0.012304    0.106626    0.142016    1.491100 v _148_/Y (sg13g2_a21oi_1)
                                                         _100_ (net)
                      0.106629    0.000748    1.491848 v _149_/B (sg13g2_xor2_1)
     1    0.002164    0.053908    0.118170    1.610018 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.053908    0.000081    1.610098 v _289_/D (sg13g2_dfrbpq_1)
                                              1.610098   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    5.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    5.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000392    5.122245 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.972245   clock uncertainty
                                  0.000000    4.972245   clock reconvergence pessimism
                                 -0.124265    4.847980   library setup time
                                              4.847980   data required time
---------------------------------------------------------------------------------------------
                                              4.847980   data required time
                                             -1.610098   data arrival time
---------------------------------------------------------------------------------------------
                                              3.237882   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028192    0.000494    0.845684 v _142_/A1 (sg13g2_o21ai_1)
     2    0.016632    0.195147    0.179512    1.025196 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.195154    0.000982    1.026179 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010749    0.106081    0.146900    1.173079 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.106082    0.000601    1.173680 v _146_/A1 (sg13g2_o21ai_1)
     2    0.011760    0.151115    0.175053    1.348733 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _098_ (net)
                      0.151120    0.000716    1.349449 ^ _275_/A (sg13g2_xor2_1)
     1    0.002932    0.062610    0.137667    1.487116 ^ _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.062610    0.000108    1.487224 ^ _288_/D (sg13g2_dfrbpq_2)
                                              1.487224   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    5.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    5.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000374    5.122227 ^ _288_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.972227   clock uncertainty
                                  0.000000    4.972227   clock reconvergence pessimism
                                 -0.126026    4.846201   library setup time
                                              4.846201   data required time
---------------------------------------------------------------------------------------------
                                              4.846201   data required time
                                             -1.487224   data arrival time
---------------------------------------------------------------------------------------------
                                              3.358977   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001121    0.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
     2    0.007182    0.039392    0.176490    0.300196 ^ _291_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039398    0.000462    0.300658 ^ output2/A (sg13g2_buf_2)
     1    0.080918    0.170662    0.181754    0.482412 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170775    0.003614    0.486026 ^ sign (out)
                                              0.486026   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.486026   data arrival time
---------------------------------------------------------------------------------------------
                                              3.363974   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028192    0.000494    0.845684 v _142_/A1 (sg13g2_o21ai_1)
     2    0.016632    0.195147    0.179512    1.025196 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.195154    0.000982    1.026179 ^ _144_/A1 (sg13g2_a21oi_1)
     2    0.010749    0.106081    0.146900    1.173079 v _144_/Y (sg13g2_a21oi_1)
                                                         _096_ (net)
                      0.106083    0.000695    1.173773 v _274_/A (sg13g2_xor2_1)
     1    0.004085    0.062717    0.127554    1.301328 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.062718    0.000229    1.301557 v _287_/D (sg13g2_dfrbpq_2)
                                              1.301557   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023170    0.000933    5.057313 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.017692    0.022252    0.064540    5.121853 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022253    0.000385    5.122239 ^ _287_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.972239   clock uncertainty
                                  0.000000    4.972239   clock reconvergence pessimism
                                 -0.127438    4.844800   library setup time
                                              4.844800   data required time
---------------------------------------------------------------------------------------------
                                              4.844800   data required time
                                             -1.301557   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543244   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003367    0.025614    0.165520    0.289130 ^ _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025614    0.000132    0.289262 ^ fanout63/A (sg13g2_buf_2)
     4    0.031057    0.072334    0.104315    0.393577 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.072429    0.001827    0.395404 ^ fanout62/A (sg13g2_buf_8)
     6    0.033999    0.031593    0.094327    0.489731 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.031722    0.002111    0.491842 ^ fanout61/A (sg13g2_buf_8)
     8    0.049374    0.036897    0.079778    0.571620 ^ fanout61/X (sg13g2_buf_8)
                                                         net61 (net)
                      0.037623    0.004037    0.575657 ^ _131_/A (sg13g2_inv_2)
     3    0.018515    0.036933    0.043918    0.619575 v _131_/Y (sg13g2_inv_2)
                                                         _085_ (net)
                      0.036999    0.001288    0.620863 v _162_/A (sg13g2_nor2_2)
     4    0.018814    0.094765    0.098875    0.719737 ^ _162_/Y (sg13g2_nor2_2)
                                                         _111_ (net)
                      0.094787    0.001189    0.720926 ^ _164_/B (sg13g2_nand2_1)
     4    0.013059    0.089505    0.115448    0.836374 v _164_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.089506    0.000337    0.836711 v _166_/C (sg13g2_nor3_1)
     2    0.010218    0.165673    0.161776    0.998486 ^ _166_/Y (sg13g2_nor3_1)
                                                         _115_ (net)
                      0.165676    0.000535    0.999021 ^ _167_/A2 (sg13g2_a21oi_1)
     1    0.007390    0.075702    0.122055    1.121076 v _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.075704    0.000514    1.121590 v _168_/B (sg13g2_nor2_1)
     1    0.002958    0.053299    0.064526    1.186116 ^ _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.053299    0.000170    1.186286 ^ _292_/D (sg13g2_dfrbpq_1)
                                              1.186286   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    5.057181 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    5.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023477    0.001029    5.123615 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973615   clock uncertainty
                                  0.000000    4.973615   clock reconvergence pessimism
                                 -0.123040    4.850575   library setup time
                                              4.850575   data required time
---------------------------------------------------------------------------------------------
                                              4.850575   data required time
                                             -1.186286   data arrival time
---------------------------------------------------------------------------------------------
                                              3.664289   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035018    0.002155    0.808513 ^ _133_/A (sg13g2_inv_2)
     4    0.013225    0.028179    0.036677    0.845190 v _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.028192    0.000494    0.845684 v _142_/A1 (sg13g2_o21ai_1)
     2    0.016632    0.195147    0.179512    1.025196 ^ _142_/Y (sg13g2_o21ai_1)
                                                         _094_ (net)
                      0.195157    0.001126    1.026322 ^ _273_/A (sg13g2_xor2_1)
     1    0.002538    0.064584    0.147681    1.174004 ^ _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.064584    0.000093    1.174096 ^ _286_/D (sg13g2_dfrbpq_1)
                                              1.174096   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    5.057181 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    5.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    5.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973610   clock uncertainty
                                  0.000000    4.973610   clock reconvergence pessimism
                                 -0.126705    4.846905   library setup time
                                              4.846905   data required time
---------------------------------------------------------------------------------------------
                                              4.846905   data required time
                                             -1.174096   data arrival time
---------------------------------------------------------------------------------------------
                                              3.672809   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001025    0.123610 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.003279    0.020470    0.162179    0.285789 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.020470    0.000128    0.285917 v fanout63/A (sg13g2_buf_2)
     4    0.030436    0.058831    0.100150    0.386067 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.058899    0.001783    0.387850 v fanout62/A (sg13g2_buf_8)
     6    0.033004    0.028398    0.092968    0.480818 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.028401    0.000814    0.481632 v _155_/B (sg13g2_nor2_1)
     3    0.015191    0.139620    0.122673    0.604305 ^ _155_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.139628    0.000871    0.605176 ^ _157_/D (sg13g2_nand4_1)
     1    0.004309    0.088907    0.145824    0.751000 v _157_/Y (sg13g2_nand4_1)
                                                         _107_ (net)
                      0.088907    0.000174    0.751173 v _158_/C (sg13g2_nor3_1)
     2    0.012107    0.187306    0.178795    0.929968 ^ _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.187310    0.000703    0.930671 ^ _159_/B (sg13g2_xnor2_1)
     1    0.001611    0.072825    0.126149    1.056820 ^ _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.072825    0.000063    1.056883 ^ _291_/D (sg13g2_dfrbpq_1)
                                              1.056883   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    5.057181 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    5.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023479    0.001120    5.123706 ^ _291_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973706   clock uncertainty
                                  0.000000    4.973706   clock reconvergence pessimism
                                 -0.129381    4.844325   library setup time
                                              4.844325   data required time
---------------------------------------------------------------------------------------------
                                              4.844325   data required time
                                             -1.056883   data arrival time
---------------------------------------------------------------------------------------------
                                              3.787442   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.020827    0.054639    0.199686    0.323405 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.054676    0.001353    0.324758 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009050    0.056067    0.391472    0.716230 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.056067    0.000714    0.716944 ^ fanout67/A (sg13g2_buf_8)
     8    0.042816    0.034754    0.089414    0.806358 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.035005    0.002091    0.808449 ^ _272_/A (sg13g2_xnor2_1)
     1    0.001750    0.062025    0.081714    0.890163 ^ _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.062025    0.000066    0.890229 ^ _285_/D (sg13g2_dfrbpq_1)
                                              0.890229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    5.057181 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    5.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023476    0.001004    5.123590 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973590   clock uncertainty
                                  0.000000    4.973590   clock reconvergence pessimism
                                 -0.125874    4.847716   library setup time
                                              4.847716   data required time
---------------------------------------------------------------------------------------------
                                              4.847716   data required time
                                             -0.890229   data arrival time
---------------------------------------------------------------------------------------------
                                              3.957487   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031411    0.002100    0.814083 v _133_/A (sg13g2_inv_2)
     4    0.013416    0.035533    0.039381    0.853464 ^ _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.035537    0.000303    0.853767 ^ _284_/D (sg13g2_dfrbpq_2)
                                              0.853767   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.015023    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    5.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    5.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    5.057181 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    5.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    5.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.973719   clock uncertainty
                                  0.000000    4.973719   clock reconvergence pessimism
                                 -0.117187    4.856532   library setup time
                                              4.856532   data required time
---------------------------------------------------------------------------------------------
                                              4.856532   data required time
                                             -0.853767   data arrival time
---------------------------------------------------------------------------------------------
                                              4.002765   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015023    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001609    0.000804    0.000804 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021994    0.023158    0.055576    0.056381 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023167    0.000801    0.057182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020419    0.023463    0.065404    0.122586 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023480    0.001133    0.123719 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.019962    0.043646    0.193737    0.317456 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.043690    0.001296    0.318752 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.008764    0.053336    0.399519    0.718271 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net24 (net)
                      0.053336    0.000691    0.718962 v fanout67/A (sg13g2_buf_8)
     8    0.041819    0.031126    0.093021    0.811983 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031384    0.001970    0.813953 v _172_/B (sg13g2_nor2_1)
     3    0.019896    0.177854    0.151253    0.965206 ^ _172_/Y (sg13g2_nor2_1)
                                                         _120_ (net)
                      0.177911    0.002658    0.967864 ^ _174_/A (sg13g2_nor2_1)
     2    0.010397    0.070953    0.105390    1.073255 v _174_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.071010    0.001129    1.074384 v _175_/B (sg13g2_nand2_1)
     1    0.003511    0.037598    0.052219    1.126603 ^ _175_/Y (sg13g2_nand2_1)
                                                         _123_ (net)
                      0.037598    0.000138    1.126741 ^ _180_/A1 (sg13g2_a221oi_1)
     1    0.003469    0.082669    0.071278    1.198018 v _180_/Y (sg13g2_a221oi_1)
                                                         _009_ (net)
                      0.082669    0.000136    1.198154 v _196_/C (sg13g2_nor4_1)
     1    0.008108    0.192014    0.202232    1.400386 ^ _196_/Y (sg13g2_nor4_1)
                                                         _025_ (net)
                      0.192014    0.000614    1.401001 ^ _214_/A2 (sg13g2_a21oi_1)
     1    0.003018    0.058348    0.105261    1.506262 v _214_/Y (sg13g2_a21oi_1)
                                                         net4 (net)
                      0.058348    0.000118    1.506380 v output4/A (sg13g2_buf_2)
     1    0.083277    0.136183    0.178063    1.684443 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.136613    0.006315    1.690759 v sine_out[0] (out)
                                              1.690759   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.690759   data arrival time
---------------------------------------------------------------------------------------------
                                              2.159241   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.435350e-05 0.000000e+00 4.643409e-09 9.435814e-05  59.5%
Combinational        6.042891e-07 1.569087e-06 3.668753e-08 2.210063e-06   1.4%
Clock                4.462643e-05 1.731008e-05 2.350335e-08 6.196000e-05  39.1%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.395842e-04 1.887916e-05 6.483429e-08 1.585282e-04 100.0%
                            88.1%        11.9%         0.0%
%OL_METRIC_F power__internal__total 0.00013958419731352478
%OL_METRIC_F power__switching__total 1.8879163690144196e-5
%OL_METRIC_F power__leakage__total 6.483428904857647e-8
%OL_METRIC_F power__total 0.00015852818614803255

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.15147997174260278
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.122226 source latency _290_/CLK ^
-0.123706 target latency _291_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151480 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.15149253114092406
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123719 source latency _284_/CLK ^
-0.122226 target latency _290_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151493 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.2640727156133666
nom_typ_1p20V_25C: 0.2640727156133666
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.1592412913270818
nom_typ_1p20V_25C: 2.1592412913270818
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.264073
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.103862
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.122226         network latency _290_/CLK
        0.123719 network latency _284_/CLK
---------------
0.122226 0.123719 latency
        0.001493 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.134066         network latency _290_/CLK
        0.135313 network latency _284_/CLK
---------------
0.134066 0.135313 latency
        0.001247 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.90 fmax = 527.39
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-53-18/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
