# 1 "sanyujojo_sbi.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "sanyujojo_sbi.dts"
# 1 "sanyujojo.dtsi" 1
/dts-v1/;

/ {
 #address-cells = <0x2>;
 #size-cells = <0x2>;
 compatible = "riscv-sanyujojo";
 model = "riscv-sanyujojo,qemu";

 fw_cfg:fw_cfg@10108000 {
  dma-coherent;
  reg = <0x0 0x10108000 0x0 0x18>;
  compatible = "qemu,fw-cfg-mmio";
  status = "disabled";
 };

 cpus {
  #address-cells = <0x1>;
  #size-cells = <0x0>;
  timebase-frequency = <10000000>;

  cpu0: cpu@0 {
   device_type = "cpu";
   reg = <0x0>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdchsu";
   mmu-type = "riscv,sv48";

   core0_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   reg = <0x1>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core1_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   reg = <0x2>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core2_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   reg = <0x3>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core3_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu4: cpu@4 {
   device_type = "cpu";
   reg = <0x4>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core4_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu5: cpu@5 {
   device_type = "cpu";
   reg = <0x5>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core5_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu6: cpu@6 {
   device_type = "cpu";
   reg = <0x6>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core6_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu7: cpu@7 {
   device_type = "cpu";
   reg = <0x7>;
   status = "okay";
   compatible = "riscv";
   riscv,isa = "rv64imafdcsuh";
   mmu-type = "riscv,sv48";

   core7_ic:interrupt-controller {
    #interrupt-cells = <0x1>;
    interrupt-controller;
    compatible = "riscv,cpu-intc";
   };
  };

  cpu-map {

   cluster0 {

    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };

    core4 {
     cpu = <&cpu4>;
    };

    core5 {
     cpu = <&cpu5>;
    };

    core6 {
     cpu = <&cpu6>;
    };
   };

   cluster1 {
    core7 {
     cpu = <&cpu7>;
    };
   };
  };
 };

        pclk:pclk {
  compatible="fixed-clock";
  clock-frequency=<48000000>;
  clock-output-names="pclk";
  #clock-cells = <0>;
 };

 i2c_clk:i2c_clk {
  compatible="fixed-clock";
  clock-frequency=<24000000>;
  clock-output-names="i2c_clk";
  #clock-cells = <0>;
 };



 soc {
  #address-cells = <0x2>;
  #size-cells = <0x2>;
  compatible = "simple-bus";
  ranges;

  plic:plic@c000000 {
   compatible = "riscv,plic0";
   reg = <0x0 0xc000000 0x0 0x210000>;
   #interrupt-cells = <0x1>;
   #address-cells = <0x0>;
   interrupts-extended = <&core0_ic 0xb &core0_ic 0x9>,
          <&core1_ic 0xb &core1_ic 0x9>,
          <&core2_ic 0xb &core2_ic 0x9>,
          <&core3_ic 0xb &core3_ic 0x9>,
          <&core4_ic 0xb &core4_ic 0x9>,
          <&core5_ic 0xb &core5_ic 0x9>,
          <&core6_ic 0xb &core6_ic 0x9>,
          <&core7_ic 0xb &core7_ic 0x9>;
   interrupt-controller;
   riscv,ndev = <64>;
  };

  clint:clint@2000000 {
   interrupts-extended = <&core0_ic 0x3 &core0_ic 0x7>,
          <&core1_ic 0x3 &core1_ic 0x7>,
          <&core2_ic 0x3 &core2_ic 0x7>,
          <&core3_ic 0x3 &core3_ic 0x7>,
          <&core4_ic 0x3 &core4_ic 0x7>,
          <&core5_ic 0x3 &core5_ic 0x7>,
          <&core6_ic 0x3 &core6_ic 0x7>,
          <&core7_ic 0x3 &core7_ic 0x7>;
   reg = <0x0 0x2000000 0x0 0x10000>;
   compatible = "riscv,clint0";
  };

  uart0:uart0@10000000 {
   interrupts = <10>;
   interrupt-parent = <&plic>;
   clock-frequency = <0x384000>;
   reg = <0x0 0x10000000 0x0 0x100>;
   compatible = "ns16550a";
   status = "disabled";
  };

  uart1:uart1@10001000 {
   interrupts = <11>;
   interrupt-parent = <&plic>;
   clock-frequency = <0x384000>;
   reg = <0x0 0x10001000 0x0 0x100>;
   compatible = "ns16550a";
   status = "disabled";
  };

  uart2:uart2@10002000 {
   interrupts = <12>;
   interrupt-parent = <&plic>;
   clock-frequency = <0x384000>;
   reg = <0x0 0x10002000 0x0 0x100>;
   compatible = "ns16550a";
   status = "disabled";
  };

  pflash:pflash@20000000 {
   compatible = "cfi-flash";
   reg = <0x0 0x20000000 0x0 0x2000000>;
   bank-width = <4>;
   status = "disabled";
  };

  rtc:rtc@10003000 {
   interrupts = <13>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10003000 0x0 0x1000>;
   compatible = "google,goldfish-rtc";
   status = "disabled";
  };

  i2c0: i2c@10004000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx1-i2c";
   reg = <0x0 0x10004000 0x0 0x1000>;
   interrupts = <14>;
   interrupt-parent = <&plic>;
   clocks = <&i2c_clk>;
   status = "disabled";
  };

  i2c1: i2c@10005000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx1-i2c";
   reg = <0x0 0x10005000 0x0 0x1000>;
   interrupts = <15>;
   interrupt-parent = <&plic>;
   clocks = <&i2c_clk>;
   status = "disabled";
  };

  i2c2: i2c@10006000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx1-i2c";
   reg = <0x0 0x10006000 0x0 0x1000>;
   interrupts = <16>;
   interrupt-parent = <&plic>;
   clocks = <&i2c_clk>;
   status = "disabled";
  };

               spci: pci@30000000 {
                        interrupt-map-mask = <0x1800 0x00 0x00 0x07>;
                        interrupt-map = <0x00 0x00 0x00 0x01 0x11 0x20
                                                                                 0x00 0x00 0x00 0x02 0x11 0x21
                                                                                 0x00 0x00 0x00 0x03 0x11 0x22
                                                                                 0x00 0x00 0x00 0x04 0x11 0x23
                                                                                 0x800 0x00 0x00 0x01 0x11 0x21
                                                                                 0x800 0x00 0x00 0x02 0x11 0x22
                                                                                 0x800 0x00 0x00 0x03 0x11 0x23
                                                                                 0x800 0x00 0x00 0x04 0x11 0x20
                                                                                 0x1000 0x00 0x00 0x01 0x11 0x22
                                                                                 0x1000 0x00 0x00 0x02 0x11 0x23
                                                                                 0x1000 0x00 0x00 0x03 0x11 0x20
                                                                                 0x1000 0x00 0x00 0x04 0x11 0x21
                                                                                 0x1800 0x00 0x00 0x01 0x11 0x23
                                                                                 0x1800 0x00 0x00 0x02 0x11 0x20
                                                                                 0x1800 0x00 0x00 0x03 0x11 0x21
                                                                                 0x1800 0x00 0x00 0x04 0x11 0x22>;
                        ranges = <0x1000000 0x00 0x00 0x00 0x3000000 0x00 0x10000
                                                                  0x2000000 0x00 0x40000000 0x00 0x40000000 0x00 0x40000000
                                                                  0x3000000 0x04 0x00 0x04 0x00 0x04 0x00>;
                        reg = <0x00 0x30000000 0x00 0x10000000>;
                        dma-coherent;
                        bus-range = <0x00 0xff>;
                        linux,pci-domain = <0x00>;
                        device_type = "pci";
                        compatible = "pci-host-ecam-generic";
                        #size-cells = <0x02>;
                        #interrupt-cells = <0x01>;
                        #address-cells = <0x03>;
                };



  syscon:syscon@100000 {
   reg = <0x0 0x100000 0x0 0x1000>;
   compatible = "sanyujojo-syscon","sifive,test1", "sifive,test0", "syscon";
   status = "disabled";
  };

  reboot:reboot {
   value = <0x7777>;
   offset = <0x0>;
   regmap = <&syscon>;
   compatible = "syscon-reboot";
   status = "disabled";
  };

  virtio_mmio0:virtio_mmio@10107000 {
   interrupts = <8>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10107000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio1:virtio_mmio@10106000 {
   interrupts = <7>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10106000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio2:virtio_mmio@10105000 {
   interrupts = <6>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10105000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio3:virtio_mmio@10104000 {
   interrupts = <5>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10104000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio4:virtio_mmio@10103000 {
   interrupts = <4>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10103000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio5:virtio_mmio@10102000 {
   interrupts = <3>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10102000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio6:virtio_mmio@10101000 {
   interrupts = <2>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10101000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };

  virtio_mmio7:virtio_mmio@10100000 {
   interrupts = <1>;
   interrupt-parent = <&plic>;
   reg = <0x0 0x10100000 0x0 0x1000>;
   compatible = "virtio,mmio";
   status = "disabled";
  };
 };
};
# 2 "sanyujojo_sbi.dts" 2

/ {
 #address-cells = <0x2>;
 #size-cells = <0x2>;
 compatible = "riscv-sanyujojo";
 model = "riscv-sanyujojo,qemu";

 chosen {
  stdout-path = "/soc/uart1@10001000";
  opensbi-domains {
      compatible = "opensbi,domain,config";

            tmem0: tmem0 {
                compatible = "opensbi,domain,memregion";
                base = <0x0 0xBF800000>;
                order = <22>;
            };

            tmem1: tmem1 {
                compatible = "opensbi,domain,memregion";
                base = <0x0 0xBFC00000>;
                order = <21>;
            };

            tmem2: tmem2 {
                compatible = "opensbi,domain,memregion";
                base = <0x0 0xBFE00000>;
                order = <20>;
            };

            tmem3: tmem3 {
                compatible = "opensbi,domain,memregion";
                base = <0x0 0xBFF00000>;
                order = <19>;
            };

            tmem4: tmem4 {
                compatible = "opensbi,domain,memregion";
                base = <0x0 0xBFFC0000>;
                order = <18>;
            };

            tuart: tuart {
                compatible = "opensbi,domain,memregion";
                base = <0x0 0x10002000>;
                order = <8>;
                mmio;
                devices = <&uart2>;
            };

      allmem: allmem {
          compatible = "opensbi,domain,memregion";
          base = <0x0 0x0>;
          order = <64>;
      };

            tdomain: trusted-domain {
                compatible = "opensbi,domain,instance";
                possible-harts = <&cpu7>;
                regions = <&tmem0 0x7>, <&tmem1 0x7>, <&tmem2 0x7>, <&tmem3 0x7>, <&tmem4 0x7>, <&tuart 0x7>, <&allmem 0x7>;
                boot-hart = <&cpu7>;
                next-arg1 = <0x0 0x00000000>;
          next-addr = <0x0 0xBF800000>;
          next-mode = <0x0>;
                system-reset-allowed;
            };

      udomain: untrusted-domain {
          compatible = "opensbi,domain,instance";
          possible-harts = <&cpu0 &cpu1 &cpu2 &cpu3 &cpu4 &cpu5 &cpu6>;
          regions = <&tmem0 0x0>, <&tmem1 0x0>, <&tmem2 0x0>, <&tmem3 0x0>, <&tmem4 0x0>, <&tuart 0x0>, <&allmem 0x7>;
    boot-hart = <&cpu0>;
          next-arg1 = <0x0 0xB0000000>;
          next-addr = <0x0 0xB0200000>;
          next-mode = <0x1>;
          system-reset-allowed;
      };
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x40000000>;
 };
};

&cpu0 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu1 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu2 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu3 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu4 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu5 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu6 {
        opensbi-domain = <&udomain>;
 status = "okay";
};

&cpu7 {
        opensbi-domain = <&tdomain>;
 status = "okay";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&uart2 {
 status = "okay";
};

&pflash {
 status = "okay";
};

&rtc {
 status = "okay";
};

&syscon {
 status = "okay";
};
