// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sat Apr  6 16:54:44 2019
// Host        : Daniel-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               E:/fpga-projekte/mandelbrot/mandelbrot.srcs/sources_1/bd/top/ip/top_input_0_0/top_input_0_0_sim_netlist.v
// Design      : top_input_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "top_input_0_0,input,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "input,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module top_input_0_0
   (rdy_in,
    clk,
    reset,
    x1,
    y1,
    x2,
    y2,
    rdy_out);
  input rdy_in;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 30000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  output [39:0]x1;
  output [39:0]y1;
  output [39:0]x2;
  output [39:0]y2;
  output rdy_out;

  wire \<const0> ;

  assign rdy_out = \<const0> ;
  assign x1[39] = \<const0> ;
  assign x1[38] = \<const0> ;
  assign x1[37] = \<const0> ;
  assign x1[36] = \<const0> ;
  assign x1[35] = \<const0> ;
  assign x1[34] = \<const0> ;
  assign x1[33] = \<const0> ;
  assign x1[32] = \<const0> ;
  assign x1[31] = \<const0> ;
  assign x1[30] = \<const0> ;
  assign x1[29] = \<const0> ;
  assign x1[28] = \<const0> ;
  assign x1[27] = \<const0> ;
  assign x1[26] = \<const0> ;
  assign x1[25] = \<const0> ;
  assign x1[24] = \<const0> ;
  assign x1[23] = \<const0> ;
  assign x1[22] = \<const0> ;
  assign x1[21] = \<const0> ;
  assign x1[20] = \<const0> ;
  assign x1[19] = \<const0> ;
  assign x1[18] = \<const0> ;
  assign x1[17] = \<const0> ;
  assign x1[16] = \<const0> ;
  assign x1[15] = \<const0> ;
  assign x1[14] = \<const0> ;
  assign x1[13] = \<const0> ;
  assign x1[12] = \<const0> ;
  assign x1[11] = \<const0> ;
  assign x1[10] = \<const0> ;
  assign x1[9] = \<const0> ;
  assign x1[8] = \<const0> ;
  assign x1[7] = \<const0> ;
  assign x1[6] = \<const0> ;
  assign x1[5] = \<const0> ;
  assign x1[4] = \<const0> ;
  assign x1[3] = \<const0> ;
  assign x1[2] = \<const0> ;
  assign x1[1] = \<const0> ;
  assign x1[0] = \<const0> ;
  assign x2[39] = \<const0> ;
  assign x2[38] = \<const0> ;
  assign x2[37] = \<const0> ;
  assign x2[36] = \<const0> ;
  assign x2[35] = \<const0> ;
  assign x2[34] = \<const0> ;
  assign x2[33] = \<const0> ;
  assign x2[32] = \<const0> ;
  assign x2[31] = \<const0> ;
  assign x2[30] = \<const0> ;
  assign x2[29] = \<const0> ;
  assign x2[28] = \<const0> ;
  assign x2[27] = \<const0> ;
  assign x2[26] = \<const0> ;
  assign x2[25] = \<const0> ;
  assign x2[24] = \<const0> ;
  assign x2[23] = \<const0> ;
  assign x2[22] = \<const0> ;
  assign x2[21] = \<const0> ;
  assign x2[20] = \<const0> ;
  assign x2[19] = \<const0> ;
  assign x2[18] = \<const0> ;
  assign x2[17] = \<const0> ;
  assign x2[16] = \<const0> ;
  assign x2[15] = \<const0> ;
  assign x2[14] = \<const0> ;
  assign x2[13] = \<const0> ;
  assign x2[12] = \<const0> ;
  assign x2[11] = \<const0> ;
  assign x2[10] = \<const0> ;
  assign x2[9] = \<const0> ;
  assign x2[8] = \<const0> ;
  assign x2[7] = \<const0> ;
  assign x2[6] = \<const0> ;
  assign x2[5] = \<const0> ;
  assign x2[4] = \<const0> ;
  assign x2[3] = \<const0> ;
  assign x2[2] = \<const0> ;
  assign x2[1] = \<const0> ;
  assign x2[0] = \<const0> ;
  assign y1[39] = \<const0> ;
  assign y1[38] = \<const0> ;
  assign y1[37] = \<const0> ;
  assign y1[36] = \<const0> ;
  assign y1[35] = \<const0> ;
  assign y1[34] = \<const0> ;
  assign y1[33] = \<const0> ;
  assign y1[32] = \<const0> ;
  assign y1[31] = \<const0> ;
  assign y1[30] = \<const0> ;
  assign y1[29] = \<const0> ;
  assign y1[28] = \<const0> ;
  assign y1[27] = \<const0> ;
  assign y1[26] = \<const0> ;
  assign y1[25] = \<const0> ;
  assign y1[24] = \<const0> ;
  assign y1[23] = \<const0> ;
  assign y1[22] = \<const0> ;
  assign y1[21] = \<const0> ;
  assign y1[20] = \<const0> ;
  assign y1[19] = \<const0> ;
  assign y1[18] = \<const0> ;
  assign y1[17] = \<const0> ;
  assign y1[16] = \<const0> ;
  assign y1[15] = \<const0> ;
  assign y1[14] = \<const0> ;
  assign y1[13] = \<const0> ;
  assign y1[12] = \<const0> ;
  assign y1[11] = \<const0> ;
  assign y1[10] = \<const0> ;
  assign y1[9] = \<const0> ;
  assign y1[8] = \<const0> ;
  assign y1[7] = \<const0> ;
  assign y1[6] = \<const0> ;
  assign y1[5] = \<const0> ;
  assign y1[4] = \<const0> ;
  assign y1[3] = \<const0> ;
  assign y1[2] = \<const0> ;
  assign y1[1] = \<const0> ;
  assign y1[0] = \<const0> ;
  assign y2[39] = \<const0> ;
  assign y2[38] = \<const0> ;
  assign y2[37] = \<const0> ;
  assign y2[36] = \<const0> ;
  assign y2[35] = \<const0> ;
  assign y2[34] = \<const0> ;
  assign y2[33] = \<const0> ;
  assign y2[32] = \<const0> ;
  assign y2[31] = \<const0> ;
  assign y2[30] = \<const0> ;
  assign y2[29] = \<const0> ;
  assign y2[28] = \<const0> ;
  assign y2[27] = \<const0> ;
  assign y2[26] = \<const0> ;
  assign y2[25] = \<const0> ;
  assign y2[24] = \<const0> ;
  assign y2[23] = \<const0> ;
  assign y2[22] = \<const0> ;
  assign y2[21] = \<const0> ;
  assign y2[20] = \<const0> ;
  assign y2[19] = \<const0> ;
  assign y2[18] = \<const0> ;
  assign y2[17] = \<const0> ;
  assign y2[16] = \<const0> ;
  assign y2[15] = \<const0> ;
  assign y2[14] = \<const0> ;
  assign y2[13] = \<const0> ;
  assign y2[12] = \<const0> ;
  assign y2[11] = \<const0> ;
  assign y2[10] = \<const0> ;
  assign y2[9] = \<const0> ;
  assign y2[8] = \<const0> ;
  assign y2[7] = \<const0> ;
  assign y2[6] = \<const0> ;
  assign y2[5] = \<const0> ;
  assign y2[4] = \<const0> ;
  assign y2[3] = \<const0> ;
  assign y2[2] = \<const0> ;
  assign y2[1] = \<const0> ;
  assign y2[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
