INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question4/question4.srcs/sources_1/new/decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question4/question4.srcs/sources_1/new/decoder_3to8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3to8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question4/question4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
