TimeQuest Timing Analyzer report for top
Wed Aug  9 11:10:52 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Wed Aug  9 11:10:48 2017 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 50.02 MHz ; 50.02 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; CLOCK_50 ; 0.002 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.116 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 10.871 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 4.593 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 4.071 ; 0.000                          ;
+----------+-------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.002 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.587     ; 6.623      ;
; 1.444 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.224     ; 5.544      ;
; 1.448 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.224     ; 5.540      ;
; 1.633 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.224     ; 5.355      ;
; 1.879 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.224     ; 5.109      ;
; 2.176 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.225     ; 4.811      ;
; 2.381 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.225     ; 4.606      ;
; 2.389 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.225     ; 4.598      ;
; 2.548 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.225     ; 4.439      ;
; 2.638 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.223     ; 4.351      ;
; 2.681 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.223     ; 4.308      ;
; 2.699 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.225     ; 4.288      ;
; 2.922 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.225     ; 4.065      ;
; 4.058 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.008      ; 0.968      ;
; 6.445 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 13.469     ;
; 6.591 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 13.325     ;
; 6.756 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 13.158     ;
; 6.764 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 13.150     ;
; 7.086 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.870     ;
; 7.123 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.831     ;
; 7.208 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.748     ;
; 7.232 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.726     ;
; 7.269 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.687     ;
; 7.354 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.604     ;
; 7.397 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.559     ;
; 7.405 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.551     ;
; 7.434 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.520     ;
; 7.442 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 12.512     ;
; 7.519 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.437     ;
; 7.527 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 12.429     ;
; 7.540 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.386     ;
; 7.686 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.242     ;
; 7.771 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 12.187     ;
; 7.786 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 12.182     ;
; 7.851 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.075     ;
; 7.859 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.067     ;
; 7.882 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 12.081     ;
; 7.917 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 12.043     ;
; 7.932 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 12.038     ;
; 7.994 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 11.941     ;
; 8.028 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.937     ;
; 8.046 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.891     ;
; 8.049 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.883     ;
; 8.082 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.876     ;
; 8.090 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 11.868     ;
; 8.097 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.871     ;
; 8.105 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.863     ;
; 8.133 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.835     ;
; 8.140 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.797     ;
; 8.192 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.747     ;
; 8.193 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.770     ;
; 8.195 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.739     ;
; 8.199 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.733     ;
; 8.201 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 11.762     ;
; 8.279 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 11.691     ;
; 8.305 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 11.630     ;
; 8.313 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 11.622     ;
; 8.345 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.589     ;
; 8.357 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.580     ;
; 8.360 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.572     ;
; 8.365 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.572     ;
; 8.368 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.564     ;
; 8.444 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.524     ;
; 8.452 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.516     ;
; 8.507 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.461     ;
; 8.510 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.422     ;
; 8.518 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 11.414     ;
; 8.564 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.374     ;
; 8.653 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 11.317     ;
; 8.692 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 11.244     ;
; 8.710 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.230     ;
; 8.761 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.177     ;
; 8.772 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.208     ;
; 8.773 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.207     ;
; 8.818 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.150     ;
; 8.821 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 11.085     ;
; 8.826 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.142     ;
; 8.838 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.100     ;
; 8.842 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 11.076     ;
; 8.875 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.063     ;
; 8.883 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.055     ;
; 8.899 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.032     ;
; 8.904 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.076     ;
; 8.905 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.075     ;
; 8.907 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.033     ;
; 8.966 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.014     ;
; 8.966 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.014     ;
; 8.966 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 11.014     ;
; 8.967 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 10.941     ;
; 9.003 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.933     ;
; 9.011 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 10.909     ;
; 9.011 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 10.925     ;
; 9.037 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.941     ;
; 9.045 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.888     ;
; 9.072 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.866     ;
; 9.080 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.858     ;
; 9.132 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 10.774     ;
; 9.140 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 10.766     ;
; 9.176 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.742     ;
; 9.184 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 10.734     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.116 ; ram_top:memories[20].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[20].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.941      ; 2.243      ;
; 0.141 ; ram_top:memories[16].ram_top_i|state_a.wait_for_error                                                                                                                                                           ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.577      ; 1.904      ;
; 0.216 ; ram_top:memories[21].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[21].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.258      ; 1.660      ;
; 0.233 ; ram_top:memories[16].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[16].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.519      ; 1.938      ;
; 0.233 ; ram_top:memories[16].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.579      ; 1.998      ;
; 0.239 ; ram_top:memories[17].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; ram_top:memories[17].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.022      ; 1.447      ;
; 0.262 ; ram_top:memories[19].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[19].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.530      ; 1.978      ;
; 0.281 ; ram_top:memories[12].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[12].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.155      ; 1.622      ;
; 0.281 ; ram_top:memories[11].ram_top_i|state_a.wait_for_error                                                                                                                                                           ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.738      ; 1.205      ;
; 0.286 ; ram_top:memories[23].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; ram_top:memories[23].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.714      ; 2.186      ;
; 0.296 ; ram_top:memories[20].ram_top_i|state_a.wait_for_error                                                                                                                                                           ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.922      ; 2.404      ;
; 0.300 ; ram_top:memories[8].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[8].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.080      ; 1.566      ;
; 0.316 ; ram_top:memories[16].ram_top_i|state_a.write_start_err                                                                                                                                                          ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.577      ; 2.079      ;
; 0.317 ; ram_top:memories[8].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; ram_top:memories[8].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.025      ; 1.528      ;
; 0.346 ; ram_top:memories[20].ram_top_i|state_a.write_start_err                                                                                                                                                          ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.922      ; 2.454      ;
; 0.378 ; ram_top:memories[22].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[22].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.347      ; 1.911      ;
; 0.380 ; ram_top:memories[23].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[23].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 2.050      ; 2.616      ;
; 0.383 ; ram_top:memories[12].ram_top_i|state_a.write_start_err                                                                                                                                                          ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.020      ; 1.589      ;
; 0.386 ; ram_top:memories[22].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; ram_top:memories[22].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ram_top:memories[15].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; ram_top:memories[15].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ram_top:memories[15].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; ram_top:memories[15].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ram_top:memories[11].ram_top_i|state_b.run_test                                                                                                                                                                 ; ram_top:memories[11].ram_top_i|run_error_test                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.824      ; 1.396      ;
; 0.388 ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                  ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 0.669      ;
; 0.390 ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                  ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.390 ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.669      ;
; 0.393 ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                  ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                  ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.393 ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 0.674      ;
; 0.394 ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 0.674      ;
; 0.394 ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 0.674      ;
; 0.395 ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                  ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                  ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.674      ;
; 0.395 ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 0.674      ;
; 0.401 ; ram_top:memories[13].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; ram_top:memories[13].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[13].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; ram_top:memories[13].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[17].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; ram_top:memories[17].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[17].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; ram_top:memories[17].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[17].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; ram_top:memories[17].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[17].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; ram_top:memories[17].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|frequency[1]                                                                                                                                                                                           ; pll:pll1|frequency[1]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|frequency[3]                                                                                                                                                                                           ; pll:pll1|frequency[3]                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff       ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[7]                                                                                                                                                                                                   ; pll:pll1|M[7]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[3]                                                                                                                                                                                                   ; pll:pll1|M[3]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_N                                                                                                                                                                                      ; pll:pll1|state.wait_busy_N                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                 ; pll:pll1|state.wait_busy_C_high                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                  ; pll:pll1|state.wait_busy_C_low                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_N                                                                                                                                                                                           ; pll:pll1|state.hold_N                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C_high                                                                                                                                                                                      ; pll:pll1|state.hold_C_high                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state.hold_C_low                                                                                                                                                                                       ; pll:pll1|state.hold_C_low                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; ram_top:memories[11].ram_top_i|state_a.write_start_err                                                                                                                                                          ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.738      ; 1.325      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_b.wait_setup                                                                                                                                                               ; ram_top:memories[21].ram_top_i|state_b.wait_setup                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; ram_top:memories[21].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; ram_top:memories[21].ram_top_i|state_a.wait_start_err                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; ram_top:memories[21].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_err_2                                                                                                                                                               ; ram_top:memories[21].ram_top_i|state_a.wait_err_2                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_err_1                                                                                                                                                               ; ram_top:memories[21].ram_top_i|state_a.wait_err_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; ram_top:memories[21].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[21].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; ram_top:memories[21].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state_b.wait_lock                                                                                                                                                                ; ram_top:memories[20].ram_top_i|state_b.wait_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state_b.wait_setup                                                                                                                                                               ; ram_top:memories[20].ram_top_i|state_b.wait_setup                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state_b.wait_for_write                                                                                                                                                           ; ram_top:memories[20].ram_top_i|state_b.wait_for_write                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[20].ram_top_i|state_b.reset_lock                                                                                                                                                               ; ram_top:memories[20].ram_top_i|state_b.reset_lock                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; ram_top:memories[12].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; ram_top:memories[12].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; ram_top:memories[12].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; ram_top:memories[12].ram_top_i|state_a.wait_err_3                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[12].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; ram_top:memories[12].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_b.wait_lock                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state_b.wait_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_b.wait_setup                                                                                                                                                               ; ram_top:memories[13].ram_top_i|state_b.wait_setup                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; ram_top:memories[13].ram_top_i|state_a.wait_to_continue                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; ram_top:memories[13].ram_top_i|state_a.wait_err_4                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_b.reset_lock                                                                                                                                                               ; ram_top:memories[13].ram_top_i|state_b.reset_lock                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; ram_top:memories[13].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; ram_top:memories[13].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_a.wait_err_2                                                                                                                                                               ; ram_top:memories[13].ram_top_i|state_a.wait_err_2                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_a.wait_err_1                                                                                                                                                               ; ram_top:memories[13].ram_top_i|state_a.wait_err_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[13].ram_top_i|state_b.wait_for_write                                                                                                                                                           ; ram_top:memories[13].ram_top_i|state_b.wait_for_write                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state_b.reset_lock                                                                                                                                                               ; ram_top:memories[17].ram_top_i|state_b.reset_lock                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; ram_top:memories[17].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state_a.wait_err_2                                                                                                                                                               ; ram_top:memories[17].ram_top_i|state_a.wait_err_2                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state_a.wait_err_1                                                                                                                                                               ; ram_top:memories[17].ram_top_i|state_a.wait_err_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[17].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; ram_top:memories[17].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state_b.wait_lock                                                                                                                                                                ; ram_top:memories[22].ram_top_i|state_b.wait_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state_b.reset_lock                                                                                                                                                               ; ram_top:memories[22].ram_top_i|state_b.reset_lock                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; ram_top:memories[22].ram_top_i|state_a.wait_frequency                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; ram_top:memories[22].ram_top_i|state_a.wait_start_freq                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[22].ram_top_i|state_b.wait_for_write                                                                                                                                                           ; ram_top:memories[22].ram_top_i|state_b.wait_for_write                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:memories[14].ram_top_i|state_b.wait_lock                                                                                                                                                                ; ram_top:memories[14].ram_top_i|state_b.wait_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                  ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.871 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 9.043      ;
; 10.938 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.977      ;
; 10.938 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.977      ;
; 10.938 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.977      ;
; 10.990 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.923      ;
; 10.990 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.923      ;
; 10.990 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.923      ;
; 10.990 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.923      ;
; 10.990 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.923      ;
; 11.254 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 8.662      ;
; 11.281 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.633      ;
; 11.281 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.633      ;
; 11.281 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.633      ;
; 11.281 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.633      ;
; 11.281 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.633      ;
; 11.281 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 8.633      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.293 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.622      ;
; 11.470 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 8.445      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.512 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.444      ;
; 11.579 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 8.378      ;
; 11.579 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 8.378      ;
; 11.579 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 8.378      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.618 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 8.295      ;
; 11.631 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 8.324      ;
; 11.631 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 8.324      ;
; 11.631 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 8.324      ;
; 11.631 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 8.324      ;
; 11.631 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 8.324      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.634 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 8.322      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.680 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 8.274      ;
; 11.701 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 8.256      ;
; 11.701 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 8.256      ;
; 11.701 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 8.256      ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.593 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 4.897      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.684 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.132      ; 5.002      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.704 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 4.980      ;
; 4.718 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.024      ;
; 4.809 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.129      ;
; 4.829 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.107      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.894 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.180      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.905 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.120      ; 5.211      ;
; 4.917 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.222      ;
; 4.917 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.222      ;
; 4.917 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.222      ;
; 4.917 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.222      ;
; 4.917 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.222      ;
; 4.917 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 5.222      ;
; 4.938 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 5.245      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 4.996 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.134      ; 5.316      ;
; 5.008 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 5.327      ;
; 5.008 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 5.327      ;
; 5.008 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 5.327      ;
; 5.008 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 5.327      ;
; 5.008 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 5.327      ;
; 5.008 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 5.327      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
; 5.016 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 5.294      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary              ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 55.1 MHz ; 55.1 MHz        ; CLOCK_50   ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.463 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.081 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 11.665 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 4.171 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.054 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.463  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.546     ; 6.038      ;
; 1.793  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 5.032      ;
; 1.795  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 5.030      ;
; 1.953  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 4.872      ;
; 2.171  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 4.654      ;
; 2.466  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 4.359      ;
; 2.688  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 4.137      ;
; 2.695  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 4.130      ;
; 2.834  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 3.991      ;
; 2.902  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.220     ; 3.925      ;
; 2.951  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.220     ; 3.876      ;
; 2.971  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 3.854      ;
; 3.166  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.222     ; 3.659      ;
; 4.124  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.011     ; 0.884      ;
; 7.579  ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.349     ;
; 7.730  ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.201     ;
; 7.878  ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.050     ;
; 7.883  ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 12.045     ;
; 8.144  ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.822     ;
; 8.214  ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.751     ;
; 8.231  ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.737     ;
; 8.282  ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 11.687     ;
; 8.365  ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.603     ;
; 8.397  ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 11.574     ;
; 8.435  ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.531     ;
; 8.443  ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 11.523     ;
; 8.513  ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.452     ;
; 8.518  ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 11.447     ;
; 8.530  ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.438     ;
; 8.537  ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.402     ;
; 8.539  ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.429     ;
; 8.703  ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.239     ;
; 8.804  ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 11.164     ;
; 8.836  ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.103     ;
; 8.845  ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.094     ;
; 8.868  ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 11.114     ;
; 8.970  ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 11.001     ;
; 8.993  ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 10.985     ;
; 9.016  ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.929     ;
; 9.026  ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 10.959     ;
; 9.097  ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.850     ;
; 9.103  ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.865     ;
; 9.112  ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 10.856     ;
; 9.118  ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 10.863     ;
; 9.134  ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.817     ;
; 9.145  ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.834     ;
; 9.167  ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.815     ;
; 9.176  ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.806     ;
; 9.182  ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.766     ;
; 9.222  ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.728     ;
; 9.259  ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 10.695     ;
; 9.264  ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.681     ;
; 9.271  ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 10.707     ;
; 9.285  ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 10.693     ;
; 9.311  ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 10.671     ;
; 9.315  ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.630     ;
; 9.324  ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.621     ;
; 9.375  ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.572     ;
; 9.389  ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.558     ;
; 9.389  ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.559     ;
; 9.412  ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.539     ;
; 9.426  ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 10.525     ;
; 9.444  ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.535     ;
; 9.453  ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 10.526     ;
; 9.507  ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 10.473     ;
; 9.542  ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.403     ;
; 9.547  ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.400     ;
; 9.556  ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 10.389     ;
; 9.594  ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.352     ;
; 9.636  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.355     ;
; 9.637  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.354     ;
; 9.649  ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.303     ;
; 9.673  ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 10.310     ;
; 9.685  ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 10.265     ;
; 9.707  ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.224     ;
; 9.734  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.257     ;
; 9.734  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.257     ;
; 9.734  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.257     ;
; 9.734  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.257     ;
; 9.734  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 10.257     ;
; 9.760  ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 10.189     ;
; 9.779  ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 10.210     ;
; 9.806  ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 10.174     ;
; 9.815  ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 10.165     ;
; 9.815  ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 10.140     ;
; 9.829  ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 10.089     ;
; 9.838  ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.109     ;
; 9.846  ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 10.101     ;
; 9.873  ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.061     ;
; 9.875  ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.071     ;
; 9.893  ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.053     ;
; 9.902  ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 10.044     ;
; 9.948  ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 10.004     ;
; 9.954  ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 9.967      ;
; 9.957  ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 9.995      ;
; 10.006 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 9.925      ;
; 10.015 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 9.916      ;
; 10.017 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 9.932      ;
; 10.026 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[6]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 9.965      ;
; 10.026 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 9.965      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.081 ; ram_top:memories[20].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[20].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.770      ; 2.022      ;
; 0.115 ; ram_top:memories[16].ram_top_i|state_a.wait_for_error                                                                                                                                                            ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.452      ; 1.738      ;
; 0.159 ; ram_top:memories[16].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.455      ; 1.785      ;
; 0.178 ; ram_top:memories[21].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[21].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.161      ; 1.510      ;
; 0.181 ; ram_top:memories[16].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[16].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.392      ; 1.744      ;
; 0.191 ; ram_top:memories[17].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; ram_top:memories[17].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.949      ; 1.311      ;
; 0.207 ; ram_top:memories[23].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; ram_top:memories[23].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.573      ; 1.951      ;
; 0.231 ; ram_top:memories[8].ram_top_i|state_b.run_test                                                                                                                                                                   ; ram_top:memories[8].ram_top_i|run_error_test                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.007      ; 1.409      ;
; 0.232 ; ram_top:memories[19].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[19].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.401      ; 1.804      ;
; 0.236 ; ram_top:memories[16].ram_top_i|state_a.write_start_err                                                                                                                                                           ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.452      ; 1.859      ;
; 0.237 ; ram_top:memories[20].ram_top_i|state_a.wait_for_error                                                                                                                                                            ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.765      ; 2.173      ;
; 0.244 ; ram_top:memories[12].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[12].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.075      ; 1.490      ;
; 0.247 ; ram_top:memories[11].ram_top_i|state_a.wait_for_error                                                                                                                                                            ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.690      ; 1.108      ;
; 0.274 ; ram_top:memories[8].ram_top_i|state_a.wait_start_err                                                                                                                                                             ; ram_top:memories[8].ram_top_i|latch_errors                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.953      ; 1.398      ;
; 0.280 ; ram_top:memories[20].ram_top_i|state_a.write_start_err                                                                                                                                                           ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.765      ; 2.216      ;
; 0.293 ; ram_top:memories[12].ram_top_i|state_a.write_start_err                                                                                                                                                           ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.956      ; 1.420      ;
; 0.301 ; ram_top:memories[11].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[11].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.777      ; 1.249      ;
; 0.316 ; ram_top:memories[22].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[22].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.244      ; 1.731      ;
; 0.317 ; ram_top:memories[23].ram_top_i|state_b.run_test                                                                                                                                                                  ; ram_top:memories[23].ram_top_i|run_error_test                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.872      ; 2.360      ;
; 0.329 ; ram_top:memories[12].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.961      ; 1.461      ;
; 0.330 ; ram_top:memories[11].ram_top_i|state_a.write_start_err                                                                                                                                                           ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.690      ; 1.191      ;
; 0.339 ; ram_top:memories[22].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; ram_top:memories[22].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; ram_top:memories[15].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; ram_top:memories[15].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; ram_top:memories[15].ram_top_i|state_a.wait_err_4                                                                                                                                                                ; ram_top:memories[15].ram_top_i|state_a.wait_err_4                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.597      ;
; 0.342 ; ram_top:memories[10].ram_top_i|state_a.write_start_err                                                                                                                                                           ; ram_top:memories[10].ram_top_i|latch_errors                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.532      ; 1.045      ;
; 0.342 ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.597      ;
; 0.350 ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.608      ;
; 0.350 ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.608      ;
; 0.351 ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.351 ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.608      ;
; 0.352 ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.608      ;
; 0.352 ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.608      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_b.wait_lock                                                                                                                                                                 ; ram_top:memories[13].ram_top_i|state_b.wait_lock                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_to_continue                                                                                                                                                          ; ram_top:memories[13].ram_top_i|state_a.wait_to_continue                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_err_4                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state_a.wait_err_4                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_b.reset_lock                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state_b.reset_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_start_freq                                                                                                                                                           ; ram_top:memories[13].ram_top_i|state_a.wait_start_freq                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_frequency                                                                                                                                                            ; ram_top:memories[13].ram_top_i|state_a.wait_frequency                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; ram_top:memories[13].ram_top_i|state_a.wait_start_err                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_err_2                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state_a.wait_err_2                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_a.wait_err_1                                                                                                                                                                ; ram_top:memories[13].ram_top_i|state_a.wait_err_1                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[13].ram_top_i|state_b.wait_for_write                                                                                                                                                            ; ram_top:memories[13].ram_top_i|state_b.wait_for_write                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[17].ram_top_i|state_b.reset_lock                                                                                                                                                                ; ram_top:memories[17].ram_top_i|state_b.reset_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[17].ram_top_i|state_a.wait_frequency                                                                                                                                                            ; ram_top:memories[17].ram_top_i|state_a.wait_frequency                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[17].ram_top_i|state_a.wait_err_2                                                                                                                                                                ; ram_top:memories[17].ram_top_i|state_a.wait_err_2                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[17].ram_top_i|state_a.wait_err_1                                                                                                                                                                ; ram_top:memories[17].ram_top_i|state_a.wait_err_1                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[17].ram_top_i|state_a.wait_start_freq                                                                                                                                                           ; ram_top:memories[17].ram_top_i|state_a.wait_start_freq                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[14].ram_top_i|state_b.wait_lock                                                                                                                                                                 ; ram_top:memories[14].ram_top_i|state_b.wait_lock                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[14].ram_top_i|state_b.wait_setup                                                                                                                                                                ; ram_top:memories[14].ram_top_i|state_b.wait_setup                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[14].ram_top_i|state_b.reset_lock                                                                                                                                                                ; ram_top:memories[14].ram_top_i|state_b.reset_lock                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[14].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; ram_top:memories[14].ram_top_i|state_a.wait_err_3                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[14].ram_top_i|state_b.wait_for_write                                                                                                                                                            ; ram_top:memories[14].ram_top_i|state_b.wait_for_write                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|frequency[1]                                                                                                                                                                                            ; pll:pll1|frequency[1]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|frequency[3]                                                                                                                                                                                            ; pll:pll1|frequency[3]                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_2_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[8]                                                                                                                                                                                                    ; pll:pll1|M[8]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[7]                                                                                                                                                                                                    ; pll:pll1|M[7]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[4]                                                                                                                                                                                                    ; pll:pll1|M[4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[3]                                                                                                                                                                                                    ; pll:pll1|M[3]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[1]                                                                                                                                                                                                    ; pll:pll1|M[1]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[0]                                                                                                                                                                                                    ; pll:pll1|M[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                 ; pll:pll1|state.wait_busy_C2_high                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                  ; pll:pll1|state.wait_busy_C1_low                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                 ; pll:pll1|state.wait_busy_C1_high                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                  ; pll:pll1|state.wait_busy_C2_low                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_config                                                                                                                                                                                  ; pll:pll1|state.wait_busy_config                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_busy_M                                                                                                                                                                                       ; pll:pll1|state.wait_busy_M                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_M                                                                                                                                                                                            ; pll:pll1|state.hold_M                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_config                                                                                                                                                                                       ; pll:pll1|state.hold_config                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C1_low                                                                                                                                                                                       ; pll:pll1|state.hold_C1_low                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C1_high                                                                                                                                                                                      ; pll:pll1|state.hold_C1_high                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C2_high                                                                                                                                                                                      ; pll:pll1|state.hold_C2_high                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_C2_low                                                                                                                                                                                       ; pll:pll1|state.hold_C2_low                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.hold_frequency                                                                                                                                                                                    ; pll:pll1|state.hold_frequency                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|state.wait_button                                                                                                                                                                                       ; pll:pll1|state.wait_button                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[9].ram_top_i|state_b.wait_lock                                                                                                                                                                  ; ram_top:memories[9].ram_top_i|state_b.wait_lock                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[9].ram_top_i|state_b.wait_setup                                                                                                                                                                 ; ram_top:memories[9].ram_top_i|state_b.wait_setup                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:memories[9].ram_top_i|state_a.wait_frequency                                                                                                                                                             ; ram_top:memories[9].ram_top_i|state_a.wait_frequency                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.665 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 8.265      ;
; 11.718 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 8.213      ;
; 11.718 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 8.213      ;
; 11.718 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 8.213      ;
; 11.745 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.182      ;
; 11.745 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.182      ;
; 11.745 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.182      ;
; 11.745 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.182      ;
; 11.745 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 8.182      ;
; 12.017 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 7.913      ;
; 12.041 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.887      ;
; 12.041 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.887      ;
; 12.041 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.887      ;
; 12.041 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.887      ;
; 12.041 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.887      ;
; 12.041 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.887      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.056 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 7.872      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.230 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.738      ;
; 12.242 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.687      ;
; 12.283 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.686      ;
; 12.283 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.686      ;
; 12.283 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.686      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.300 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 7.667      ;
; 12.310 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 7.655      ;
; 12.310 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 7.655      ;
; 12.310 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 7.655      ;
; 12.310 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 7.655      ;
; 12.310 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 7.655      ;
; 12.353 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.615      ;
; 12.353 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.615      ;
; 12.353 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 7.615      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.358 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 7.571      ;
; 12.380 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.584      ;
; 12.380 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.584      ;
; 12.380 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.584      ;
; 12.380 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.584      ;
; 12.380 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 7.584      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
; 12.453 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 7.517      ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.171 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.449      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.264 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.515      ;
; 4.302 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.581      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.356 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.648      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.375 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.638      ;
; 4.395 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.647      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.451 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 4.729      ;
; 4.461 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.738      ;
; 4.461 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.738      ;
; 4.461 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.738      ;
; 4.461 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.738      ;
; 4.461 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.738      ;
; 4.461 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 4.738      ;
; 4.469 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 4.762      ;
; 4.483 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 4.762      ;
; 4.506 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.770      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.544 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.795      ;
; 4.554 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.804      ;
; 4.554 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.804      ;
; 4.554 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.804      ;
; 4.554 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.804      ;
; 4.554 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.804      ;
; 4.554 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 4.804      ;
; 4.576 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.828      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
; 4.636 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 4.928      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 3.071 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.153 ; -0.602        ;
+----------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 15.218 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 2.163 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.391 ; 0.000                         ;
+----------+-------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.071  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.051      ; 3.186      ;
; 3.615  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.238      ; 2.829      ;
; 3.617  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.238      ; 2.827      ;
; 3.718  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.238      ; 2.726      ;
; 3.837  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.238      ; 2.607      ;
; 3.951  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.237      ; 2.492      ;
; 3.998  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.237      ; 2.445      ;
; 4.004  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.237      ; 2.439      ;
; 4.083  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.237      ; 2.360      ;
; 4.126  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.241      ; 2.321      ;
; 4.146  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.241      ; 2.301      ;
; 4.150  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.237      ; 2.293      ;
; 4.267  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.237      ; 2.176      ;
; 4.921  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.352      ; 0.438      ;
; 12.686 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.585      ; 3.906      ;
; 12.778 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.590      ; 3.819      ;
; 12.836 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.585      ; 3.756      ;
; 12.840 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.585      ; 3.752      ;
; 12.927 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 7.024      ;
; 13.019 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.937      ;
; 13.077 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.874      ;
; 13.081 ; ram_top:memories[2].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 6.870      ;
; 13.202 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.795      ;
; 13.294 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.697      ;
; 13.294 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.005     ; 6.708      ;
; 13.340 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 6.648      ;
; 13.352 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.645      ;
; 13.356 ; ram_top:memories[20].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.641      ;
; 13.386 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 6.610      ;
; 13.407 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.556      ;
; 13.432 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.014     ; 6.561      ;
; 13.444 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.547      ;
; 13.448 ; ram_top:memories[4].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 6.543      ;
; 13.490 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 6.498      ;
; 13.494 ; ram_top:memories[1].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.019     ; 6.494      ;
; 13.499 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.469      ;
; 13.557 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.406      ;
; 13.561 ; ram_top:memories[22].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.402      ;
; 13.647 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.345      ;
; 13.669 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 6.335      ;
; 13.721 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.250      ;
; 13.722 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 6.281      ;
; 13.730 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.242      ;
; 13.739 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.010     ; 6.258      ;
; 13.761 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 6.248      ;
; 13.770 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.235      ;
; 13.776 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.203      ;
; 13.797 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.195      ;
; 13.801 ; ram_top:memories[8].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.015     ; 6.191      ;
; 13.813 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 6.163      ;
; 13.814 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 6.194      ;
; 13.819 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 6.185      ;
; 13.822 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 6.155      ;
; 13.823 ; ram_top:memories[6].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 6.181      ;
; 13.851 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 6.124      ;
; 13.862 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 6.148      ;
; 13.868 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.023     ; 6.116      ;
; 13.871 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.100      ;
; 13.872 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 6.131      ;
; 13.875 ; ram_top:memories[11].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.096      ;
; 13.876 ; ram_top:memories[7].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 6.127      ;
; 13.880 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.092      ;
; 13.884 ; ram_top:memories[15].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.088      ;
; 13.920 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.085      ;
; 13.924 ; ram_top:memories[0].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.081      ;
; 13.926 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.053      ;
; 13.930 ; ram_top:memories[3].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 6.049      ;
; 13.943 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.027     ; 6.037      ;
; 13.992 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 6.013      ;
; 14.001 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 5.974      ;
; 14.005 ; ram_top:memories[12].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 5.970      ;
; 14.084 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 5.926      ;
; 14.092 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.879      ;
; 14.097 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.919      ;
; 14.101 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.915      ;
; 14.125 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.851      ;
; 14.141 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.826      ;
; 14.142 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.863      ;
; 14.146 ; ram_top:memories[19].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 5.859      ;
; 14.148 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.811      ;
; 14.165 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.851      ;
; 14.169 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.847      ;
; 14.184 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.792      ;
; 14.188 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.761      ;
; 14.202 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.814      ;
; 14.202 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.814      ;
; 14.202 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 5.814      ;
; 14.217 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 5.764      ;
; 14.222 ; ram_top:memories[16].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.757      ;
; 14.233 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 5.739      ;
; 14.240 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.724      ;
; 14.242 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.729      ;
; 14.245 ; ram_top:memories[4].ram_top_i|send_UART_data~reg0                                                                                                                                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|empty_dff                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 5.769      ;
; 14.246 ; ram_top:memories[5].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 5.725      ;
; 14.275 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.701      ;
; 14.279 ; ram_top:memories[18].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.031     ; 5.697      ;
; 14.280 ; ram_top:memories[14].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 5.674      ;
; 14.291 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.676      ;
; 14.295 ; ram_top:memories[9].ram_top_i|reset~reg0                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.672      ;
; 14.298 ; ram_top:memories[21].ram_top_i|reset~reg0                                                                                                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.661      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.153 ; ram_top:memories[20].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[20].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.099      ; 1.030      ;
; -0.112 ; ram_top:memories[16].ram_top_i|state_a.wait_for_error                                                                                                   ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.918      ; 0.890      ;
; -0.086 ; ram_top:memories[16].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.920      ; 0.918      ;
; -0.067 ; ram_top:memories[16].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[16].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.860      ; 0.877      ;
; -0.058 ; ram_top:memories[21].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[21].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.722      ; 0.748      ;
; -0.052 ; ram_top:memories[20].ram_top_i|state_a.wait_for_error                                                                                                   ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.116      ; 1.148      ;
; -0.051 ; ram_top:memories[23].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[23].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.986      ; 1.019      ;
; -0.048 ; ram_top:memories[20].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.116      ; 1.152      ;
; -0.044 ; ram_top:memories[16].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[16].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.918      ; 0.958      ;
; -0.044 ; ram_top:memories[19].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[19].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.877      ; 0.917      ;
; -0.032 ; ram_top:memories[23].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[23].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.174      ; 1.226      ;
; -0.019 ; ram_top:memories[8].ram_top_i|state_b.run_test                                                                                                          ; ram_top:memories[8].ram_top_i|run_error_test                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.626      ; 0.691      ;
; -0.008 ; ram_top:memories[12].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[12].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 0.738      ;
; -0.006 ; ram_top:memories[17].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[17].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.586      ; 0.664      ;
; 0.017  ; ram_top:memories[22].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[22].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.772      ; 0.873      ;
; 0.024  ; ram_top:memories[8].ram_top_i|state_a.wait_start_err                                                                                                    ; ram_top:memories[8].ram_top_i|latch_errors                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.591      ; 0.699      ;
; 0.042  ; ram_top:memories[12].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 0.722      ;
; 0.042  ; ram_top:memories[20].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[20].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.122      ; 1.248      ;
; 0.050  ; ram_top:memories[11].ram_top_i|state_a.wait_for_error                                                                                                   ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.547      ;
; 0.058  ; ram_top:memories[19].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[19].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.889      ; 1.031      ;
; 0.066  ; ram_top:memories[12].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.597      ; 0.747      ;
; 0.074  ; ram_top:memories[11].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[11].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 0.638      ;
; 0.078  ; ram_top:memories[15].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[15].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.696      ; 0.858      ;
; 0.101  ; ram_top:memories[11].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[11].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.598      ;
; 0.101  ; ram_top:memories[4].ram_top_i|state_b.run_test                                                                                                          ; ram_top:memories[4].ram_top_i|run_error_test                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.437      ; 0.622      ;
; 0.103  ; ram_top:memories[12].ram_top_i|state_a.wait_for_error                                                                                                   ; ram_top:memories[12].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.596      ; 0.783      ;
; 0.106  ; ram_top:memories[18].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[18].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 0.628      ;
; 0.118  ; ram_top:memories[10].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[10].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.312      ; 0.514      ;
; 0.138  ; ram_top:memories[21].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[21].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.658      ; 0.880      ;
; 0.142  ; ram_top:memories[10].ram_top_i|state_a.wait_for_error                                                                                                   ; ram_top:memories[10].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.312      ; 0.538      ;
; 0.170  ; ram_top:memories[0].ram_top_i|state_a.write_start_err                                                                                                   ; ram_top:memories[0].ram_top_i|latch_errors                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.139      ; 0.393      ;
; 0.171  ; ram_top:memories[19].ram_top_i|state_a.write_start_err                                                                                                  ; ram_top:memories[19].ram_top_i|latch_errors                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.709      ; 0.964      ;
; 0.174  ; ram_top:memories[22].ram_top_i|state_a.wait_err_3                                                                                                       ; ram_top:memories[22].ram_top_i|state_a.wait_err_3                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174  ; ram_top:memories[15].ram_top_i|state_a.wait_err_4                                                                                                       ; ram_top:memories[15].ram_top_i|state_a.wait_err_4                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174  ; ram_top:memories[15].ram_top_i|state_a.wait_err_3                                                                                                       ; ram_top:memories[15].ram_top_i|state_a.wait_err_3                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174  ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174  ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.175  ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                          ; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.176  ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                          ; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.176  ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|state.write_data                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.307      ;
; 0.180  ; ram_top:memories[13].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[13].ram_top_i|state_a.wait_start_err                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ram_top:memories[13].ram_top_i|state_a.wait_err_3                                                                                                       ; ram_top:memories[13].ram_top_i|state_a.wait_err_3                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ram_top:memories[13].ram_top_i|state_a.wait_err_2                                                                                                       ; ram_top:memories[13].ram_top_i|state_a.wait_err_2                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ram_top:memories[13].ram_top_i|state_a.wait_err_1                                                                                                       ; ram_top:memories[13].ram_top_i|state_a.wait_err_1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ram_top:memories[17].ram_top_i|state_b.run_test                                                                                                         ; ram_top:memories[17].ram_top_i|run_error_test                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 0.741      ;
; 0.180  ; pll:pll1|frequency[8]                                                                                                                                   ; pll:pll1|frequency[8]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; pll:pll1|frequency[7]                                                                                                                                   ; pll:pll1|frequency[7]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; pll:pll1|frequency[0]                                                                                                                                   ; pll:pll1|frequency[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; pll:pll1|frequency[4]                                                                                                                                   ; pll:pll1|frequency[4]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_b.wait_lock                                                                                                        ; ram_top:memories[21].ram_top_i|state_b.wait_lock                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_b.wait_setup                                                                                                       ; ram_top:memories[21].ram_top_i|state_b.wait_setup                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_b.wait_for_write                                                                                                   ; ram_top:memories[21].ram_top_i|state_b.wait_for_write                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_a.wait_frequency                                                                                                   ; ram_top:memories[21].ram_top_i|state_a.wait_frequency                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_a.wait_start_freq                                                                                                  ; ram_top:memories[21].ram_top_i|state_a.wait_start_freq                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[21].ram_top_i|state_a.wait_start_err                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_a.wait_err_2                                                                                                       ; ram_top:memories[21].ram_top_i|state_a.wait_err_2                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_a.wait_err_1                                                                                                       ; ram_top:memories[21].ram_top_i|state_a.wait_err_1                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_a.wait_to_continue                                                                                                 ; ram_top:memories[21].ram_top_i|state_a.wait_to_continue                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[21].ram_top_i|state_b.reset_lock                                                                                                       ; ram_top:memories[21].ram_top_i|state_b.reset_lock                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state_a.wait_frequency                                                                                                   ; ram_top:memories[12].ram_top_i|state_a.wait_frequency                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state_a.wait_start_freq                                                                                                  ; ram_top:memories[12].ram_top_i|state_a.wait_start_freq                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state_a.wait_to_continue                                                                                                 ; ram_top:memories[12].ram_top_i|state_a.wait_to_continue                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state_a.wait_err_3                                                                                                       ; ram_top:memories[12].ram_top_i|state_a.wait_err_3                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[12].ram_top_i|state_a.wait_err_4                                                                                                       ; ram_top:memories[12].ram_top_i|state_a.wait_err_4                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_b.wait_lock                                                                                                        ; ram_top:memories[13].ram_top_i|state_b.wait_lock                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_b.wait_setup                                                                                                       ; ram_top:memories[13].ram_top_i|state_b.wait_setup                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_a.wait_to_continue                                                                                                 ; ram_top:memories[13].ram_top_i|state_a.wait_to_continue                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_a.wait_err_4                                                                                                       ; ram_top:memories[13].ram_top_i|state_a.wait_err_4                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_b.reset_lock                                                                                                       ; ram_top:memories[13].ram_top_i|state_b.reset_lock                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_a.wait_start_freq                                                                                                  ; ram_top:memories[13].ram_top_i|state_a.wait_start_freq                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_a.wait_frequency                                                                                                   ; ram_top:memories[13].ram_top_i|state_a.wait_frequency                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[13].ram_top_i|state_b.wait_for_write                                                                                                   ; ram_top:memories[13].ram_top_i|state_b.wait_for_write                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[17].ram_top_i|state_b.wait_lock                                                                                                        ; ram_top:memories[17].ram_top_i|state_b.wait_lock                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[17].ram_top_i|state_b.wait_setup                                                                                                       ; ram_top:memories[17].ram_top_i|state_b.wait_setup                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[17].ram_top_i|state_b.reset_lock                                                                                                       ; ram_top:memories[17].ram_top_i|state_b.reset_lock                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[17].ram_top_i|state_b.wait_for_write                                                                                                   ; ram_top:memories[17].ram_top_i|state_b.wait_for_write                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_b.wait_setup                                                                                                       ; ram_top:memories[14].ram_top_i|state_b.wait_setup                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_a.wait_frequency                                                                                                   ; ram_top:memories[14].ram_top_i|state_a.wait_frequency                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_a.wait_start_freq                                                                                                  ; ram_top:memories[14].ram_top_i|state_a.wait_start_freq                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_a.wait_to_continue                                                                                                 ; ram_top:memories[14].ram_top_i|state_a.wait_to_continue                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_a.wait_err_4                                                                                                       ; ram_top:memories[14].ram_top_i|state_a.wait_err_4                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_a.wait_err_3                                                                                                       ; ram_top:memories[14].ram_top_i|state_a.wait_err_3                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[14].ram_top_i|state_a.wait_start_err                                                                                                   ; ram_top:memories[14].ram_top_i|state_a.wait_start_err                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_b.wait_lock                                                                                                         ; ram_top:memories[2].ram_top_i|state_b.wait_lock                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_b.wait_setup                                                                                                        ; ram_top:memories[2].ram_top_i|state_b.wait_setup                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_b.wait_for_write                                                                                                    ; ram_top:memories[2].ram_top_i|state_b.wait_for_write                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_frequency                                                                                                    ; ram_top:memories[2].ram_top_i|state_a.wait_frequency                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_start_freq                                                                                                   ; ram_top:memories[2].ram_top_i|state_a.wait_start_freq                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_to_continue                                                                                                  ; ram_top:memories[2].ram_top_i|state_a.wait_to_continue                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_err_4                                                                                                        ; ram_top:memories[2].ram_top_i|state_a.wait_err_4                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_err_3                                                                                                        ; ram_top:memories[2].ram_top_i|state_a.wait_err_3                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_err_2                                                                                                        ; ram_top:memories[2].ram_top_i|state_a.wait_err_2                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_start_err                                                                                                    ; ram_top:memories[2].ram_top_i|state_a.wait_start_err                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_a.wait_err_1                                                                                                        ; ram_top:memories[2].ram_top_i|state_a.wait_err_1                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[2].ram_top_i|state_b.reset_lock                                                                                                        ; ram_top:memories[2].ram_top_i|state_b.reset_lock                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ram_top:memories[10].ram_top_i|state_b.wait_lock                                                                                                        ; ram_top:memories[10].ram_top_i|state_b.wait_lock                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.218 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.736      ;
; 15.255 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.700      ;
; 15.255 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.700      ;
; 15.255 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.700      ;
; 15.296 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.654      ;
; 15.296 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.654      ;
; 15.296 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.654      ;
; 15.296 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.654      ;
; 15.296 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 4.654      ;
; 15.451 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.504      ;
; 15.453 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.453 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.453 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.453 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.453 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.453 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 4.498      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.467 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.486      ;
; 15.562 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 4.392      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.564 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 4.436      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.585 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.013     ; 4.409      ;
; 15.601 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.400      ;
; 15.601 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.400      ;
; 15.601 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 4.400      ;
; 15.622 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.373      ;
; 15.622 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.373      ;
; 15.622 ; ram_top:memories[4].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 4.373      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.631 ; ram_top:memories[1].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.016     ; 4.360      ;
; 15.642 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.354      ;
; 15.642 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.354      ;
; 15.642 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.354      ;
; 15.642 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.354      ;
; 15.642 ; ram_top:memories[20].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.354      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
; 15.649 ; ram_top:memories[2].ram_top_i|reset~reg0  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 4.304      ;
+--------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.163 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.317      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.217 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 2.351      ;
; 2.229 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.384      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.270 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.436      ;
; 2.283 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 2.418      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.307 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 2.455      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.319 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.472      ;
; 2.321 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.477      ;
; 2.326 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.478      ;
; 2.326 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.478      ;
; 2.326 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.478      ;
; 2.326 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.478      ;
; 2.326 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.478      ;
; 2.326 ; ram_top:memories[10].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.478      ;
; 2.336 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.503      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.506      ;
; 2.373 ; ram_top:memories[17].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.522      ;
; 2.375 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.511      ;
; 2.380 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.512      ;
; 2.380 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.512      ;
; 2.380 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.512      ;
; 2.380 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.512      ;
; 2.380 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.512      ;
; 2.380 ; ram_top:memories[13].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.512      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
; 2.426 ; ram_top:memories[23].ram_top_i|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.591      ;
+-------+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+-------+--------+----------+---------+---------------------+
; Clock            ; Setup ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+--------+----------+---------+---------------------+
; Worst-case Slack ; 0.002 ; -0.153 ; 10.871   ; 2.163   ; 4.054               ;
;  CLOCK_50        ; 0.002 ; -0.153 ; 10.871   ; 2.163   ; 4.054               ;
; Design-wide TNS  ; 0.0   ; -0.602 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; 0.000 ; -0.602 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 38570    ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 38570    ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1272     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1272     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 48    ; 48   ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 1928  ; 1928 ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 1711  ; 1711 ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+----------+------+---------------+
; Target                                                                                                 ; Clock    ; Type ; Status        ;
+--------------------------------------------------------------------------------------------------------+----------+------+---------------+
; CLOCK_50                                                                                               ; CLOCK_50 ; Base ; Constrained   ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error   ;          ; Base ; Unconstrained ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
+--------------------------------------------------------------------------------------------------------+----------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Aug  9 11:10:46 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 768 combinational loops as latches.
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(4): clk_fast could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 4
Critical Warning (332049): Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 4
    Info (332050): create_generated_clock -name clk_fast -source [get_ports {CLOCK_50}] -divide_by 40 -multiply_by 480  [get_ports clk_fast] File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 4
Warning (332174): Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 5
Critical Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 5
    Info (332050): create_generated_clock -name clk_slow_even -source [get_ports {clk_fast}] -divide_by 2  [get_ports clk_slow_even] File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 5
Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 6
Critical Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 6
    Info (332050): create_generated_clock -name clk_slow_odd -source [get_ports {clk_slow_even}] -divide_by 1  -phase 180 [get_ports clk_slow_odd] File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 6
Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address_multi/top.sdc Line: 6
Warning (332060): Node: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|address_latch_2[1] is being clocked by ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|address_latch_1[1] is being clocked by ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|address_latch_1[1] is being clocked by ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|address_latch_2[1] is being clocked by ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|address_latch_2[0] is being clocked by ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|address_latch_1[0] is being clocked by ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|address_latch_2[0] is being clocked by ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|address_latch_1[0] is being clocked by ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.002               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 10.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.871               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 4.593
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.593               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.071               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|address_latch_2[1] is being clocked by ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|address_latch_1[1] is being clocked by ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|address_latch_1[1] is being clocked by ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|address_latch_2[1] is being clocked by ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|address_latch_2[0] is being clocked by ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|address_latch_1[0] is being clocked by ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|address_latch_2[0] is being clocked by ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|address_latch_1[0] is being clocked by ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 0.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.463               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.081               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 11.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.665               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 4.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.171               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.054               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[8].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[8].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[10].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[10].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[11].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[11].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[9].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[9].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[5].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[5].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|address_latch_2[1] is being clocked by ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[7].ram_top_i|address_latch_1[1] is being clocked by ram_top:memories[7].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[6].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[6].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[4].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[4].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[1].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[1].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[3].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[3].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[2].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[2].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[0].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[0].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|address_latch_1[1] is being clocked by ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[18].ram_top_i|address_latch_2[1] is being clocked by ram_top:memories[18].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|address_latch_2[0] is being clocked by ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[19].ram_top_i|address_latch_1[0] is being clocked by ram_top:memories[19].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[16].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[16].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|address_latch_2[0] is being clocked by ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[17].ram_top_i|address_latch_1[0] is being clocked by ram_top:memories[17].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[13].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[13].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|address_latch_1[5] is being clocked by ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[12].ram_top_i|address_latch_2[5] is being clocked by ram_top:memories[12].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[15].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[15].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[14].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[14].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[20].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[20].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[22].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[22].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|address_latch_1[9] is being clocked by ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[23].ram_top_i|address_latch_2[9] is being clocked by ram_top:memories[23].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|address_latch_2[8] is being clocked by ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332060): Node: ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:memories[21].ram_top_i|address_latch_1[8] is being clocked by ram_top:memories[21].ram_top_i|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 3.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.071               0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.153              -0.602 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.218
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.218               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.163               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.391               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 1263 megabytes
    Info: Processing ended: Wed Aug  9 11:10:52 2017
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


