#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jan 16 16:40:55 2024
# Process ID: 17772
# Current directory: C:/Users/Paula/Downloads/mezclador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17768 C:\Users\Paula\Downloads\mezclador\mezclador.xpr
# Log file: C:/Users/Paula/Downloads/mezclador/vivado.log
# Journal file: C:/Users/Paula/Downloads/mezclador\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/Paula/Downloads/mezclador/mezclador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 704.688 ; gain = 72.531eupdate_compile_order -fileset sources_1
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - seno
Adding cell -- xilinx.com:ip:xlslice:1.0 - coseno
Adding cell -- xilinx.com:ip:xbip_dsp48_macro:3.0 - sumador
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
CRITICAL WARNING: [BD 41-1287] Associated interface by name M_AXIS_PHASE_0 not found for clock port /clk
Successfully read diagram <design_1> from BD file <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 776.230 ; gain = 71.543
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 948.965 ; gain = 151.215
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
set_property -dict [list CONFIG.RESET_POLARITY {ACTIVE_HIGH}] [get_bd_cells sim_clk_gen_0]
set_property -dict [list CONFIG.FREQ_HZ {36000000}] [get_bd_cells sim_clk_gen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins clk_wiz_0/reset]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {36} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {576.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {192.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {52.000} CONFIG.USE_LOCKED {false} CONFIG.CLKIN1_JITTER_PS {277.77} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {32.000} CONFIG.MMCM_CLKIN1_PERIOD {27.778} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {22} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {129.300} CONFIG.CLKOUT1_PHASE_ERROR {173.591} CONFIG.CLKOUT2_JITTER {151.084} CONFIG.CLKOUT2_PHASE_ERROR {173.591} CONFIG.CLKOUT3_JITTER {193.692} CONFIG.CLKOUT3_PHASE_ERROR {173.591}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out1]
endgroup
set_property name clk_576 [get_bd_ports clk_out1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out2]
endgroup
set_property name clk_192 [get_bd_ports clk_out2_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_out3]
endgroup
set_property name clk_52 [get_bd_ports clk_out3_0]
regenerate_bd_layout
delete_bd_objs [get_bd_ports clk]
CRITICAL WARNING: [BD 41-1287] Associated interface by name M_AXIS_PHASE_0 not found for clock port /clk
connect_bd_net [get_bd_pins mult_gen_0/CLK] [get_bd_pins clk_wiz_0/clk_out1]
regenerate_bd_layout
set_property location {797 52} [get_bd_ports clk_576]
save_bd_design
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /dds_compiler_0/aresetn (associated clock /dds_compiler_0/aclk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_out1.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_0 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /sumador concat_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-913] /sumador c_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-308] /sumador C-DATA: Validating field: real(32:0): fix32_0 against /mult_gen_0 P-DATA: data(32:0): int32.
INFO: [xilinx.com:ip:xbip_dsp48_macro:3.0-308] /sumador CONCAT-DATA: Validating field: real(32:0): fix32_0 against /mult_gen_1 P-DATA: data(32:0): int32.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortAWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:mult_gen:12.0-913] /mult_gen_1 PortBWidth has been set to manual on the GUI. It will not be updated during validation with a propagated value.
Wrote  : <C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block seno .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coseno .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sumador .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
Exporting to file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.898 ; gain = 90.668
catch { config_ip_cache -export [get_ips -all design_1_dds_compiler_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbip_dsp48_macro_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mult_gen_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_sim_clk_gen_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_dds_compiler_0_0_synth_1 design_1_xbip_dsp48_macro_0_1_synth_1 design_1_mult_gen_0_0_synth_1 design_1_mult_gen_0_1_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_sim_clk_gen_0_0_synth_1}
[Tue Jan 16 16:49:09 2024] Launched design_1_dds_compiler_0_0_synth_1, design_1_xbip_dsp48_macro_0_1_synth_1, design_1_mult_gen_0_0_synth_1, design_1_mult_gen_0_1_synth_1, design_1_clk_wiz_0_0_synth_1, design_1_sim_clk_gen_0_0_synth_1...
Run output will be captured here:
design_1_dds_compiler_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_dds_compiler_0_0_synth_1/runme.log
design_1_xbip_dsp48_macro_0_1_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xbip_dsp48_macro_0_1_synth_1/runme.log
design_1_mult_gen_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_mult_gen_0_0_synth_1/runme.log
design_1_mult_gen_0_1_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_mult_gen_0_1_synth_1/runme.log
design_1_clk_wiz_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_sim_clk_gen_0_0_synth_1: C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_sim_clk_gen_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_dds_compiler_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xlslice_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Paula/Downloads/mezclador/mezclador.runs/design_1_xlslice_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

delete_ip_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1186.742 ; gain = 0.000
set_property synth_checkpoint_mode None [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block seno .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coseno .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sumador .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mult_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sim_clk_gen_0 .
Exporting to file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files -ipstatic_source_dir C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/modelsim} {questa=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/questa} {riviera=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/riviera} {activehdl=C:/Users/Paula/Downloads/mezclador/mezclador.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mezclador' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_I.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/FIR_output_Q.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
"xvlog --relax -prj tb_mezclador_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --relax -prj tb_mezclador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dds_compiler_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_xbip_dsp48_macro_0_1/sim/design_1_xbip_dsp48_macro_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xbip_dsp48_macro_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mult_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_1/sim/design_1_mult_gen_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mult_gen_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sim_1/new/tb_mezclador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_mezclador
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.188 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 82afaa96a0be45a794b994c63437d643 --debug typical --relax --mt 2 -L xbip_utils_v3_0_8 -L axi_utils_v2_0_4 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_4 -L xbip_dsp48_multadd_v3_0_4 -L dds_compiler_v6_0_15 -L xil_defaultlib -L xlslice_v1_0_1 -L xbip_dsp48_macro_v3_0_15 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_mezclador_behav xil_defaultlib.tb_mezclador xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package xbip_utils_v3_0_8.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv_comp
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_15.pkg_dds_compiler_v6_0_15
Compiling package dds_compiler_v6_0_15.dds_compiler_v6_0_15_hdl_comps
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_4.global_util_pkg
Compiling package axi_utils_v2_0_4.axi_utils_comps
Compiling package dds_compiler_v6_0_15.pkg_betas
Compiling package dds_compiler_v6_0_15.pkg_alphas
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv_com...
Compiling package xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_rdy [\dds_compiler_v6_0_15_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.pipe_add [\pipe_add(c_width=30,c_num_segs=...]
Compiling architecture synth of entity dds_compiler_v6_0_15.accum [\accum(c_xdevicefamily="kintex7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.sin_cos [\sin_cos(c_xdevicefamily="kintex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_core [\dds_compiler_v6_0_15_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15_viv [\dds_compiler_v6_0_15_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_15.dds_compiler_v6_0_15 [\dds_compiler_v6_0_15(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.luts [\luts(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture design_1_mult_gen_0_0_arch of entity xil_defaultlib.design_1_mult_gen_0_0 [design_1_mult_gen_0_0_default]
Compiling architecture design_1_mult_gen_0_1_arch of entity xil_defaultlib.design_1_mult_gen_0_1 [design_1_mult_gen_0_1_default]
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=27.7777...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=32...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_width=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(1,1)(1,1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_synth [\xbip_dsp48_macro_synth(c_xdevic...]
Compiling architecture synth of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15_viv [\xbip_dsp48_macro_v3_0_15_viv(c_...]
Compiling architecture xilinx of entity xbip_dsp48_macro_v3_0_15.xbip_dsp48_macro_v3_0_15 [\xbip_dsp48_macro_v3_0_15(c_xdev...]
Compiling architecture design_1_xbip_dsp48_macro_0_1_arch of entity xil_defaultlib.design_1_xbip_dsp48_macro_0_1 [design_1_xbip_dsp48_macro_0_1_de...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture tb of entity xil_defaultlib.tb_mezclador
Built simulation snapshot tb_mezclador_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim/xsim.dir/tb_mezclador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 16 16:52:36 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1222.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Paula/Downloads/mezclador/mezclador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mezclador_behav -key {Behavioral:sim_1:Functional:tb_mezclador} -tclbatch {tb_mezclador.tcl} -view {C:/Users/Paula/Downloads/mezclador/tb_mezclador_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Paula/Downloads/mezclador/tb_mezclador_behav.wcfg
WARNING: Simulation object /tb_mezclador/M_AXIS_PHASE_0_tdata was not found in the design.
WARNING: Simulation object /tb_mezclador/M_AXIS_PHASE_0_tvalid was not found in the design.
WARNING: Simulation object /tb_mezclador/clk was not found in the design.
source tb_mezclador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1236.910 ; gain = 14.723
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mezclador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 1236.910 ; gain = 14.723
run 1000 us
save_wave_config {C:/Users/Paula/Downloads/mezclador/tb_mezclador_behav.wcfg}
open_bd_design {C:/Users/Paula/Downloads/mezclador/mezclador.srcs/sources_1/bd/design_1/design_1.bd}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1268.078 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 16:55:54 2024...
