{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 16:20:45 2025 " "Info: Processing started: Sun Jun 22 16:20:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SpectAnalyzer -c SpectAnalyzer_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mag_sqr_fft.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/mag_sqr_fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mag_sqr_fft-rtl " "Info: Found design unit 1: mag_sqr_fft-rtl" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mag_sqr_fft " "Info: Found entity 1: mag_sqr_fft" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spect_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file src/spect_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spect_pkg " "Info: Found design unit 1: spect_pkg" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 spect_pkg-body " "Info: Found design unit 2: spect_pkg-body" {  } { { "src/spect_pkg.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/spect_pkg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SpectAnalyzer_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/SpectAnalyzer_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SpectAnalyzer_top-rtl " "Info: Found design unit 1: SpectAnalyzer_top-rtl" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SpectAnalyzer_top " "Info: Found entity 1: SpectAnalyzer_top" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/input_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/input_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_buffer-rtl " "Info: Found design unit 1: input_buffer-rtl" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_buffer " "Info: Found entity 1: input_buffer" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/output_buffer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-rtl " "Info: Found design unit 1: output_buffer-rtl" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Info: Found entity 1: output_buffer" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ram_sp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file src/ram_sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_sp-rtl " "Info: Found design unit 1: ram_sp-rtl" {  } { { "src/ram_sp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_sp " "Info: Found entity 1: ram_sp" {  } { { "src/ram_sp.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpectAnalyzer_top " "Info: Elaborating entity \"SpectAnalyzer_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sp ram_sp:ram_inst " "Info: Elaborating entity \"ram_sp\" for hierarchy \"ram_sp:ram_inst\"" {  } { { "src/SpectAnalyzer_top.vhd" "ram_inst" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_buffer input_buffer:u_in " "Info: Elaborating entity \"input_buffer\" for hierarchy \"input_buffer:u_in\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_in" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 118 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mag_sqr_fft mag_sqr_fft:u_fft " "Info: Elaborating entity \"mag_sqr_fft\" for hierarchy \"mag_sqr_fft:u_fft\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_fft" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_re mag_sqr_fft.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at mag_sqr_fft.vhd(81): object \"w_re\" assigned a value but never read" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_im mag_sqr_fft.vhd(81) " "Warning (10036): Verilog HDL or VHDL warning at mag_sqr_fft.vhd(81): object \"w_im\" assigned a value but never read" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "mag32 mag_sqr_fft.vhd(171) " "Warning (10543): VHDL Variable Declaration warning at mag_sqr_fft.vhd(171): used default initial value for variable \"mag32\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 171 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer output_buffer:u_out " "Info: Elaborating entity \"output_buffer\" for hierarchy \"output_buffer:u_out\"" {  } { { "src/SpectAnalyzer_top.vhd" "u_out" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "output_buffer:u_out\|ram_addr\[0\] " "Warning: Converted tri-state buffer \"output_buffer:u_out\|ram_addr\[0\]\" feeding internal logic into a wire" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "output_buffer:u_out\|ram_addr\[1\] " "Warning: Converted tri-state buffer \"output_buffer:u_out\|ram_addr\[1\]\" feeding internal logic into a wire" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "output_buffer:u_out\|ram_addr\[2\] " "Warning: Converted tri-state buffer \"output_buffer:u_out\|ram_addr\[2\]\" feeding internal logic into a wire" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "output_buffer:u_out\|ram_addr\[3\] " "Warning: Converted tri-state buffer \"output_buffer:u_out\|ram_addr\[3\]\" feeding internal logic into a wire" {  } { { "src/output_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/output_buffer.vhd" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_we " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_we\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 26 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[0\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[0\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[1\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[1\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[2\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[2\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[3\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[3\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[4\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[4\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[5\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[5\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[6\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[6\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[7\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[7\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[8\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[8\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[9\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[9\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[10\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[10\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[11\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[11\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[12\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[12\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[13\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[13\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[14\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[14\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_dout\[15\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_dout\[15\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_addr\[0\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_addr\[0\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_addr\[1\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_addr\[1\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_addr\[2\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_addr\[2\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "mag_sqr_fft:u_fft\|ram_addr\[3\] " "Warning: Converted tri-state buffer \"mag_sqr_fft:u_fft\|ram_addr\[3\]\" feeding internal logic into a wire" {  } { { "src/mag_sqr_fft.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/mag_sqr_fft.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_we " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_we\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 25 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[0\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[0\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[1\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[1\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[2\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[2\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[3\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[3\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[4\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[4\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[5\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[5\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[6\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[6\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[7\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[7\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[8\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[8\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[9\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[9\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[10\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[10\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[11\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[11\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[12\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[12\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[13\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[13\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[14\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[14\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_dout\[15\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_dout\[15\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 24 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_addr\[0\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_addr\[0\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_addr\[1\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_addr\[1\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_addr\[2\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_addr\[2\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "input_buffer:u_in\|ram_addr\[3\] " "Warning: Converted tri-state buffer \"input_buffer:u_in\|ram_addr\[3\]\" feeding internal logic into a wire" {  } { { "src/input_buffer.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/input_buffer.vhd" 23 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTDPRAM_INFERRED" "ram_sp:ram_inst\|mem~21 " "Info: Inferred altdpram megafunction from the following logic: \"ram_sp:ram_inst\|mem~21\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Info: Parameter WIDTH set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD 4 " "Info: Parameter WIDTHAD set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS 16 " "Info: Parameter NUMWORDS set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_REG INCLOCK " "Info: Parameter WRADDRESS_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRADDRESS_ACLR OFF " "Info: Parameter WRADDRESS_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_REG INCLOCK " "Info: Parameter WRCONTROL_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR OFF " "Info: Parameter WRCONTROL_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_REG UNREGISTERED " "Info: Parameter RDADDRESS_REG set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDADDRESS_ACLR OFF " "Info: Parameter RDADDRESS_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG UNREGISTERED " "Info: Parameter RDCONTROL_REG set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_ACLR OFF " "Info: Parameter RDCONTROL_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG INCLOCK " "Info: Parameter INDATA_REG set to INCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR OFF " "Info: Parameter INDATA_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG OUTCLOCK " "Info: Parameter OUTDATA_REG set to OUTCLOCK" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR OFF " "Info: Parameter OUTDATA_ACLR set to OFF" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "LPM_FILE db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif " "Info: Parameter LPM_FILE set to db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "src/ram_sp.vhd" "mem~21" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/ram_sp.vhd" 25 -1 0 } }  } 0 0 "Inferred altdpram megafunction from the following logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_sp:ram_inst\|altdpram:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"ram_sp:ram_inst\|altdpram:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_sp:ram_inst\|altdpram:mem_rtl_0 " "Info: Instantiated megafunction \"ram_sp:ram_inst\|altdpram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Info: Parameter \"WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Info: Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16 " "Info: Parameter \"NUMWORDS\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_REG INCLOCK " "Info: Parameter \"WRADDRESS_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRADDRESS_ACLR OFF " "Info: Parameter \"WRADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_REG INCLOCK " "Info: Parameter \"WRCONTROL_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR OFF " "Info: Parameter \"WRCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_REG UNREGISTERED " "Info: Parameter \"RDADDRESS_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDADDRESS_ACLR OFF " "Info: Parameter \"RDADDRESS_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Info: Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Info: Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG INCLOCK " "Info: Parameter \"INDATA_REG\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR OFF " "Info: Parameter \"INDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG OUTCLOCK " "Info: Parameter \"OUTDATA_REG\" = \"OUTCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR OFF " "Info: Parameter \"OUTDATA_ACLR\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif " "Info: Parameter \"LPM_FILE\" = \"db/SpectAnalyzer.ram0_ram_sp_ed4f5dd0.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dout_valid GND " "Warning (13410): Pin \"dout_valid\" is stuck at GND" {  } { { "src/SpectAnalyzer_top.vhd" "" { Text "G:/DSD/EXPERIMENTS/SpectAnalyzer_Project/src/SpectAnalyzer_top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 36 " "Info: 36 registers lost all their fanouts during netlist optimizations. The first 36 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "output_buffer:u_out\|drive_en " "Info: Register \"output_buffer:u_out\|drive_en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|drive_en " "Info: Register \"mag_sqr_fft:u_fft\|drive_en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "input_buffer:u_in\|drive_en " "Info: Register \"input_buffer:u_in\|drive_en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|a_re\[17\] " "Info: Register \"mag_sqr_fft:u_fft\|a_re\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|a_re\[16\] " "Info: Register \"mag_sqr_fft:u_fft\|a_re\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|a_im\[17\] " "Info: Register \"mag_sqr_fft:u_fft\|a_im\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|a_im\[16\] " "Info: Register \"mag_sqr_fft:u_fft\|a_im\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|b_re\[17\] " "Info: Register \"mag_sqr_fft:u_fft\|b_re\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|b_re\[16\] " "Info: Register \"mag_sqr_fft:u_fft\|b_re\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|b_im\[17\] " "Info: Register \"mag_sqr_fft:u_fft\|b_im\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|b_im\[16\] " "Info: Register \"mag_sqr_fft:u_fft\|b_im\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_RD_TOP_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_RD_TOP_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_RD_TOP_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_RD_TOP_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_RD_BOT_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_RD_BOT_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_RD_BOT_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_RD_BOT_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_CALC " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_CALC\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_BUTTERFLY " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_BUTTERFLY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_WR_TOP_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_WR_TOP_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_WR_TOP_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_WR_TOP_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_WR_BOT_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_WR_BOT_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S1_WR_BOT_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S1_WR_BOT_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_RD_TOP_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_RD_TOP_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_RD_TOP_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_RD_TOP_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_RD_BOT_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_RD_BOT_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_RD_BOT_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_RD_BOT_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_CALC " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_CALC\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_BUTTERFLY " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_BUTTERFLY\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_WR_TOP_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_WR_TOP_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_WR_TOP_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_WR_TOP_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_WR_BOT_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_WR_BOT_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.S2_WR_BOT_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.S2_WR_BOT_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.MAG_RD_RE " "Info: Register \"mag_sqr_fft:u_fft\|st.MAG_RD_RE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.MAG_RD_IM " "Info: Register \"mag_sqr_fft:u_fft\|st.MAG_RD_IM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.MAG_CALC " "Info: Register \"mag_sqr_fft:u_fft\|st.MAG_CALC\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.MAG_WR " "Info: Register \"mag_sqr_fft:u_fft\|st.MAG_WR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "mag_sqr_fft:u_fft\|st.DONE1 " "Info: Register \"mag_sqr_fft:u_fft\|st.DONE1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Info: Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Info: Implemented 285 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 16:20:45 2025 " "Info: Processing ended: Sun Jun 22 16:20:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
