{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 14:18:57 2016 " "Info: Processing started: Wed May 18 14:18:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LabDigitalProject -c LabDigitalProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LabDigitalProject -c LabDigitalProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[6\] " "Warning: Node \"seven_Segment:inst4\|out\[6\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[5\] " "Warning: Node \"seven_Segment:inst4\|out\[5\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[4\] " "Warning: Node \"seven_Segment:inst4\|out\[4\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[3\] " "Warning: Node \"seven_Segment:inst4\|out\[3\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[2\] " "Warning: Node \"seven_Segment:inst4\|out\[2\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[1\] " "Warning: Node \"seven_Segment:inst4\|out\[1\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst4\|out\[0\] " "Warning: Node \"seven_Segment:inst4\|out\[0\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[6\] " "Warning: Node \"seven_Segment:inst3\|out\[6\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[5\] " "Warning: Node \"seven_Segment:inst3\|out\[5\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[4\] " "Warning: Node \"seven_Segment:inst3\|out\[4\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[3\] " "Warning: Node \"seven_Segment:inst3\|out\[3\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[2\] " "Warning: Node \"seven_Segment:inst3\|out\[2\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[1\] " "Warning: Node \"seven_Segment:inst3\|out\[1\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst3\|out\[0\] " "Warning: Node \"seven_Segment:inst3\|out\[0\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[6\] " "Warning: Node \"seven_Segment:inst5\|out\[6\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[5\] " "Warning: Node \"seven_Segment:inst5\|out\[5\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[4\] " "Warning: Node \"seven_Segment:inst5\|out\[4\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[3\] " "Warning: Node \"seven_Segment:inst5\|out\[3\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[2\] " "Warning: Node \"seven_Segment:inst5\|out\[2\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[1\] " "Warning: Node \"seven_Segment:inst5\|out\[1\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seven_Segment:inst5\|out\[0\] " "Warning: Node \"seven_Segment:inst5\|out\[0\]\" is a latch" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "seven_Segment:inst5\|Mux7~0 " "Info: Detected gated clock \"seven_Segment:inst5\|Mux7~0\" as buffer" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven_Segment:inst5\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|chng\[3\] " "Info: Detected ripple clock \"VendingMachine:inst\|chng\[3\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|chng\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|chng\[2\] " "Info: Detected ripple clock \"VendingMachine:inst\|chng\[2\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|chng\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|chng\[1\] " "Info: Detected ripple clock \"VendingMachine:inst\|chng\[1\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|chng\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|chng\[0\] " "Info: Detected ripple clock \"VendingMachine:inst\|chng\[0\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|chng\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seven_Segment:inst3\|Mux7~0 " "Info: Detected gated clock \"seven_Segment:inst3\|Mux7~0\" as buffer" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven_Segment:inst3\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seven_Segment:inst4\|Mux7~0 " "Info: Detected gated clock \"seven_Segment:inst4\|Mux7~0\" as buffer" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seven_Segment:inst4\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|itm\[3\] " "Info: Detected ripple clock \"VendingMachine:inst\|itm\[3\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|itm\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|itm\[2\] " "Info: Detected ripple clock \"VendingMachine:inst\|itm\[2\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|itm\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|itm\[1\] " "Info: Detected ripple clock \"VendingMachine:inst\|itm\[1\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|itm\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|cr\[0\] " "Info: Detected ripple clock \"VendingMachine:inst\|cr\[0\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|cr\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|cr\[3\] " "Info: Detected ripple clock \"VendingMachine:inst\|cr\[3\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|cr\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|cr\[2\] " "Info: Detected ripple clock \"VendingMachine:inst\|cr\[2\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|cr\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|cr\[1\] " "Info: Detected ripple clock \"VendingMachine:inst\|cr\[1\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|cr\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "frequencyDivider:inst1\|freq_out " "Info: Detected ripple clock \"frequencyDivider:inst1\|freq_out\" as buffer" {  } { { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequencyDivider:inst1\|freq_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VendingMachine:inst\|itm\[0\] " "Info: Detected ripple clock \"VendingMachine:inst\|itm\[0\]\" as buffer" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VendingMachine:inst\|itm\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register VendingMachine:inst\|cr\[2\] register VendingMachine:inst\|chng\[0\] 154.11 MHz 6.489 ns Internal " "Info: Clock \"clk\" has Internal fmax of 154.11 MHz between source register \"VendingMachine:inst\|cr\[2\]\" and destination register \"VendingMachine:inst\|chng\[0\]\" (period= 6.489 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.959 ns + Longest register register " "Info: + Longest register to register delay is 5.959 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachine:inst\|cr\[2\] 1 REG LCFF_X31_Y17_N31 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 20; REG Node = 'VendingMachine:inst\|cr\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachine:inst|cr[2] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.586 ns) + CELL(0.521 ns) 2.107 ns VendingMachine:inst\|LessThan3~0 2 COMB LCCOMB_X31_Y17_N26 1 " "Info: 2: + IC(1.586 ns) + CELL(0.521 ns) = 2.107 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 1; COMB Node = 'VendingMachine:inst\|LessThan3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { VendingMachine:inst|cr[2] VendingMachine:inst|LessThan3~0 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 2.576 ns VendingMachine:inst\|cr\[1\]~39 3 COMB LCCOMB_X31_Y17_N2 3 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 2.576 ns; Loc. = LCCOMB_X31_Y17_N2; Fanout = 3; COMB Node = 'VendingMachine:inst\|cr\[1\]~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { VendingMachine:inst|LessThan3~0 VendingMachine:inst|cr[1]~39 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.552 ns) + CELL(0.322 ns) 3.450 ns VendingMachine:inst\|cr\[1\]~42 4 COMB LCCOMB_X31_Y17_N22 5 " "Info: 4: + IC(0.552 ns) + CELL(0.322 ns) = 3.450 ns; Loc. = LCCOMB_X31_Y17_N22; Fanout = 5; COMB Node = 'VendingMachine:inst\|cr\[1\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.874 ns" { VendingMachine:inst|cr[1]~39 VendingMachine:inst|cr[1]~42 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.376 ns) + CELL(0.178 ns) 5.004 ns VendingMachine:inst\|chng\[0\]~41 5 COMB LCCOMB_X32_Y17_N20 1 " "Info: 5: + IC(1.376 ns) + CELL(0.178 ns) = 5.004 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 1; COMB Node = 'VendingMachine:inst\|chng\[0\]~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { VendingMachine:inst|cr[1]~42 VendingMachine:inst|chng[0]~41 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.545 ns) 5.863 ns VendingMachine:inst\|chng\[0\]~45 6 COMB LCCOMB_X32_Y17_N12 1 " "Info: 6: + IC(0.314 ns) + CELL(0.545 ns) = 5.863 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 1; COMB Node = 'VendingMachine:inst\|chng\[0\]~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { VendingMachine:inst|chng[0]~41 VendingMachine:inst|chng[0]~45 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.959 ns VendingMachine:inst\|chng\[0\] 7 REG LCFF_X32_Y17_N13 10 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 5.959 ns; Loc. = LCFF_X32_Y17_N13; Fanout = 10; REG Node = 'VendingMachine:inst\|chng\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VendingMachine:inst|chng[0]~45 VendingMachine:inst|chng[0] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.840 ns ( 30.88 % ) " "Info: Total cell delay = 1.840 ns ( 30.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 69.12 % ) " "Info: Total interconnect delay = 4.119 ns ( 69.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { VendingMachine:inst|cr[2] VendingMachine:inst|LessThan3~0 VendingMachine:inst|cr[1]~39 VendingMachine:inst|cr[1]~42 VendingMachine:inst|chng[0]~41 VendingMachine:inst|chng[0]~45 VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { VendingMachine:inst|cr[2] {} VendingMachine:inst|LessThan3~0 {} VendingMachine:inst|cr[1]~39 {} VendingMachine:inst|cr[1]~42 {} VendingMachine:inst|chng[0]~41 {} VendingMachine:inst|chng[0]~45 {} VendingMachine:inst|chng[0] {} } { 0.000ns 1.586ns 0.291ns 0.552ns 1.376ns 0.314ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.322ns 0.178ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.291 ns - Smallest " "Info: - Smallest clock skew is -0.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.951 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.602 ns) 4.951 ns VendingMachine:inst\|chng\[0\] 3 REG LCFF_X32_Y17_N13 10 " "Info: 3: + IC(0.950 ns) + CELL(0.602 ns) = 4.951 ns; Loc. = LCFF_X32_Y17_N13; Fanout = 10; REG Node = 'VendingMachine:inst\|chng\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 50.23 % ) " "Info: Total cell delay = 2.487 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 49.77 % ) " "Info: Total interconnect delay = 2.464 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.514ns 0.950ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.242 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.602 ns) 5.242 ns VendingMachine:inst\|cr\[2\] 3 REG LCFF_X31_Y17_N31 20 " "Info: 3: + IC(1.241 ns) + CELL(0.602 ns) = 5.242 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 20; REG Node = 'VendingMachine:inst\|cr\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 47.44 % ) " "Info: Total cell delay = 2.487 ns ( 47.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.755 ns ( 52.56 % ) " "Info: Total interconnect delay = 2.755 ns ( 52.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|cr[2] {} } { 0.000ns 0.000ns 1.514ns 1.241ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.514ns 0.950ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|cr[2] {} } { 0.000ns 0.000ns 1.514ns 1.241ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.959 ns" { VendingMachine:inst|cr[2] VendingMachine:inst|LessThan3~0 VendingMachine:inst|cr[1]~39 VendingMachine:inst|cr[1]~42 VendingMachine:inst|chng[0]~41 VendingMachine:inst|chng[0]~45 VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.959 ns" { VendingMachine:inst|cr[2] {} VendingMachine:inst|LessThan3~0 {} VendingMachine:inst|cr[1]~39 {} VendingMachine:inst|cr[1]~42 {} VendingMachine:inst|chng[0]~41 {} VendingMachine:inst|chng[0]~45 {} VendingMachine:inst|chng[0] {} } { 0.000ns 1.586ns 0.291ns 0.552ns 1.376ns 0.314ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.322ns 0.178ns 0.545ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.514ns 0.950ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|cr[2] {} } { 0.000ns 0.000ns 1.514ns 1.241ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 84 " "Warning: Circuit may not operate. Detected 84 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "VendingMachine:inst\|itm\[3\] seven_Segment:inst4\|out\[6\] clk 2.95 ns " "Info: Found hold time violation between source  pin or register \"VendingMachine:inst\|itm\[3\]\" and destination pin or register \"seven_Segment:inst4\|out\[6\]\" for clock \"clk\" (Hold time is 2.95 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.873 ns + Largest " "Info: + Largest clock skew is 4.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.127 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.879 ns) 5.531 ns VendingMachine:inst\|itm\[0\] 3 REG LCFF_X30_Y18_N27 8 " "Info: 3: + IC(1.253 ns) + CELL(0.879 ns) = 5.531 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 8; REG Node = 'VendingMachine:inst\|itm\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { frequencyDivider:inst1|freq_out VendingMachine:inst|itm[0] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.322 ns) 6.456 ns seven_Segment:inst4\|Mux7~0 4 COMB LCCOMB_X30_Y18_N14 1 " "Info: 4: + IC(0.603 ns) + CELL(0.322 ns) = 6.456 ns; Loc. = LCCOMB_X30_Y18_N14; Fanout = 1; COMB Node = 'seven_Segment:inst4\|Mux7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { VendingMachine:inst|itm[0] seven_Segment:inst4|Mux7~0 } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.000 ns) 8.558 ns seven_Segment:inst4\|Mux7~0clkctrl 5 COMB CLKCTRL_G7 7 " "Info: 5: + IC(2.102 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G7; Fanout = 7; COMB Node = 'seven_Segment:inst4\|Mux7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { seven_Segment:inst4|Mux7~0 seven_Segment:inst4|Mux7~0clkctrl } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.391 ns) + CELL(0.178 ns) 10.127 ns seven_Segment:inst4\|out\[6\] 6 REG LCCOMB_X30_Y18_N8 1 " "Info: 6: + IC(1.391 ns) + CELL(0.178 ns) = 10.127 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; REG Node = 'seven_Segment:inst4\|out\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { seven_Segment:inst4|Mux7~0clkctrl seven_Segment:inst4|out[6] } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.264 ns ( 32.23 % ) " "Info: Total cell delay = 3.264 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.863 ns ( 67.77 % ) " "Info: Total interconnect delay = 6.863 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.127 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|itm[0] seven_Segment:inst4|Mux7~0 seven_Segment:inst4|Mux7~0clkctrl seven_Segment:inst4|out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.127 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|itm[0] {} seven_Segment:inst4|Mux7~0 {} seven_Segment:inst4|Mux7~0clkctrl {} seven_Segment:inst4|out[6] {} } { 0.000ns 0.000ns 1.514ns 1.253ns 0.603ns 2.102ns 1.391ns } { 0.000ns 1.006ns 0.879ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.254 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.254 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.602 ns) 5.254 ns VendingMachine:inst\|itm\[3\] 3 REG LCFF_X30_Y18_N1 8 " "Info: 3: + IC(1.253 ns) + CELL(0.602 ns) = 5.254 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'VendingMachine:inst\|itm\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { frequencyDivider:inst1|freq_out VendingMachine:inst|itm[3] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 47.34 % ) " "Info: Total cell delay = 2.487 ns ( 47.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.767 ns ( 52.66 % ) " "Info: Total interconnect delay = 2.767 ns ( 52.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|itm[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|itm[3] {} } { 0.000ns 0.000ns 1.514ns 1.253ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.127 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|itm[0] seven_Segment:inst4|Mux7~0 seven_Segment:inst4|Mux7~0clkctrl seven_Segment:inst4|out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.127 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|itm[0] {} seven_Segment:inst4|Mux7~0 {} seven_Segment:inst4|Mux7~0clkctrl {} seven_Segment:inst4|out[6] {} } { 0.000ns 0.000ns 1.514ns 1.253ns 0.603ns 2.102ns 1.391ns } { 0.000ns 1.006ns 0.879ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|itm[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|itm[3] {} } { 0.000ns 0.000ns 1.514ns 1.253ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.646 ns - Shortest register register " "Info: - Shortest register to register delay is 1.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachine:inst\|itm\[3\] 1 REG LCFF_X30_Y18_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'VendingMachine:inst\|itm\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachine:inst|itm[3] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns seven_Segment:inst4\|Mux6~2 2 COMB LCCOMB_X30_Y18_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X30_Y18_N0; Fanout = 1; COMB Node = 'seven_Segment:inst4\|Mux6~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VendingMachine:inst|itm[3] seven_Segment:inst4|Mux6~2 } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.491 ns) 1.646 ns seven_Segment:inst4\|out\[6\] 3 REG LCCOMB_X30_Y18_N8 1 " "Info: 3: + IC(0.797 ns) + CELL(0.491 ns) = 1.646 ns; Loc. = LCCOMB_X30_Y18_N8; Fanout = 1; REG Node = 'seven_Segment:inst4\|out\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { seven_Segment:inst4|Mux6~2 seven_Segment:inst4|out[6] } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.849 ns ( 51.58 % ) " "Info: Total cell delay = 0.849 ns ( 51.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.797 ns ( 48.42 % ) " "Info: Total interconnect delay = 0.797 ns ( 48.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { VendingMachine:inst|itm[3] seven_Segment:inst4|Mux6~2 seven_Segment:inst4|out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.646 ns" { VendingMachine:inst|itm[3] {} seven_Segment:inst4|Mux6~2 {} seven_Segment:inst4|out[6] {} } { 0.000ns 0.000ns 0.797ns } { 0.000ns 0.358ns 0.491ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.127 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|itm[0] seven_Segment:inst4|Mux7~0 seven_Segment:inst4|Mux7~0clkctrl seven_Segment:inst4|out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.127 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|itm[0] {} seven_Segment:inst4|Mux7~0 {} seven_Segment:inst4|Mux7~0clkctrl {} seven_Segment:inst4|out[6] {} } { 0.000ns 0.000ns 1.514ns 1.253ns 0.603ns 2.102ns 1.391ns } { 0.000ns 1.006ns 0.879ns 0.879ns 0.322ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.254 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|itm[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.254 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|itm[3] {} } { 0.000ns 0.000ns 1.514ns 1.253ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { VendingMachine:inst|itm[3] seven_Segment:inst4|Mux6~2 seven_Segment:inst4|out[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.646 ns" { VendingMachine:inst|itm[3] {} seven_Segment:inst4|Mux6~2 {} seven_Segment:inst4|out[6] {} } { 0.000ns 0.000ns 0.797ns } { 0.000ns 0.358ns 0.491ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VendingMachine:inst\|chng\[0\] Jelly clk 3.079 ns register " "Info: tsu for register \"VendingMachine:inst\|chng\[0\]\" (data pin = \"Jelly\", clock pin = \"clk\") is 3.079 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.068 ns + Longest pin register " "Info: + Longest pin to register delay is 8.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns Jelly 1 PIN PIN_V12 8 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 8; PIN Node = 'Jelly'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Jelly } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 264 16 184 280 "Jelly" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.542 ns) 3.261 ns VendingMachine:inst\|always0~6 2 COMB LCCOMB_X30_Y17_N24 10 " "Info: 2: + IC(1.713 ns) + CELL(0.542 ns) = 3.261 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 10; COMB Node = 'VendingMachine:inst\|always0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { Jelly VendingMachine:inst|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.521 ns) 4.613 ns VendingMachine:inst\|Ret~10 3 COMB LCCOMB_X27_Y17_N10 3 " "Info: 3: + IC(0.831 ns) + CELL(0.521 ns) = 4.613 ns; Loc. = LCCOMB_X27_Y17_N10; Fanout = 3; COMB Node = 'VendingMachine:inst\|Ret~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { VendingMachine:inst|always0~6 VendingMachine:inst|Ret~10 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.319 ns) 6.647 ns VendingMachine:inst\|chng\[0\]~42 4 COMB LCCOMB_X32_Y17_N6 1 " "Info: 4: + IC(1.715 ns) + CELL(0.319 ns) = 6.647 ns; Loc. = LCCOMB_X32_Y17_N6; Fanout = 1; COMB Node = 'VendingMachine:inst\|chng\[0\]~42'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { VendingMachine:inst|Ret~10 VendingMachine:inst|chng[0]~42 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 7.504 ns VendingMachine:inst\|chng\[0\]~44 5 COMB LCCOMB_X32_Y17_N0 1 " "Info: 5: + IC(0.312 ns) + CELL(0.545 ns) = 7.504 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 1; COMB Node = 'VendingMachine:inst\|chng\[0\]~44'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { VendingMachine:inst|chng[0]~42 VendingMachine:inst|chng[0]~44 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 7.972 ns VendingMachine:inst\|chng\[0\]~45 6 COMB LCCOMB_X32_Y17_N12 1 " "Info: 6: + IC(0.290 ns) + CELL(0.178 ns) = 7.972 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 1; COMB Node = 'VendingMachine:inst\|chng\[0\]~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { VendingMachine:inst|chng[0]~44 VendingMachine:inst|chng[0]~45 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.068 ns VendingMachine:inst\|chng\[0\] 7 REG LCFF_X32_Y17_N13 10 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 8.068 ns; Loc. = LCFF_X32_Y17_N13; Fanout = 10; REG Node = 'VendingMachine:inst\|chng\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VendingMachine:inst|chng[0]~45 VendingMachine:inst|chng[0] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.207 ns ( 39.75 % ) " "Info: Total cell delay = 3.207 ns ( 39.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.861 ns ( 60.25 % ) " "Info: Total interconnect delay = 4.861 ns ( 60.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.068 ns" { Jelly VendingMachine:inst|always0~6 VendingMachine:inst|Ret~10 VendingMachine:inst|chng[0]~42 VendingMachine:inst|chng[0]~44 VendingMachine:inst|chng[0]~45 VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.068 ns" { Jelly {} Jelly~combout {} VendingMachine:inst|always0~6 {} VendingMachine:inst|Ret~10 {} VendingMachine:inst|chng[0]~42 {} VendingMachine:inst|chng[0]~44 {} VendingMachine:inst|chng[0]~45 {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.713ns 0.831ns 1.715ns 0.312ns 0.290ns 0.000ns } { 0.000ns 1.006ns 0.542ns 0.521ns 0.319ns 0.545ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.951 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.602 ns) 4.951 ns VendingMachine:inst\|chng\[0\] 3 REG LCFF_X32_Y17_N13 10 " "Info: 3: + IC(0.950 ns) + CELL(0.602 ns) = 4.951 ns; Loc. = LCFF_X32_Y17_N13; Fanout = 10; REG Node = 'VendingMachine:inst\|chng\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 50.23 % ) " "Info: Total cell delay = 2.487 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.464 ns ( 49.77 % ) " "Info: Total interconnect delay = 2.464 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.514ns 0.950ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.068 ns" { Jelly VendingMachine:inst|always0~6 VendingMachine:inst|Ret~10 VendingMachine:inst|chng[0]~42 VendingMachine:inst|chng[0]~44 VendingMachine:inst|chng[0]~45 VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.068 ns" { Jelly {} Jelly~combout {} VendingMachine:inst|always0~6 {} VendingMachine:inst|Ret~10 {} VendingMachine:inst|chng[0]~42 {} VendingMachine:inst|chng[0]~44 {} VendingMachine:inst|chng[0]~45 {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.713ns 0.831ns 1.715ns 0.312ns 0.290ns 0.000ns } { 0.000ns 1.006ns 0.542ns 0.521ns 0.319ns 0.545ns 0.178ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.951 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|chng[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.951 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|chng[0] {} } { 0.000ns 0.000ns 1.514ns 0.950ns } { 0.000ns 1.006ns 0.879ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pin_name11\[1\] seven_Segment:inst3\|out\[1\] 16.294 ns register " "Info: tco from clock \"clk\" to destination pin \"pin_name11\[1\]\" through register \"seven_Segment:inst3\|out\[1\]\" is 16.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.479 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.879 ns) 5.519 ns VendingMachine:inst\|cr\[2\] 3 REG LCFF_X31_Y17_N31 20 " "Info: 3: + IC(1.241 ns) + CELL(0.879 ns) = 5.519 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 20; REG Node = 'VendingMachine:inst\|cr\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.120 ns" { frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.521 ns) 7.092 ns seven_Segment:inst3\|Mux7~0 4 COMB LCCOMB_X27_Y17_N4 1 " "Info: 4: + IC(1.052 ns) + CELL(0.521 ns) = 7.092 ns; Loc. = LCCOMB_X27_Y17_N4; Fanout = 1; COMB Node = 'seven_Segment:inst3\|Mux7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { VendingMachine:inst|cr[2] seven_Segment:inst3|Mux7~0 } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.808 ns) + CELL(0.000 ns) 8.900 ns seven_Segment:inst3\|Mux7~0clkctrl 5 COMB CLKCTRL_G8 7 " "Info: 5: + IC(1.808 ns) + CELL(0.000 ns) = 8.900 ns; Loc. = CLKCTRL_G8; Fanout = 7; COMB Node = 'seven_Segment:inst3\|Mux7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { seven_Segment:inst3|Mux7~0 seven_Segment:inst3|Mux7~0clkctrl } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.178 ns) 10.479 ns seven_Segment:inst3\|out\[1\] 6 REG LCCOMB_X27_Y17_N12 1 " "Info: 6: + IC(1.401 ns) + CELL(0.178 ns) = 10.479 ns; Loc. = LCCOMB_X27_Y17_N12; Fanout = 1; REG Node = 'seven_Segment:inst3\|out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { seven_Segment:inst3|Mux7~0clkctrl seven_Segment:inst3|out[1] } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.463 ns ( 33.05 % ) " "Info: Total cell delay = 3.463 ns ( 33.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.016 ns ( 66.95 % ) " "Info: Total interconnect delay = 7.016 ns ( 66.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.479 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] seven_Segment:inst3|Mux7~0 seven_Segment:inst3|Mux7~0clkctrl seven_Segment:inst3|out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.479 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|cr[2] {} seven_Segment:inst3|Mux7~0 {} seven_Segment:inst3|Mux7~0clkctrl {} seven_Segment:inst3|out[1] {} } { 0.000ns 0.000ns 1.514ns 1.241ns 1.052ns 1.808ns 1.401ns } { 0.000ns 1.006ns 0.879ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.815 ns + Longest register pin " "Info: + Longest register to pin delay is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seven_Segment:inst3\|out\[1\] 1 REG LCCOMB_X27_Y17_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y17_N12; Fanout = 1; REG Node = 'seven_Segment:inst3\|out\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seven_Segment:inst3|out[1] } "NODE_NAME" } } { "../seven_Segment/seven_Segment.v" "" { Text "G:/New/seven_Segment/seven_Segment.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.975 ns) + CELL(2.840 ns) 5.815 ns pin_name11\[1\] 2 PIN PIN_J1 0 " "Info: 2: + IC(2.975 ns) + CELL(2.840 ns) = 5.815 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'pin_name11\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { seven_Segment:inst3|out[1] pin_name11[1] } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 88 720 899 104 "pin_name11\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 48.84 % ) " "Info: Total cell delay = 2.840 ns ( 48.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.975 ns ( 51.16 % ) " "Info: Total interconnect delay = 2.975 ns ( 51.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { seven_Segment:inst3|out[1] pin_name11[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { seven_Segment:inst3|out[1] {} pin_name11[1] {} } { 0.000ns 2.975ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.479 ns" { clk frequencyDivider:inst1|freq_out VendingMachine:inst|cr[2] seven_Segment:inst3|Mux7~0 seven_Segment:inst3|Mux7~0clkctrl seven_Segment:inst3|out[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.479 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} VendingMachine:inst|cr[2] {} seven_Segment:inst3|Mux7~0 {} seven_Segment:inst3|Mux7~0clkctrl {} seven_Segment:inst3|out[1] {} } { 0.000ns 0.000ns 1.514ns 1.241ns 1.052ns 1.808ns 1.401ns } { 0.000ns 1.006ns 0.879ns 0.879ns 0.521ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { seven_Segment:inst3|out[1] pin_name11[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { seven_Segment:inst3|out[1] {} pin_name11[1] {} } { 0.000ns 2.975ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VendingMachine:inst\|counter\[3\] ret clk 4.198 ns register " "Info: th for register \"VendingMachine:inst\|counter\[3\]\" (data pin = \"ret\", clock pin = \"clk\") is 4.198 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.523 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 72 -208 -40 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.879 ns) 3.399 ns frequencyDivider:inst1\|freq_out 2 REG LCFF_X31_Y14_N7 13 " "Info: 2: + IC(1.514 ns) + CELL(0.879 ns) = 3.399 ns; Loc. = LCFF_X31_Y14_N7; Fanout = 13; REG Node = 'frequencyDivider:inst1\|freq_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.393 ns" { clk frequencyDivider:inst1|freq_out } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 4.941 ns frequencyDivider:inst1\|freq_out~clkctrl 3 COMB CLKCTRL_G5 6 " "Info: 3: + IC(1.542 ns) + CELL(0.000 ns) = 4.941 ns; Loc. = CLKCTRL_G5; Fanout = 6; COMB Node = 'frequencyDivider:inst1\|freq_out~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { frequencyDivider:inst1|freq_out frequencyDivider:inst1|freq_out~clkctrl } "NODE_NAME" } } { "../frequencyDivider/frequencyDivider.v" "" { Text "G:/New/frequencyDivider/frequencyDivider.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 6.523 ns VendingMachine:inst\|counter\[3\] 4 REG LCFF_X29_Y17_N25 2 " "Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 6.523 ns; Loc. = LCFF_X29_Y17_N25; Fanout = 2; REG Node = 'VendingMachine:inst\|counter\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { frequencyDivider:inst1|freq_out~clkctrl VendingMachine:inst|counter[3] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 38.13 % ) " "Info: Total cell delay = 2.487 ns ( 38.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.036 ns ( 61.87 % ) " "Info: Total interconnect delay = 4.036 ns ( 61.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.523 ns" { clk frequencyDivider:inst1|freq_out frequencyDivider:inst1|freq_out~clkctrl VendingMachine:inst|counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.523 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} frequencyDivider:inst1|freq_out~clkctrl {} VendingMachine:inst|counter[3] {} } { 0.000ns 0.000ns 1.514ns 1.542ns 0.980ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.611 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns ret 1 PIN PIN_M22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 9; PIN Node = 'ret'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ret } "NODE_NAME" } } { "LabDigitalProject.bdf" "" { Schematic "G:/New/LabDigitalProject/LabDigitalProject.bdf" { { 248 16 184 264 "ret" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.178 ns) 2.515 ns VendingMachine:inst\|counter\[3\]~18 2 COMB LCCOMB_X29_Y17_N24 1 " "Info: 2: + IC(1.301 ns) + CELL(0.178 ns) = 2.515 ns; Loc. = LCCOMB_X29_Y17_N24; Fanout = 1; COMB Node = 'VendingMachine:inst\|counter\[3\]~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { ret VendingMachine:inst|counter[3]~18 } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.611 ns VendingMachine:inst\|counter\[3\] 3 REG LCFF_X29_Y17_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.611 ns; Loc. = LCFF_X29_Y17_N25; Fanout = 2; REG Node = 'VendingMachine:inst\|counter\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VendingMachine:inst|counter[3]~18 VendingMachine:inst|counter[3] } "NODE_NAME" } } { "../VendingMachine/VendingMachine.v" "" { Text "G:/New/VendingMachine/VendingMachine.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 50.17 % ) " "Info: Total cell delay = 1.310 ns ( 50.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 49.83 % ) " "Info: Total interconnect delay = 1.301 ns ( 49.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { ret VendingMachine:inst|counter[3]~18 VendingMachine:inst|counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { ret {} ret~combout {} VendingMachine:inst|counter[3]~18 {} VendingMachine:inst|counter[3] {} } { 0.000ns 0.000ns 1.301ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.523 ns" { clk frequencyDivider:inst1|freq_out frequencyDivider:inst1|freq_out~clkctrl VendingMachine:inst|counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.523 ns" { clk {} clk~combout {} frequencyDivider:inst1|freq_out {} frequencyDivider:inst1|freq_out~clkctrl {} VendingMachine:inst|counter[3] {} } { 0.000ns 0.000ns 1.514ns 1.542ns 0.980ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { ret VendingMachine:inst|counter[3]~18 VendingMachine:inst|counter[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { ret {} ret~combout {} VendingMachine:inst|counter[3]~18 {} VendingMachine:inst|counter[3] {} } { 0.000ns 0.000ns 1.301ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 25 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Peak virtual memory: 134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 18 14:18:58 2016 " "Info: Processing ended: Wed May 18 14:18:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
