SCUBA, Version Diamond (64-bit) 3.10.3.144
Tue Oct 08 22:53:00 2019
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n Multiplier -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type dspmult -simple_portname -pfu_mult -widtha 8 -widthb 8 -widthp 16 -signed -PL_stages 0 -input_reg -output_reg -clk0 -ce0 -rst0 
    Circuit name     : Multiplier
    Module type      : dspmult_a
    Module Version   : 4.9
    Ports            : 
    Inputs       : Clock, ClkEn, Aclr, DataA[7:0], DataB[7:0]
    Outputs      : Result[15:0]
    I/O buffer       : not inserted
    EDIF output      : Multiplier.edn
    Verilog output   : Multiplier.v
    Verilog template : Multiplier_tmpl.v
    Verilog testbench: tb_Multiplier_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : Multiplier.srp
    Estimated Resource Usage:
            LUT : 106
            Reg : 32
  
END   SCUBA Module Synthesis

