// Seed: 4230780387
module module_0 (
    input id_0,
    input id_1,
    input wire id_2,
    output id_3,
    output logic id_4
);
  assign id_3 = 1;
  assign id_3 = id_2[1] ? 1 : 1;
  logic   id_5;
  integer id_6;
  logic   id_7;
  logic   id_8;
  assign id_5 = (1'h0 & 1);
  logic id_9;
  type_16(
      1, id_6
  );
endmodule
