<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    build/lowrisc_systems_top_earlgrey_0.1/src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-3"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="c1">// Protocol checker for TL-UL ports using assertions. Supports interface-widths</span>
<a name="l-6"></a><span class="c1">// up to 64bit.</span>
<a name="l-7"></a>
<a name="l-8"></a><span class="no">`include</span> <span class="s">&quot;prim_assert.sv&quot;</span>
<a name="l-9"></a>
<a name="l-10"></a><span class="k">module</span> <span class="n">tlul_assert</span> <span class="p">#(</span>
<a name="l-11"></a>  <span class="k">parameter</span> <span class="n">EndpointType</span> <span class="o">=</span> <span class="s">&quot;Device&quot;</span> <span class="c1">// can be either &quot;Host&quot; or &quot;Device&quot;</span>
<a name="l-12"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-13"></a>  <span class="k">input</span> <span class="n">clk_i</span><span class="p">,</span>
<a name="l-14"></a>  <span class="k">input</span> <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-15"></a>
<a name="l-16"></a>  <span class="c1">// tile link ports</span>
<a name="l-17"></a>  <span class="k">input</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_h2d_t</span> <span class="n">h2d</span><span class="p">,</span>
<a name="l-18"></a>  <span class="k">input</span> <span class="n">tlul_pkg</span><span class="o">::</span><span class="n">tl_d2h_t</span> <span class="n">d2h</span>
<a name="l-19"></a><span class="p">);</span>
<a name="l-20"></a>
<a name="l-21"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-22"></a><span class="no">`ifndef</span> <span class="n">SYNTHESIS</span>
<a name="l-23"></a>
<a name="l-24"></a>  <span class="kn">import</span> <span class="nn">tlul_pkg::*</span><span class="p">;</span>
<a name="l-25"></a>  <span class="kn">import</span> <span class="nn">top_pkg::*</span><span class="p">;</span>
<a name="l-26"></a>
<a name="l-27"></a>  <span class="c1">//////////////////////////////////</span>
<a name="l-28"></a>  <span class="c1">// check requests and responses //</span>
<a name="l-29"></a>  <span class="c1">//////////////////////////////////</span>
<a name="l-30"></a>
<a name="l-31"></a>  <span class="c1">// There are up to 2**TL_AIW possible source-IDs. Below array &quot;pend_req&quot; has one entry</span>
<a name="l-32"></a>  <span class="c1">// for each source-ID. Each entry has the following fields:</span>
<a name="l-33"></a>  <span class="c1">//  - pend   : is set to 1 to indicate up to 1 pending request for the source ID</span>
<a name="l-34"></a>  <span class="c1">//  - opcode : &quot;Get&quot; requires &quot;AccessAckData&quot; response, &quot;Put*&quot; require &quot;AccessAck&quot;</span>
<a name="l-35"></a>  <span class="c1">//  - size   : d_size of response must match a_size of request</span>
<a name="l-36"></a>  <span class="c1">//  - mask   : is used to allow X for bytes whose mask bit is 0</span>
<a name="l-37"></a>  <span class="k">typedef</span> <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-38"></a>    <span class="k">bit</span>                         <span class="n">pend</span><span class="p">;</span> <span class="c1">// set to 1 to indicate a pending request</span>
<a name="l-39"></a>    <span class="n">tl_a_op_e</span>                   <span class="n">opcode</span><span class="p">;</span>
<a name="l-40"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_SZW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">size</span><span class="p">;</span>
<a name="l-41"></a>    <span class="k">logic</span> <span class="p">[</span><span class="n">top_pkg</span><span class="o">::</span><span class="n">TL_DBW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mask</span><span class="p">;</span>
<a name="l-42"></a>  <span class="p">}</span> <span class="n">pend_req_t</span><span class="p">;</span>
<a name="l-43"></a>
<a name="l-44"></a>  <span class="n">pend_req_t</span> <span class="p">[</span><span class="mh">2</span><span class="o">**</span><span class="n">TL_AIW</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pend_req</span><span class="p">;</span>
<a name="l-45"></a>
<a name="l-46"></a>  <span class="c1">// this interfaces allows the testbench to disable some assertions</span>
<a name="l-47"></a>  <span class="c1">// by driving the corresponding pin to 1&#39;b0</span>
<a name="l-48"></a>  <span class="k">wire</span> <span class="n">tlul_assert_ctrl</span><span class="p">,</span> <span class="n">disable_sva</span><span class="p">;</span>
<a name="l-49"></a>  <span class="n">pins_if</span> <span class="p">#(</span><span class="mh">1</span><span class="p">)</span> <span class="n">tlul_assert_ctrl_if</span><span class="p">(</span><span class="n">tlul_assert_ctrl</span><span class="p">);</span>
<a name="l-50"></a>  <span class="c1">// the interface may be uninitialized, in which case the assertions</span>
<a name="l-51"></a>  <span class="c1">// shall be enabled, hence the explicit check for 1&#39;b0</span>
<a name="l-52"></a>  <span class="k">assign</span> <span class="n">disable_sva</span> <span class="o">=</span> <span class="p">(</span><span class="n">tlul_assert_ctrl</span> <span class="o">===</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">);</span>
<a name="l-53"></a>
<a name="l-54"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span>  <span class="n">a_mask</span><span class="p">,</span> <span class="n">d_mask</span><span class="p">;</span>
<a name="l-55"></a>  <span class="k">logic</span> <span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">a_data</span><span class="p">,</span> <span class="n">d_data</span><span class="p">;</span>
<a name="l-56"></a>  <span class="k">assign</span> <span class="n">a_mask</span> <span class="o">=</span> <span class="mh">8</span><span class="p">&#39;(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">);</span>
<a name="l-57"></a>  <span class="k">assign</span> <span class="n">a_data</span> <span class="o">=</span> <span class="mh">64</span><span class="p">&#39;(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_data</span><span class="p">);</span>
<a name="l-58"></a>  <span class="k">assign</span> <span class="n">d_mask</span> <span class="o">=</span> <span class="mh">8</span><span class="p">&#39;(</span><span class="n">pend_req</span><span class="p">[</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_source</span><span class="p">].</span><span class="n">mask</span><span class="p">);</span>
<a name="l-59"></a>  <span class="k">assign</span> <span class="n">d_data</span> <span class="o">=</span> <span class="mh">64</span><span class="p">&#39;(</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_data</span><span class="p">);</span>
<a name="l-60"></a>
<a name="l-61"></a>  <span class="c1">////////////////////////////////////</span>
<a name="l-62"></a>  <span class="c1">// keep track of pending requests //</span>
<a name="l-63"></a>  <span class="c1">////////////////////////////////////</span>
<a name="l-64"></a>
<a name="l-65"></a>  <span class="c1">// use negedge clk to avoid possible race conditions</span>
<a name="l-66"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-67"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-68"></a>      <span class="n">pend_req</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-69"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-70"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-71"></a>        <span class="c1">// store each request in pend_req array (we use blocking statements below so</span>
<a name="l-72"></a>        <span class="c1">// that we can handle the case where request and response for the same</span>
<a name="l-73"></a>        <span class="c1">// source-ID happen in the same cycle)</span>
<a name="l-74"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">d2h</span><span class="p">.</span><span class="n">a_ready</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-75"></a>          <span class="n">pend_req</span><span class="p">[</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_source</span><span class="p">].</span><span class="n">pend</span>    <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
<a name="l-76"></a>          <span class="n">pend_req</span><span class="p">[</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_source</span><span class="p">].</span><span class="n">opcode</span>  <span class="o">&lt;=</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span><span class="p">;</span>
<a name="l-77"></a>          <span class="n">pend_req</span><span class="p">[</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_source</span><span class="p">].</span><span class="n">size</span>    <span class="o">&lt;=</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_size</span><span class="p">;</span>
<a name="l-78"></a>          <span class="n">pend_req</span><span class="p">[</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_source</span><span class="p">].</span><span class="n">mask</span>    <span class="o">&lt;=</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">;</span>
<a name="l-79"></a>        <span class="k">end</span>
<a name="l-80"></a>      <span class="k">end</span> <span class="c1">// h2d.a_valid</span>
<a name="l-81"></a>
<a name="l-82"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-83"></a>        <span class="c1">// update pend_req array</span>
<a name="l-84"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">d_ready</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-85"></a>          <span class="n">pend_req</span><span class="p">[</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_source</span><span class="p">].</span><span class="n">pend</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-86"></a>        <span class="k">end</span>
<a name="l-87"></a>      <span class="k">end</span> <span class="c1">//d2h.d_valid</span>
<a name="l-88"></a>    <span class="k">end</span>
<a name="l-89"></a>  <span class="k">end</span>
<a name="l-90"></a>
<a name="l-91"></a>  <span class="c1">/////////////////////////////////////////</span>
<a name="l-92"></a>  <span class="c1">// define sequences for request checks //</span>
<a name="l-93"></a>  <span class="c1">/////////////////////////////////////////</span>
<a name="l-94"></a>
<a name="l-95"></a>  <span class="k">sequence</span> <span class="n">h2d_pre_S</span><span class="p">;</span>
<a name="l-96"></a>    <span class="n">h2d</span><span class="p">.</span><span class="n">a_valid</span><span class="p">;</span>
<a name="l-97"></a>  <span class="k">endsequence</span>
<a name="l-98"></a>
<a name="l-99"></a>  <span class="c1">// a_opcode: only 3 opcodes are legal for requests</span>
<a name="l-100"></a>  <span class="k">sequence</span> <span class="n">legalAOpcode_S</span><span class="p">;</span>
<a name="l-101"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">===</span> <span class="n">PutFullData</span><span class="p">)</span> <span class="o">||</span>
<a name="l-102"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">===</span> <span class="n">Get</span><span class="p">)</span> <span class="o">||</span>
<a name="l-103"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">===</span> <span class="n">PutPartialData</span><span class="p">);</span>
<a name="l-104"></a>  <span class="k">endsequence</span>
<a name="l-105"></a>
<a name="l-106"></a>  <span class="c1">// a_param is reserved</span>
<a name="l-107"></a>  <span class="k">sequence</span> <span class="n">legalAParam_S</span><span class="p">;</span>
<a name="l-108"></a>    <span class="n">h2d</span><span class="p">.</span><span class="n">a_param</span> <span class="o">===</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-109"></a>  <span class="k">endsequence</span>
<a name="l-110"></a>
<a name="l-111"></a>  <span class="c1">// a_size: Size shouldn&#39;t be greater than the bus width in TL-UL (not in TL-UH)</span>
<a name="l-112"></a>  <span class="c1">//         This assertion can be covered by below</span>
<a name="l-113"></a>  <span class="c1">//         (a_size must less than or equal to ones of a_mask)</span>
<a name="l-114"></a>
<a name="l-115"></a>  <span class="c1">// a_size: 2**a_size must greater than or equal to $countones(a_mask) for PutPartial and Get</span>
<a name="l-116"></a>  <span class="k">sequence</span> <span class="n">sizeGTEMask_S</span><span class="p">;</span>
<a name="l-117"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">==</span> <span class="n">PutFullData</span><span class="p">)</span> <span class="o">||</span> <span class="p">((</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_size</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">$countones</span><span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">));</span>
<a name="l-118"></a>  <span class="k">endsequence</span>
<a name="l-119"></a>
<a name="l-120"></a>  <span class="c1">// a_size: 2**a_size must equal to $countones(a_mask) for PutFull</span>
<a name="l-121"></a>  <span class="k">sequence</span> <span class="n">sizeMatchesMask_S</span><span class="p">;</span>
<a name="l-122"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="k">inside</span> <span class="p">{</span><span class="n">PutPartialData</span><span class="p">,</span> <span class="n">Get</span><span class="p">})</span> <span class="o">||</span>
<a name="l-123"></a>    <span class="p">((</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_size</span><span class="p">)</span> <span class="o">===</span> <span class="n">$countones</span><span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">));</span>
<a name="l-124"></a>  <span class="k">endsequence</span>
<a name="l-125"></a>
<a name="l-126"></a>  <span class="c1">// a_source: there should be no more than one pending request per each source ID</span>
<a name="l-127"></a>  <span class="k">sequence</span> <span class="n">pendingReqPerSrc_S</span><span class="p">;</span>
<a name="l-128"></a>    <span class="n">pend_req</span><span class="p">[</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_source</span><span class="p">].</span><span class="n">pend</span> <span class="o">==</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-129"></a>  <span class="k">endsequence</span>
<a name="l-130"></a>
<a name="l-131"></a>  <span class="c1">// a_address must be aligned to a_size: a_address &amp; ((1 &lt;&lt; a_size) - 1) == 0</span>
<a name="l-132"></a>  <span class="k">sequence</span> <span class="n">addrSizeAligned_S</span><span class="p">;</span>
<a name="l-133"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_address</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mh">1</span> <span class="o">&lt;&lt;</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_size</span><span class="p">)</span><span class="o">-</span><span class="mh">1</span><span class="p">))</span> <span class="o">==</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-134"></a>  <span class="k">endsequence</span>
<a name="l-135"></a>
<a name="l-136"></a>  <span class="c1">// a_mask must be contiguous for Get and PutFullData requests</span>
<a name="l-137"></a>  <span class="c1">//    the spec talks about &quot;naturally aligned&quot;. Does this mean that bit [0] of</span>
<a name="l-138"></a>  <span class="c1">//    mask is always 1? If that&#39;s true, then below code could be much simpler.</span>
<a name="l-139"></a>  <span class="c1">//    However, the spec shows a timing diagram where bit 0 of mask is 0.</span>
<a name="l-140"></a>  <span class="k">sequence</span> <span class="n">contigMask_pre_S</span><span class="p">;</span>
<a name="l-141"></a>    <span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">!=</span> <span class="n">PutPartialData</span><span class="p">;</span>
<a name="l-142"></a>  <span class="k">endsequence</span>
<a name="l-143"></a>
<a name="l-144"></a>  <span class="k">sequence</span> <span class="n">contigMask_S</span><span class="p">;</span>
<a name="l-145"></a>    <span class="n">$countones</span><span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span> <span class="o">^</span> <span class="p">{</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">[</span><span class="n">$bits</span><span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">)</span><span class="o">-</span><span class="mh">2</span><span class="o">:</span><span class="mh">0</span><span class="p">],</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">})</span> <span class="o">&lt;=</span> <span class="mh">2</span><span class="p">;</span>
<a name="l-146"></a>  <span class="k">endsequence</span>
<a name="l-147"></a>
<a name="l-148"></a>  <span class="c1">// a_data must be known for opcode == Put*(depending on mask bits)</span>
<a name="l-149"></a>  <span class="k">sequence</span> <span class="n">aDataKnown_pre_S</span><span class="p">;</span>
<a name="l-150"></a>    <span class="p">(</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_opcode</span> <span class="o">!=</span> <span class="n">Get</span><span class="p">);</span>
<a name="l-151"></a>  <span class="k">endsequence</span>
<a name="l-152"></a>
<a name="l-153"></a>  <span class="k">sequence</span> <span class="n">aDataKnown_S</span><span class="p">;</span>
<a name="l-154"></a>    <span class="c1">// no check if this lane mask is inactive</span>
<a name="l-155"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">0</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-156"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">1</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-157"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">2</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-158"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">3</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">3</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-159"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">4</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">4</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">4</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-160"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">5</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">5</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">5</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-161"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">6</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">6</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">6</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-162"></a>    <span class="p">((</span><span class="o">!</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">7</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">a_mask</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">a_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">7</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])));</span>
<a name="l-163"></a>  <span class="k">endsequence</span>
<a name="l-164"></a>
<a name="l-165"></a>  <span class="c1">/////////////////////////////////////////</span>
<a name="l-166"></a>  <span class="c1">// define sequences for request checks //</span>
<a name="l-167"></a>  <span class="c1">/////////////////////////////////////////</span>
<a name="l-168"></a>
<a name="l-169"></a>  <span class="k">sequence</span> <span class="n">d2h_pre_S</span><span class="p">;</span>
<a name="l-170"></a>    <span class="n">d2h</span><span class="p">.</span><span class="n">d_valid</span><span class="p">;</span>
<a name="l-171"></a>  <span class="k">endsequence</span>
<a name="l-172"></a>
<a name="l-173"></a>  <span class="c1">// d_opcode: if request was Get, then response must be AccessAckData</span>
<a name="l-174"></a>  <span class="k">sequence</span> <span class="n">respOpcode_S</span><span class="p">;</span>
<a name="l-175"></a>    <span class="n">d2h</span><span class="p">.</span><span class="n">d_opcode</span> <span class="o">===</span> <span class="p">((</span><span class="n">pend_req</span><span class="p">[</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_source</span><span class="p">].</span><span class="n">opcode</span> <span class="o">==</span> <span class="n">Get</span><span class="p">)</span> <span class="o">?</span> <span class="n">AccessAckData</span> <span class="o">:</span> <span class="n">AccessAck</span><span class="p">);</span>
<a name="l-176"></a>  <span class="k">endsequence</span>
<a name="l-177"></a>
<a name="l-178"></a>  <span class="c1">// d_param is reserved</span>
<a name="l-179"></a>  <span class="k">sequence</span> <span class="n">legalDParam_S</span><span class="p">;</span>
<a name="l-180"></a>    <span class="n">d2h</span><span class="p">.</span><span class="n">d_param</span> <span class="o">===</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-181"></a>  <span class="k">endsequence</span>
<a name="l-182"></a>
<a name="l-183"></a>  <span class="c1">// d_size must equal the a_size of the corresponding request</span>
<a name="l-184"></a>  <span class="k">sequence</span> <span class="n">respSzEqReqSz_S</span><span class="p">;</span>
<a name="l-185"></a>    <span class="n">d2h</span><span class="p">.</span><span class="n">d_size</span> <span class="o">===</span> <span class="n">pend_req</span><span class="p">[</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_source</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
<a name="l-186"></a>  <span class="k">endsequence</span>
<a name="l-187"></a>
<a name="l-188"></a>  <span class="c1">// d_source: each response should have a pending request using same source ID</span>
<a name="l-189"></a>  <span class="k">sequence</span> <span class="n">respMustHaveReq_S</span><span class="p">;</span>
<a name="l-190"></a>    <span class="n">pend_req</span><span class="p">[</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_source</span><span class="p">].</span><span class="n">pend</span><span class="p">;</span>
<a name="l-191"></a>  <span class="k">endsequence</span>
<a name="l-192"></a>
<a name="l-193"></a><span class="c1">// d_data must be known for AccessAckData (depending on mask bits)</span>
<a name="l-194"></a>  <span class="k">sequence</span> <span class="n">dDataKnown_pre_S</span><span class="p">;</span>
<a name="l-195"></a>    <span class="n">d2h</span><span class="p">.</span><span class="n">d_opcode</span> <span class="o">==</span> <span class="n">AccessAckData</span><span class="p">;</span>
<a name="l-196"></a>  <span class="k">endsequence</span>
<a name="l-197"></a>
<a name="l-198"></a>  <span class="k">sequence</span> <span class="n">dDataKnown_S</span><span class="p">;</span>
<a name="l-199"></a>    <span class="c1">// no check if this lane mask is inactive</span>
<a name="l-200"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">0</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">0</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">0</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-201"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">1</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">1</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">1</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-202"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">2</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">2</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">2</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-203"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">3</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">3</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">3</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-204"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">4</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">4</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">4</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-205"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">5</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">5</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">5</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-206"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">6</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">6</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">6</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])))</span> <span class="o">&amp;&amp;</span>
<a name="l-207"></a>    <span class="p">((</span><span class="o">!</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">7</span><span class="p">])</span> <span class="o">||</span> <span class="p">(</span><span class="n">d_mask</span><span class="p">[</span><span class="mh">7</span><span class="p">]</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">$isunknown</span><span class="p">(</span><span class="n">d_data</span><span class="p">[</span><span class="mh">8</span><span class="o">*</span><span class="mh">7</span> <span class="o">+:</span> <span class="mh">8</span><span class="p">])));</span>
<a name="l-208"></a>  <span class="k">endsequence</span>
<a name="l-209"></a>
<a name="l-210"></a>  <span class="c1">///////////////////////////////////</span>
<a name="l-211"></a>  <span class="c1">// assemble properties and check //</span>
<a name="l-212"></a>  <span class="c1">///////////////////////////////////</span>
<a name="l-213"></a>
<a name="l-214"></a>  <span class="c1">// note: use negedge clk to avoid possible race conditions</span>
<a name="l-215"></a>  <span class="c1">// in this case all signals coming from the device side have an assumed property</span>
<a name="l-216"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">EndpointType</span> <span class="o">==</span> <span class="s">&quot;Host&quot;</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_host</span>
<a name="l-217"></a>    <span class="c1">// h2d</span>
<a name="l-218"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">legalAOpcode_A</span><span class="p">,</span>     <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">legalAOpcode_S</span><span class="p">,</span>     <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-219"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">legalAParam_A</span><span class="p">,</span>      <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">legalAParam_S</span><span class="p">,</span>      <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-220"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">sizeGTEMask_A</span><span class="p">,</span>      <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">sizeGTEMask_S</span><span class="p">,</span>      <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-221"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">sizeMatchesMask_A</span><span class="p">,</span>  <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">sizeMatchesMask_S</span><span class="p">,</span>  <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-222"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">pendingReqPerSrc_A</span><span class="p">,</span> <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">pendingReqPerSrc_S</span><span class="p">,</span> <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-223"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">addrSizeAligned_A</span><span class="p">,</span>  <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">addrSizeAligned_S</span><span class="p">,</span>  <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-224"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">contigMask_A</span><span class="p">,</span>       <span class="n">h2d_pre_S</span> <span class="k">and</span> <span class="n">contigMask_pre_S</span> <span class="o">|-&gt;</span> <span class="n">contigMask_S</span><span class="p">,</span>
<a name="l-225"></a>          <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-226"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">aDataKnown_A</span><span class="p">,</span>       <span class="n">h2d_pre_S</span> <span class="k">and</span> <span class="n">aDataKnown_pre_S</span> <span class="o">|-&gt;</span> <span class="n">aDataKnown_S</span><span class="p">,</span> <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-227"></a>    <span class="c1">// d2h</span>
<a name="l-228"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">respOpcode_M</span><span class="p">,</span>       <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">respOpcode_S</span><span class="p">,</span>       <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-229"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">legalDParam_M</span><span class="p">,</span>      <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">legalDParam_S</span><span class="p">,</span>      <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-230"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">respSzEqReqSz_M</span><span class="p">,</span>    <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">respSzEqReqSz_S</span><span class="p">,</span>    <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-231"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">respMustHaveReq_M</span><span class="p">,</span>  <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">respMustHaveReq_S</span><span class="p">,</span>  <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-232"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">dDataKnown_M</span><span class="p">,</span>       <span class="n">d2h_pre_S</span> <span class="k">and</span> <span class="n">dDataKnown_pre_S</span> <span class="o">|-&gt;</span> <span class="n">dDataKnown_S</span><span class="p">,</span>
<a name="l-233"></a>          <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-234"></a>  <span class="c1">// in this case all signals coming from the host side have an assumed property</span>
<a name="l-235"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">EndpointType</span> <span class="o">==</span> <span class="s">&quot;Device&quot;</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_device</span>
<a name="l-236"></a>    <span class="c1">// h2d</span>
<a name="l-237"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">legalAOpcode_M</span><span class="p">,</span>      <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">legalAOpcode_S</span><span class="p">,</span>     <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-238"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">legalAParam_M</span><span class="p">,</span>       <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">legalAParam_S</span><span class="p">,</span>      <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-239"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">sizeGTEMask_M</span><span class="p">,</span>       <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">sizeGTEMask_S</span><span class="p">,</span>      <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-240"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">sizeMatchesMask_M</span><span class="p">,</span>   <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">sizeMatchesMask_S</span><span class="p">,</span>  <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-241"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">pendingReqPerSrc_M</span><span class="p">,</span>  <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">pendingReqPerSrc_S</span><span class="p">,</span> <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-242"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">addrSizeAligned_M</span><span class="p">,</span>   <span class="n">h2d_pre_S</span> <span class="o">|-&gt;</span> <span class="n">addrSizeAligned_S</span><span class="p">,</span>  <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-243"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">contigMask_M</span><span class="p">,</span>        <span class="n">h2d_pre_S</span> <span class="k">and</span> <span class="n">contigMask_pre_S</span> <span class="o">|-&gt;</span> <span class="n">contigMask_S</span><span class="p">,</span>
<a name="l-244"></a>          <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-245"></a>    <span class="no">`ASSUME</span><span class="p">(</span><span class="n">aDataKnown_M</span><span class="p">,</span>        <span class="n">h2d_pre_S</span> <span class="k">and</span> <span class="n">aDataKnown_pre_S</span> <span class="o">|-&gt;</span> <span class="n">aDataKnown_S</span><span class="p">,</span> <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-246"></a>    <span class="c1">// d2h</span>
<a name="l-247"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">respOpcode_A</span><span class="p">,</span>        <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">respOpcode_S</span><span class="p">,</span>       <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-248"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">legalDParam_A</span><span class="p">,</span>       <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">legalDParam_S</span><span class="p">,</span>      <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-249"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">respSzEqReqSz_A</span><span class="p">,</span>     <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">respSzEqReqSz_S</span><span class="p">,</span>    <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-250"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">respMustHaveReq_A</span><span class="p">,</span>   <span class="n">d2h_pre_S</span> <span class="o">|-&gt;</span> <span class="n">respMustHaveReq_S</span><span class="p">,</span>  <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-251"></a>    <span class="no">`ASSERT</span><span class="p">(</span><span class="n">dDataKnown_A</span><span class="p">,</span>        <span class="n">d2h_pre_S</span> <span class="k">and</span> <span class="n">dDataKnown_pre_S</span> <span class="o">|-&gt;</span> <span class="n">dDataKnown_S</span><span class="p">,</span>
<a name="l-252"></a>          <span class="o">!</span><span class="n">clk_i</span><span class="p">,</span> <span class="o">!</span><span class="n">rst_ni</span> <span class="o">||</span> <span class="n">disable_sva</span><span class="p">)</span>
<a name="l-253"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_unknown</span>
<a name="l-254"></a>    <span class="k">initial</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_unknonw</span>
<a name="l-255"></a>      <span class="no">`ASSERT_I</span><span class="p">(</span><span class="n">unknownConfig_A</span><span class="p">,</span> <span class="mh">0</span> <span class="o">==</span> <span class="mh">1</span><span class="p">)</span>
<a name="l-256"></a>    <span class="k">end</span>
<a name="l-257"></a>  <span class="k">end</span>
<a name="l-258"></a>
<a name="l-259"></a>  <span class="k">initial</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_dbw</span>
<a name="l-260"></a>    <span class="c1">// widths up to 64bit / 8 Byte are supported</span>
<a name="l-261"></a>    <span class="no">`ASSERT_I</span><span class="p">(</span><span class="n">TlDbw_A</span><span class="p">,</span> <span class="n">TL_DBW</span> <span class="o">&lt;=</span> <span class="mh">8</span><span class="p">);</span>
<a name="l-262"></a>  <span class="k">end</span>
<a name="l-263"></a>
<a name="l-264"></a>  <span class="c1">// make sure all &quot;pending&quot; bits are 0 at the end of the sim</span>
<a name="l-265"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">ii</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span> <span class="n">ii</span> <span class="o">&lt;</span> <span class="mh">2</span><span class="o">**</span><span class="n">TL_AIW</span><span class="p">;</span> <span class="n">ii</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_assert_final</span>
<a name="l-266"></a>    <span class="no">`ASSERT_FINAL</span><span class="p">(</span><span class="n">noOutstandingReqsAtEndOfSim_A</span><span class="p">,</span> <span class="p">(</span><span class="n">pend_req</span><span class="p">[</span><span class="n">ii</span><span class="p">].</span><span class="n">pend</span> <span class="o">==</span> <span class="mh">0</span><span class="p">))</span>
<a name="l-267"></a>  <span class="k">end</span>
<a name="l-268"></a>
<a name="l-269"></a>  <span class="c1">////////////////////////////////////</span>
<a name="l-270"></a>  <span class="c1">// additional checks for X values //</span>
<a name="l-271"></a>  <span class="c1">////////////////////////////////////</span>
<a name="l-272"></a>
<a name="l-273"></a>  <span class="c1">// a_* should be known when a_valid == 1 (a_opcode and a_param are already covered above)</span>
<a name="l-274"></a>  <span class="c1">// This also covers ASSERT_KNOWN of a_valid</span>
<a name="l-275"></a>  <span class="no">`ASSERT_KNOWN_IF</span><span class="p">(</span><span class="n">aKnown_A</span><span class="p">,</span> <span class="p">{</span><span class="n">h2d</span><span class="p">.</span><span class="n">a_size</span><span class="p">,</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_source</span><span class="p">,</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_address</span><span class="p">,</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_mask</span><span class="p">,</span> <span class="n">h2d</span><span class="p">.</span><span class="n">a_user</span><span class="p">},</span>
<a name="l-276"></a>    <span class="n">h2d</span><span class="p">.</span><span class="n">a_valid</span><span class="p">)</span>
<a name="l-277"></a>
<a name="l-278"></a>  <span class="c1">// d_* should be known when d_valid == 1 (d_opcode, d_param, d_size already covered above)</span>
<a name="l-279"></a>  <span class="c1">// This also covers ASSERT_KNOWN of d_valid</span>
<a name="l-280"></a>  <span class="no">`ASSERT_KNOWN_IF</span><span class="p">(</span><span class="n">dKnown_A</span><span class="p">,</span> <span class="p">{</span><span class="n">d2h</span><span class="p">.</span><span class="n">d_source</span><span class="p">,</span> <span class="n">d2h</span><span class="p">.</span><span class="n">d_sink</span><span class="p">,</span> <span class="n">d2h</span><span class="p">.</span><span class="n">d_error</span><span class="p">,</span> <span class="n">d2h</span><span class="p">.</span><span class="n">d_user</span><span class="p">},</span> <span class="n">d2h</span><span class="p">.</span><span class="n">d_valid</span><span class="p">)</span>
<a name="l-281"></a>
<a name="l-282"></a>  <span class="c1">//  make sure ready is not X after reset</span>
<a name="l-283"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">aReadyKnown_A</span><span class="p">,</span> <span class="n">d2h</span><span class="p">.</span><span class="n">a_ready</span><span class="p">)</span>
<a name="l-284"></a>  <span class="no">`ASSERT_KNOWN</span><span class="p">(</span><span class="n">dReadyKnown_A</span><span class="p">,</span> <span class="n">h2d</span><span class="p">.</span><span class="n">d_ready</span><span class="p">)</span>
<a name="l-285"></a><span class="no">`endif</span>
<a name="l-286"></a><span class="no">`endif</span>
<a name="l-287"></a><span class="k">endmodule</span> <span class="o">:</span> <span class="n">tlul_assert</span>
</pre></div>
</td></tr></table>
  </body>
</html>