Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Sat Sep 12 23:13:06 2020
| Host              : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.413     -401.046                    735                15337        0.003        0.000                      0                15337        0.062        0.000                       0                  5414  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK_REF_P             {0.000 3.125}        6.250           160.000         
  clk_out1_clock_pll  {0.000 3.125}        6.250           160.000         
  clk_out2_clock_pll  {0.000 1.563}        3.125           320.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_REF_P                                                                                                                                                               0.937        0.000                       0                     1  
  clk_out1_clock_pll       -0.040       -0.040                      1                 1727        0.023        0.000                      0                 1727        2.582        0.000                       0                   485  
  clk_out2_clock_pll       -1.407     -224.714                    549                13610        0.003        0.000                      0                13610        0.062        0.000                       0                  4928  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clock_pll  clk_out1_clock_pll       -0.079       -1.019                     24                  110        0.239        0.000                      0                  110  
clk_out1_clock_pll  clk_out2_clock_pll       -1.413     -370.919                    619                  628        0.171        0.000                      0                  628  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_REF_P
  To Clock:  CLK_REF_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_REF_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { CLK_REF_P }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.250         6.250       5.000      PLL_X0Y5  clk_pll/inst/plle4_adv_inst/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN  n/a            14.286        6.250       8.036      PLL_X0Y5  clk_pll/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            2.188         3.125       0.937      PLL_X0Y5  clk_pll/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            2.188         3.125       0.938      PLL_X0Y5  clk_pll/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            2.188         3.125       0.938      PLL_X0Y5  clk_pll/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            2.188         3.125       0.938      PLL_X0Y5  clk_pll/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_pll
  To Clock:  clk_out1_clock_pll

Setup :            1  Failing Endpoint ,  Worst Slack       -0.040ns,  Total Violation       -0.040ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.272ns  (logic 0.231ns (10.167%)  route 2.041ns (89.833%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.814ns = ( 10.064 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.079ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.807     8.229    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X12Y82         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     8.267 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__7/O
                         net (fo=1, routed)           1.056     9.323    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/we_0
    RAMB36_X2Y24         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.122    10.064    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/wr_clk
    RAMB36_X2Y24         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.040    10.024    
                         clock uncertainty           -0.265     9.759    
    RAMB36_X2Y24         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.283    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.283    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.160ns  (logic 0.231ns (10.694%)  route 1.929ns (89.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 10.037 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.079ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.724     8.146    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X11Y36         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     8.184 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__54/O
                         net (fo=1, routed)           1.027     9.211    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/we_7
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.095    10.037    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_clk
    RAMB36_X2Y2          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.035    10.002    
                         clock uncertainty           -0.265     9.737    
    RAMB36_X2Y2          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.261    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.197ns  (logic 0.195ns (8.876%)  route 2.002ns (91.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 9.971 - 6.250 ) 
    Source Clock Delay      (SCD):    3.814ns = ( 6.939 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.270ns (routing 1.187ns, distribution 1.083ns)
  Clock Net Delay (Destination): 2.029ns (routing 1.079ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.270     6.939    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out1
    SLICE_X14Y97         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.032 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.120     7.152    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X13Y97         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     7.216 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.833     8.049    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X13Y30         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     8.087 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__35/O
                         net (fo=1, routed)           1.049     9.136    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/we_4
    RAMB36_X1Y18         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.029     9.971    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_clk
    RAMB36_X1Y18         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016     9.987    
                         clock uncertainty           -0.265     9.722    
    RAMB36_X1Y18         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.246    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.212ns  (logic 0.195ns (8.816%)  route 2.017ns (91.184%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 10.021 - 6.250 ) 
    Source Clock Delay      (SCD):    3.814ns = ( 6.939 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.270ns (routing 1.187ns, distribution 1.083ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.079ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.270     6.939    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out1
    SLICE_X14Y97         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.032 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.120     7.152    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X13Y97         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     7.216 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.823     8.039    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X13Y27         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     8.077 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__37/O
                         net (fo=1, routed)           1.074     9.151    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/we_6
    RAMB36_X2Y13         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.079    10.021    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/wr_clk
    RAMB36_X2Y13         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016    10.037    
                         clock uncertainty           -0.265     9.772    
    RAMB36_X2Y13         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.296    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.168ns  (logic 0.196ns (9.041%)  route 1.972ns (90.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 9.979 - 6.250 ) 
    Source Clock Delay      (SCD):    3.814ns = ( 6.939 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.270ns (routing 1.187ns, distribution 1.083ns)
  Clock Net Delay (Destination): 2.037ns (routing 1.079ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.270     6.939    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out1
    SLICE_X14Y97         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.032 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.120     7.152    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X13Y97         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.064     7.216 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.730     7.946    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X5Y142         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     7.985 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__5/O
                         net (fo=1, routed)           1.122     9.107    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/we_6
    RAMB36_X1Y17         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.037     9.979    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/wr_clk
    RAMB36_X1Y17         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016     9.995    
                         clock uncertainty           -0.265     9.730    
    RAMB36_X1Y17         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.254    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.065ns  (logic 0.233ns (11.283%)  route 1.832ns (88.717%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 9.989 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.047ns (routing 1.079ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.755     8.177    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X11Y37         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.217 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__47/O
                         net (fo=1, routed)           0.899     9.116    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/we_0
    RAMB36_X1Y15         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.047     9.989    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/wr_clk
    RAMB36_X1Y15         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016    10.004    
                         clock uncertainty           -0.265     9.740    
    RAMB36_X1Y15         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.264    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.076ns  (logic 0.370ns (17.823%)  route 1.706ns (82.177%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 10.002 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.060ns (routing 1.079ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.732     8.154    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X11Y37         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     8.331 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__53/O
                         net (fo=1, routed)           0.796     9.127    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/we_6
    RAMB36_X0Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.060    10.002    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/wr_clk
    RAMB36_X0Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016    10.017    
                         clock uncertainty           -0.265     9.753    
    RAMB36_X0Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.277    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.277    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.039ns  (logic 0.231ns (11.329%)  route 1.808ns (88.671%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.743ns = ( 9.993 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.051ns (routing 1.079ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.754     8.176    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X11Y37         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__51/O
                         net (fo=1, routed)           0.876     9.090    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/we_4
    RAMB36_X1Y14         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.051     9.993    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_clk
    RAMB36_X1Y14         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016    10.008    
                         clock uncertainty           -0.265     9.744    
    RAMB36_X1Y14         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.268    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.116ns  (logic 0.233ns (11.011%)  route 1.883ns (88.989%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 10.121 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.079ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.962     8.384    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X47Y35         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.424 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__37/O
                         net (fo=1, routed)           0.743     9.167    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/we_6
    RAMB36_X4Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.179    10.121    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/wr_clk
    RAMB36_X4Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism             -0.035    10.086    
                         clock uncertainty           -0.265     9.821    
    RAMB36_X4Y7          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.345    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.345    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_clock_pll rise@6.250ns - clk_out1_clock_pll fall@3.125ns)
  Data Path Delay:        2.133ns  (logic 0.293ns (13.737%)  route 1.840ns (86.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 10.097 - 6.250 ) 
    Source Clock Delay      (SCD):    3.926ns = ( 7.051 - 3.125 ) 
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.382ns (routing 1.187ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.079ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll fall edge)
                                                      3.125     3.125 f  
    D4                                                0.000     3.125 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     3.125    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     3.830 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.880    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.880 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     4.307    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     4.361 f  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     4.641    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.669 f  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.382     7.051    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y64         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     7.144 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/write_en_reg/Q
                         net (fo=33, routed)          0.178     7.322    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_en
    SLICE_X24Y61         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     7.422 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_4/O
                         net (fo=96, routed)          0.775     8.197    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.rd_rst_busy_0_dly_reg
    SLICE_X46Y66         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     8.297 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_2__18/O
                         net (fo=1, routed)           0.887     9.184    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/we_3
    RAMB36_X4Y17         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.155    10.097    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_clk
    RAMB36_X4Y17         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
                         clock pessimism              0.016    10.112    
                         clock uncertainty           -0.265     9.848    
    RAMB36_X4Y17         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_WREN)
                                                     -0.476     9.372    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          9.372    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.222ns (routing 0.601ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.667ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.222     1.984    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/wr_clk
    SLICE_X36Y98         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.023 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/Q
                         net (fo=2, routed)           0.037     2.060    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/p_0_in32_in
    SLICE_X36Y98         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.372     2.121    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/wr_clk
    SLICE_X36Y98         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
                         clock pessimism             -0.131     1.990    
    SLICE_X36Y98         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.037    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.150ns (routing 0.601ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.667ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.150     1.912    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/wr_clk
    SLICE_X12Y82         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.951 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/Q
                         net (fo=2, routed)           0.037     1.988    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/p_0_in32_in
    SLICE_X12Y82         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.294     2.043    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/wr_clk
    SLICE_X12Y82         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
                         clock pessimism             -0.125     1.918    
    SLICE_X12Y82         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.965    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.270ns (routing 0.601ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.427ns (routing 0.667ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.270     2.032    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/wr_clk
    SLICE_X47Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.071 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[6]/Q
                         net (fo=2, routed)           0.037     2.108    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/p_0_in32_in
    SLICE_X47Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.427     2.176    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/wr_clk
    SLICE_X47Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
                         clock pessimism             -0.138     2.038    
    SLICE_X47Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.085    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      1.159ns (routing 0.601ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.667ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.159     1.921    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/wr_clk
    SLICE_X11Y37         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.960 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/Q
                         net (fo=2, routed)           0.043     2.003    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/p_0_in34_in
    SLICE_X11Y37         FDSE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.308     2.057    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/wr_clk
    SLICE_X11Y37         FDSE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/C
                         clock pessimism             -0.130     1.927    
    SLICE_X11Y37         FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.973    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.154ns (routing 0.601ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.667ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.154     1.916    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/wr_clk
    SLICE_X14Y66         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y66         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.953 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/Q
                         net (fo=2, routed)           0.051     2.004    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/p_0_in34_in
    SLICE_X14Y66         FDSE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.298     2.047    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/wr_clk
    SLICE_X14Y66         FDSE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/C
                         clock pessimism             -0.125     1.922    
    SLICE_X14Y66         FDSE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.968    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      1.174ns (routing 0.601ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.322ns (routing 0.667ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.174     1.936    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/wr_clk
    SLICE_X13Y144        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.975 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[7]/Q
                         net (fo=2, routed)           0.067     2.042    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/p_0_in34_in
    SLICE_X13Y143        FDSE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.322     2.071    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/wr_clk
    SLICE_X13Y143        FDSE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]/C
                         clock pessimism             -0.116     1.955    
    SLICE_X13Y143        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.001    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.213ns (routing 0.601ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.667ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.213     1.975    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/wr_clk
    SLICE_X32Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.014 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]/Q
                         net (fo=9, routed)           0.029     2.043    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/dout_mux_sel_wr[1]
    SLICE_X32Y32         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.063 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3/O
                         net (fo=1, routed)           0.006     2.069    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_3_n_0
    SLICE_X32Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.366     2.115    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/wr_clk
    SLICE_X32Y32         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]/C
                         clock pessimism             -0.134     1.981    
    SLICE_X32Y32         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.028    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.059ns (62.105%)  route 0.036ns (37.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      1.252ns (routing 0.601ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.405ns (routing 0.667ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.252     2.014    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/wr_clk
    SLICE_X46Y66         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.053 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[1]/Q
                         net (fo=9, routed)           0.030     2.083    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/dout_mux_sel_wr[1]
    SLICE_X46Y66         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.103 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4/O
                         net (fo=1, routed)           0.006     2.109    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr[2]_i_2__4_n_0
    SLICE_X46Y66         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.405     2.154    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/wr_clk
    SLICE_X46Y66         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]/C
                         clock pessimism             -0.134     2.020    
    SLICE_X46Y66         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.067    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.201ns (routing 0.601ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.667ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.201     1.963    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/wr_clk
    SLICE_X32Y113        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.002 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[2]/Q
                         net (fo=2, routed)           0.069     2.071    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/p_0_in16_in
    SLICE_X32Y112        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.350     2.099    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/wr_clk
    SLICE_X32Y112        FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]/C
                         clock pessimism             -0.118     1.981    
    SLICE_X32Y112        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.027    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      1.167ns (routing 0.601ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.667ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.167     1.929    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/wr_clk
    SLICE_X11Y38         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.968 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[3]/Q
                         net (fo=2, routed)           0.062     2.030    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/p_0_in20_in
    SLICE_X11Y37         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.308     2.057    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/wr_clk
    SLICE_X11Y37         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]/C
                         clock pessimism             -0.118     1.939    
    SLICE_X11Y37         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.986    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.fifo_prim_wr_en_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_pll
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_pll/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y28  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y7   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y29  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X2Y4   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X3Y21  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X0Y9   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X4Y18  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y19  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X1Y28  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.550         6.250       4.700      RAMB36_X5Y11  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y29  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y4   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y3   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y18  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y27  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X5Y16  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y26  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y6   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y19  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y10  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X0Y28  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X2Y4   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X4Y18  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X5Y11  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y27  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y11  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y14  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X5Y7   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X1Y22  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.543         3.125       2.582      RAMB36_X3Y16  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_pll
  To Clock:  clk_out2_clock_pll

Setup :          549  Failing Endpoints,  Worst Slack       -1.407ns,  Total Violation     -224.714ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.381ns  (logic 0.647ns (19.136%)  route 2.734ns (80.864%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.641ns = ( 8.328 - 4.688 ) 
    Source Clock Delay      (SCD):    4.129ns = ( 5.691 - 1.562 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.576ns (routing 1.049ns, distribution 1.527ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.954ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.576     5.691    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y31         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.087 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.953     7.040    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X13Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     7.103 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__2/O
                         net (fo=8, routed)           0.671     7.774    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X20Y82         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     7.924 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3/O
                         net (fo=4, routed)           0.314     8.238    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0
    SLICE_X20Y100        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.038     8.276 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__3/O
                         net (fo=6, routed)           0.796     9.072    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/re_4
    RAMB36_X1Y23         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.942     8.328    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/lopt
    RAMB36_X1Y23         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.051     8.277    
                         clock uncertainty           -0.059     8.218    
    RAMB36_X1Y23         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.665    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.346ns  (logic 0.648ns (19.366%)  route 2.698ns (80.634%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 8.472 - 4.688 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 5.844 - 1.562 ) 
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.729ns (routing 1.049ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.954ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.729     5.844    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.240 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.552     6.792    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X47Y53         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.941 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2/O
                         net (fo=4, routed)           0.922     7.863    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2
    SLICE_X21Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.902 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=8, routed)           0.848     8.750    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X47Y62         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     8.814 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__34/O
                         net (fo=2, routed)           0.376     9.190    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_3
    RAMB36_X5Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.086     8.472    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.046     8.426    
                         clock uncertainty           -0.059     8.367    
    RAMB36_X5Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.814    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.814    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.313ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.340ns  (logic 0.648ns (19.401%)  route 2.692ns (80.599%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.777ns = ( 8.464 - 4.688 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 5.844 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.729ns (routing 1.049ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.954ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.729     5.844    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.240 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.552     6.792    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X47Y53         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.941 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2/O
                         net (fo=4, routed)           0.922     7.863    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2
    SLICE_X21Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.902 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=8, routed)           0.407     8.309    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X32Y61         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     8.373 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__37/O
                         net (fo=6, routed)           0.811     9.184    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/re_6
    RAMB36_X4Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.078     8.464    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/lopt
    RAMB36_X4Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.019     8.483    
                         clock uncertainty           -0.059     8.424    
    RAMB36_X4Y7          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.871    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.871    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 -1.313    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.475ns  (logic 0.648ns (18.647%)  route 2.827ns (81.353%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 8.610 - 4.688 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 5.844 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.729ns (routing 1.049ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.954ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.729     5.844    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.240 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.552     6.792    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X47Y53         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.941 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2/O
                         net (fo=4, routed)           0.922     7.863    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2
    SLICE_X21Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.902 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=8, routed)           0.977     8.879    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X47Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     8.943 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__35/O
                         net (fo=2, routed)           0.376     9.319    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/re_4
    RAMB36_X5Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.224     8.610    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.019     8.629    
                         clock uncertainty           -0.059     8.570    
    RAMB36_X5Y9          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     8.017    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          8.017    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.298ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.467ns  (logic 0.648ns (18.691%)  route 2.819ns (81.309%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 8.606 - 4.688 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 5.844 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.729ns (routing 1.049ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.954ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.729     5.844    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.240 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.552     6.792    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X47Y53         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.941 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2/O
                         net (fo=4, routed)           0.922     7.863    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2
    SLICE_X21Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.902 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=8, routed)           0.969     8.871    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X47Y42         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     8.935 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__33/O
                         net (fo=2, routed)           0.376     9.311    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/re_2
    RAMB36_X5Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.220     8.606    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.019     8.625    
                         clock uncertainty           -0.059     8.566    
    RAMB36_X5Y8          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     8.013    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          8.013    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                 -1.298    

Slack (VIOLATED) :        -1.252ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.428ns  (logic 0.648ns (18.903%)  route 2.780ns (81.097%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 8.613 - 4.688 ) 
    Source Clock Delay      (SCD):    4.282ns = ( 5.844 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.729ns (routing 1.049ns, distribution 1.680ns)
  Clock Net Delay (Destination): 2.227ns (routing 0.954ns, distribution 1.273ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.729     5.844    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y4          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y4          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.240 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.552     6.792    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X47Y53         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.941 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_4__2/O
                         net (fo=4, routed)           0.922     7.863    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_2
    SLICE_X21Y79         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.039     7.902 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=8, routed)           0.928     8.830    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X47Y52         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     8.894 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__36/O
                         net (fo=2, routed)           0.378     9.272    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/re_5
    RAMB36_X5Y10         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.227     8.613    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y10         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.019     8.632    
                         clock uncertainty           -0.059     8.573    
    RAMB36_X5Y10         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     8.020    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          8.020    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 -1.252    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.453ns  (logic 0.673ns (19.490%)  route 2.780ns (80.510%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 8.387 - 4.688 ) 
    Source Clock Delay      (SCD):    4.003ns = ( 5.565 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 1.049ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.001ns (routing 0.954ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.450     5.565    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/lopt
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     5.961 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.771     6.732    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/p_20_in
    SLICE_X14Y44         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     6.883 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2/O
                         net (fo=2, routed)           0.877     7.760    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0
    SLICE_X20Y81         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     7.822 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=10, routed)          0.756     8.578    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X13Y37         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     8.642 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__36/O
                         net (fo=2, routed)           0.376     9.018    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/re_5
    RAMB36_X1Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.001     8.387    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/lopt
    RAMB36_X1Y7          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.013     8.400    
                         clock uncertainty           -0.059     8.341    
    RAMB36_X1Y7          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.788    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.225ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.184ns  (logic 0.673ns (21.137%)  route 2.511ns (78.863%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 8.313 - 4.688 ) 
    Source Clock Delay      (SCD):    4.129ns = ( 5.691 - 1.562 ) 
    Clock Pessimism Removal (CPR):    -0.051ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.576ns (routing 1.049ns, distribution 1.527ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.954ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.576     5.691    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y31         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     6.087 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.953     7.040    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/p_16_in
    SLICE_X13Y109        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     7.103 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_6__2/O
                         net (fo=8, routed)           0.671     7.774    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X20Y82         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     7.924 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3/O
                         net (fo=4, routed)           0.515     8.439    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0
    SLICE_X13Y87         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.064     8.503 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__5/O
                         net (fo=2, routed)           0.372     8.875    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/re_6
    RAMB36_X1Y17         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.927     8.313    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/lopt
    RAMB36_X1Y17         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.051     8.262    
                         clock uncertainty           -0.059     8.203    
    RAMB36_X1Y17         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.650    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.650    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 -1.225    

Slack (VIOLATED) :        -1.209ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.391ns  (logic 0.673ns (19.847%)  route 2.718ns (80.153%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns = ( 8.346 - 4.688 ) 
    Source Clock Delay      (SCD):    4.003ns = ( 5.565 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 1.049ns, distribution 1.401ns)
  Clock Net Delay (Destination): 1.960ns (routing 0.954ns, distribution 1.006ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.450     5.565    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/lopt
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     5.961 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.771     6.732    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/p_20_in
    SLICE_X14Y44         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     6.883 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2/O
                         net (fo=2, routed)           0.877     7.760    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0
    SLICE_X20Y81         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     7.822 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=10, routed)          0.694     8.516    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X13Y42         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     8.580 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__31/O
                         net (fo=2, routed)           0.376     8.956    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/re_0
    RAMB36_X1Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.960     8.346    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/lopt
    RAMB36_X1Y8          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.013     8.359    
                         clock uncertainty           -0.059     8.300    
    RAMB36_X1Y8          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.747    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                 -1.209    

Slack (VIOLATED) :        -1.205ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out2_clock_pll fall@4.688ns - clk_out2_clock_pll fall@1.562ns)
  Data Path Delay:        3.499ns  (logic 0.673ns (19.234%)  route 2.826ns (80.766%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 8.458 - 4.688 ) 
    Source Clock Delay      (SCD):    4.003ns = ( 5.565 - 1.562 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.450ns (routing 1.049ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.954ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     2.267 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.317    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.317 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     2.744    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     2.798 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     3.087    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.115 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.450     5.565    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/lopt
    RAMB36_X2Y3          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          FIFO36E2 (Prop_FIFO36E2_FIFO36_RDCLK_EMPTY)
                                                      0.396     5.961 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/EMPTY
                         net (fo=3, routed)           0.771     6.732    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/p_20_in
    SLICE_X14Y44         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     6.883 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2/O
                         net (fo=2, routed)           0.877     7.760    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel[2]_i_3__2_n_0
    SLICE_X20Y81         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     7.822 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3/O
                         net (fo=10, routed)          0.802     8.624    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0
    SLICE_X13Y27         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     8.688 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__32/O
                         net (fo=2, routed)           0.376     9.064    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/re_1
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     5.257 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.297    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.297 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     5.667    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     6.111 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.362    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.386 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.072     8.458    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/lopt
    RAMB36_X1Y5          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism              0.013     8.471    
                         clock uncertainty           -0.059     8.412    
    RAMB36_X1Y5          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     7.859    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                 -1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.070ns (39.548%)  route 0.107ns (60.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Net Delay (Source):      1.951ns (routing 0.954ns, distribution 0.997ns)
  Clock Net Delay (Destination): 2.268ns (routing 1.049ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.951     3.650    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X2Y25          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     3.720 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/Q
                         net (fo=1, routed)           0.107     3.827    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIG0
    SLICE_X1Y25          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.268     3.821    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X1Y25          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/CLK
                         clock pessimism             -0.079     3.742    
    SLICE_X1Y25          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     3.824    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.109ns (57.068%)  route 0.082ns (42.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.801ns
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      1.970ns (routing 0.954ns, distribution 1.016ns)
  Clock Net Delay (Destination): 2.248ns (routing 1.049ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.970     3.669    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X7Y127         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.739 r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_bvalid_i_reg/Q
                         net (fo=4, routed)           0.071     3.810    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_bvalid[0]
    SLICE_X6Y127         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.039     3.849 r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_i_1/O
                         net (fo=1, routed)           0.011     3.860    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_i_1_n_0
    SLICE_X6Y127         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.248     3.801    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X6Y127         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg/C
                         clock pessimism             -0.006     3.794    
    SLICE_X6Y127         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.849    my_design/design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_awready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.860    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.070ns (34.483%)  route 0.133ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      1.957ns (routing 0.954ns, distribution 1.003ns)
  Clock Net Delay (Destination): 2.192ns (routing 1.049ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.957     3.656    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X5Y59          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     3.726 r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[16]/Q
                         net (fo=2, routed)           0.133     3.859    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[16]
    SLICE_X7Y61          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.192     3.745    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X7Y61          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/C
                         clock pessimism              0.046     3.791    
    SLICE_X7Y61          FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.053     3.844    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.844    
                         arrival time                           3.859    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.070ns (44.304%)  route 0.088ns (55.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    3.653ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.954ns (routing 0.954ns, distribution 1.000ns)
  Clock Net Delay (Destination): 2.197ns (routing 1.049ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.954     3.653    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X10Y59         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     3.723 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_reg[23]/Q
                         net (fo=3, routed)           0.088     3.811    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_slice[11]
    SLICE_X11Y59         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.197     3.750    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X11Y59         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]/C
                         clock pessimism             -0.007     3.742    
    SLICE_X11Y59         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.795    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.795    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.096ns (50.526%)  route 0.094ns (49.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.792ns
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Net Delay (Source):      1.966ns (routing 0.954ns, distribution 1.012ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.049ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.966     3.665    my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y133         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     3.734 r  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.066     3.800    my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X8Y133         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.027     3.827 r  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.028     3.855    my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X8Y133         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.239     3.792    my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y133         FDRE                                         r  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.006     3.785    
    SLICE_X8Y133         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.053     3.838    my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.838    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.073ns (39.037%)  route 0.114ns (60.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    3.642ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Net Delay (Source):      1.943ns (routing 0.954ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.212ns (routing 1.049ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.943     3.642    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X11Y44         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     3.715 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out_reg[0]/Q
                         net (fo=4, routed)           0.114     3.829    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[7]_0[0]
    SLICE_X10Y43         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.212     3.765    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X10Y43         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]/C
                         clock pessimism             -0.007     3.757    
    SLICE_X10Y43         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     3.812    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_skid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.812    
                         arrival time                           3.829    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.110ns (49.107%)  route 0.114ns (50.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    -0.046ns
  Clock Net Delay (Source):      1.952ns (routing 0.954ns, distribution 0.998ns)
  Clock Net Delay (Destination): 2.204ns (routing 1.049ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.952     3.651    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X6Y57          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     3.722 r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]/Q
                         net (fo=1, routed)           0.103     3.825    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_brcvd[2]
    SLICE_X6Y61          LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.039     3.864 r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_REG_FOR_SMPL.buffer_length_i[2]_i_1/O
                         net (fo=1, routed)           0.011     3.875    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/D[2]
    SLICE_X6Y61          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.204     3.757    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X6Y61          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[2]/C
                         clock pessimism              0.046     3.803    
    SLICE_X6Y61          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     3.858    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.858    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.132ns (routing 0.533ns, distribution 0.599ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.593ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.132     1.898    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y123         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y123         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.937 r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/Q
                         net (fo=1, routed)           0.033     1.970    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[9]
    SLICE_X6Y123         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.736    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.755 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.275     2.030    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X6Y123         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                         clock pessimism             -0.126     1.904    
    SLICE_X6Y123         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.951    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.070ns (37.433%)  route 0.117ns (62.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    3.639ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.940ns (routing 0.954ns, distribution 0.986ns)
  Clock Net Delay (Destination): 2.203ns (routing 1.049ns, distribution 1.154ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.940     3.639    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X6Y61          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     3.709 r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[1]/Q
                         net (fo=2, routed)           0.117     3.826    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[1]
    SLICE_X7Y60          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.203     3.756    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X7Y60          FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]/C
                         clock pessimism             -0.002     3.753    
    SLICE_X7Y60          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     3.806    my_design/design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.070ns (38.889%)  route 0.110ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    3.624ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      1.925ns (routing 0.954ns, distribution 0.971ns)
  Clock Net Delay (Destination): 2.179ns (routing 1.049ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     0.570 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.610    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     0.980    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     1.424 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.675    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.699 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.925     3.624    my_design/design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X3Y117         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     3.694 r  my_design/design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/Q
                         net (fo=1, routed)           0.110     3.804    my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[27]
    SLICE_X4Y116         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     1.525    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.553 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.179     3.732    my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y116         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.002     3.729    
    SLICE_X4Y116         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.055     3.784    my_design/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.784    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_pll
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk_pll/inst/plle4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         3.125       0.125      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         3.125       0.125      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         3.125       0.125      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         3.125       1.575      RAMB36_X0Y5   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         3.125       1.575      RAMB36_X0Y5   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.125       1.575      RAMB36_X0Y28  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.125       1.575      RAMB36_X2Y7   DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.125       1.575      RAMB36_X0Y29  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.125       1.575      RAMB36_X2Y4   DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Min Period        n/a     FIFO36E2/RDCLK      n/a            1.550         3.125       1.575      RAMB36_X3Y21  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.563       0.063      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.563       0.063      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.563       0.063      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.563       0.063      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.563       0.063      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.563       0.063      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.562       0.989      SLICE_X4Y29   my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.562       0.989      SLICE_X4Y29   my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.562       0.989      SLICE_X4Y29   my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.573         1.562       0.989      SLICE_X4Y29   my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_154_167/RAMB_D1/CLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         1.562       0.062      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         1.562       0.062      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         1.562       0.062      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         1.562       0.062      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         1.562       0.062      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         1.562       0.062      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.562       0.989      SLICE_X9Y54   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.562       0.989      SLICE_X9Y54   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.562       0.989      SLICE_X9Y54   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.562       0.989      SLICE_X9Y54   my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_pll
  To Clock:  clk_out1_clock_pll

Setup :           24  Failing Endpoints,  Worst Slack       -0.079ns,  Total Violation       -1.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.318ns  (logic 0.360ns (27.314%)  route 0.958ns (72.686%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.739ns = ( 9.989 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.047ns (routing 1.079ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.367     9.383    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X21Y79         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.100     9.483 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_i_1/O
                         net (fo=1, routed)           0.239     9.722    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_i_1_n_0
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.047     9.989    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                         clock pessimism             -0.188     9.801    
                         clock uncertainty           -0.185     9.616    
    SLICE_X20Y80         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     9.643    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.263ns  (logic 0.298ns (23.595%)  route 0.965ns (76.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.509     9.667    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[24]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.263ns  (logic 0.298ns (23.595%)  route 0.965ns (76.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.509     9.667    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[25]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.263ns  (logic 0.298ns (23.595%)  route 0.965ns (76.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.509     9.667    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[26]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.263ns  (logic 0.298ns (23.595%)  route 0.965ns (76.405%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.509     9.667    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[27]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.261ns  (logic 0.298ns (23.632%)  route 0.963ns (76.368%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.507     9.665    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[28]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[28]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.261ns  (logic 0.298ns (23.632%)  route 0.963ns (76.368%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.507     9.665    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[29]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[29]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.261ns  (logic 0.298ns (23.632%)  route 0.963ns (76.368%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.507     9.665    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[30]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[30]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.261ns  (logic 0.298ns (23.632%)  route 0.963ns (76.368%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 10.050 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.108ns (routing 1.079ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.507     9.665    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.108    10.050    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[31]/C
                         clock pessimism             -0.188     9.862    
                         clock uncertainty           -0.185     9.677    
    SLICE_X24Y80         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072     9.605    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[31]
  -------------------------------------------------------------------
                         required time                          9.605    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.048ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out1_clock_pll rise@6.250ns - clk_out2_clock_pll fall@4.688ns)
  Data Path Delay:        1.251ns  (logic 0.298ns (23.821%)  route 0.953ns (76.179%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.802ns = ( 10.052 - 6.250 ) 
    Source Clock Delay      (SCD):    3.717ns = ( 8.404 - 4.688 ) 
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.164ns (routing 1.049ns, distribution 1.115ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.079ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     5.392 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.442    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.442 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     5.869    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.054     5.923 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.289     6.212    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.240 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.164     8.404    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/rd_clk
    SLICE_X25Y52         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     8.500 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg/Q
                         net (fo=2, routed)           0.294     8.794    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0][1]
    SLICE_X25Y66         LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     8.858 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1/O
                         net (fo=22, routed)          0.058     8.916    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.std_fifo_re_reg.dout_mux_sel_dly_reg[0]_1
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.100     9.016 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0/O
                         net (fo=3, routed)           0.104     9.120    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/empty
    SLICE_X25Y66         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     9.158 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1/O
                         net (fo=32, routed)          0.497     9.655    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter[0]_i_1_n_0
    SLICE_X24Y78         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     6.820 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.860    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.860 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     7.230    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.444     7.674 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     7.918    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.942 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.110    10.052    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X24Y78         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[10]/C
                         clock pessimism             -0.188     9.864    
                         clock uncertainty           -0.185     9.679    
    SLICE_X24Y78         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072     9.607    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                 -0.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            enable_sampling_logic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.133ns (19.109%)  route 0.563ns (80.891%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.667ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.430     2.338    my_design/GPIO
    SLICE_X24Y83         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.059     2.397 r  my_design/enable_sampling_logic_i_4/O
                         net (fo=1, routed)           0.112     2.509    my_design/enable_sampling_logic0
    SLICE_X20Y80         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     2.544 r  my_design/enable_sampling_logic_i_1/O
                         net (fo=2, routed)           0.021     2.565    my_design_n_4
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.309     2.058    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg/C
                         clock pessimism              0.037     2.095    
                         clock uncertainty            0.185     2.280    
    SLICE_X20Y80         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.326    enable_sampling_logic_reg
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.667ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.310     2.059    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[20]/C
                         clock pessimism              0.037     2.096    
                         clock uncertainty            0.185     2.281    
    SLICE_X21Y83         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.010     2.271    reset_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.667ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.310     2.059    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[21]/C
                         clock pessimism              0.037     2.096    
                         clock uncertainty            0.185     2.281    
    SLICE_X21Y83         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.010     2.271    reset_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.667ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.310     2.059    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[22]/C
                         clock pessimism              0.037     2.096    
                         clock uncertainty            0.185     2.281    
    SLICE_X21Y83         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.010     2.271    reset_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.667ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.310     2.059    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[23]/C
                         clock pessimism              0.037     2.096    
                         clock uncertainty            0.185     2.281    
    SLICE_X21Y83         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.010     2.271    reset_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.667ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.306     2.055    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[16]/C
                         clock pessimism              0.037     2.092    
                         clock uncertainty            0.185     2.277    
    SLICE_X21Y83         FDRE (Hold_AFF_SLICEL_C_R)
                                                     -0.010     2.267    reset_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.667ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.306     2.055    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[17]/C
                         clock pessimism              0.037     2.092    
                         clock uncertainty            0.185     2.277    
    SLICE_X21Y83         FDRE (Hold_BFF_SLICEL_C_R)
                                                     -0.010     2.267    reset_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.667ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.306     2.055    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[18]/C
                         clock pessimism              0.037     2.092    
                         clock uncertainty            0.185     2.277    
    SLICE_X21Y83         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.010     2.267    reset_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.079ns (12.117%)  route 0.573ns (87.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.667ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.115     2.521    my_design_n_3
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.306     2.055    clk_ref
    SLICE_X21Y83         FDRE                                         r  reset_counter_reg[19]/C
                         clock pessimism              0.037     2.092    
                         clock uncertainty            0.185     2.277    
    SLICE_X21Y83         FDRE (Hold_DFF_SLICEL_C_R)
                                                     -0.010     2.267    reset_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            reset_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_pll rise@0.000ns - clk_out2_clock_pll rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.079ns (11.704%)  route 0.596ns (88.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.533ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.667ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.749    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.766 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.103     1.869    my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y114         FDRE                                         r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.908 r  my_design/design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.458     2.366    my_design/GPIO
    SLICE_X20Y83         LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.040     2.406 r  my_design/reset_counter[31]_i_1/O
                         net (fo=32, routed)          0.138     2.544    my_design_n_3
    SLICE_X21Y82         FDRE                                         r  reset_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.730    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.749 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.315     2.064    clk_ref
    SLICE_X21Y82         FDRE                                         r  reset_counter_reg[12]/C
                         clock pessimism              0.037     2.101    
                         clock uncertainty            0.185     2.286    
    SLICE_X21Y82         FDRE (Hold_EFF_SLICEL_C_R)
                                                     -0.010     2.276    reset_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.268    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_pll
  To Clock:  clk_out2_clock_pll

Setup :          619  Failing Endpoints,  Worst Slack       -1.413ns,  Total Violation     -370.919ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.413ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.326ns (17.359%)  route 1.552ns (82.641%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 5.237 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.976ns (routing 0.954ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.444     4.724    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X8Y82          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     4.763 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2/O
                         net (fo=8, routed)           0.174     4.937    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0
    SLICE_X5Y82          LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     4.977 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__27/O
                         net (fo=2, routed)           0.748     5.725    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/re_4
    RAMB36_X0Y10         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.976     5.237    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y10         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.049    
                         clock uncertainty           -0.185     4.864    
    RAMB36_X0Y10         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.311    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.311    
                         arrival time                          -5.725    
  -------------------------------------------------------------------
                         slack                                 -1.413    

Slack (VIOLATED) :        -1.413ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.326ns (16.171%)  route 1.690ns (83.829%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 5.375 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.114ns (routing 0.954ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.145     4.425    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X20Y82         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     4.464 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__0/O
                         net (fo=10, routed)          0.983     5.447    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__0_n_0
    SLICE_X3Y137         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     5.487 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__12/O
                         net (fo=2, routed)           0.376     5.863    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/re_5
    RAMB36_X0Y27         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.114     5.375    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y27         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.187    
                         clock uncertainty           -0.185     5.002    
    RAMB36_X0Y27         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.449    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.449    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 -1.413    

Slack (VIOLATED) :        -1.412ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.310ns (15.485%)  route 1.692ns (84.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 5.362 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.101ns (routing 0.954ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          1.128     5.408    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X3Y147         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.471 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__30_comp/O
                         net (fo=2, routed)           0.378     5.849    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/re_7
    RAMB36_X0Y29         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.101     5.362    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y29         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.174    
                         clock uncertainty           -0.185     4.989    
    RAMB36_X0Y29         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.436    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.436    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                 -1.412    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.338ns (18.162%)  route 1.523ns (81.838%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 5.225 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.954ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     3.945 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.120     4.065    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo
    SLICE_X21Y80         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.064     4.129 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2__0/O
                         net (fo=1, routed)           0.048     4.177    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst_0
    SLICE_X21Y80         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.098     4.275 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst_i_1__0/O
                         net (fo=21, routed)          0.291     4.566    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X18Y79         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.039     4.605 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5/O
                         net (fo=9, routed)           0.296     4.901    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5_n_0
    SLICE_X18Y62         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.039     4.940 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__53/O
                         net (fo=2, routed)           0.768     5.708    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/re_6
    RAMB36_X0Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.964     5.225    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y12         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.037    
                         clock uncertainty           -0.185     4.852    
    RAMB36_X0Y12         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.299    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.299    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.287ns (15.472%)  route 1.568ns (84.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 5.220 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.954ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.814     5.094    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X5Y112         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     5.134 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__25_comp/O
                         net (fo=2, routed)           0.568     5.702    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/re_2
    RAMB36_X0Y23         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.959     5.220    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y23         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.032    
                         clock uncertainty           -0.185     4.847    
    RAMB36_X0Y23         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.294    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.294    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.407ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.310ns (14.797%)  route 1.785ns (85.203%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 5.460 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.199ns (routing 0.954ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          1.221     5.501    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X3Y157         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.564 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__6_comp/O
                         net (fo=2, routed)           0.378     5.942    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/re_7
    RAMB36_X0Y31         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.199     5.460    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y31         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.272    
                         clock uncertainty           -0.185     5.087    
    RAMB36_X0Y31         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.534    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.534    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                 -1.407    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.326ns (17.766%)  route 1.509ns (82.234%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns = ( 5.201 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 1.940ns (routing 0.954ns, distribution 0.986ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.444     4.724    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X8Y82          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     4.763 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2/O
                         net (fo=8, routed)           0.435     5.198    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0
    SLICE_X5Y102         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     5.238 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__23/O
                         net (fo=2, routed)           0.444     5.682    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/re_0
    RAMB36_X0Y20         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.940     5.201    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y20         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.013    
                         clock uncertainty           -0.185     4.828    
    RAMB36_X0Y20         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.275    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.275    
                         arrival time                          -5.682    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.324ns (16.071%)  route 1.692ns (83.929%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.820ns = ( 5.382 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.954ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.444     4.724    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X8Y82          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     4.763 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2/O
                         net (fo=8, routed)           0.071     4.834    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0
    SLICE_X8Y82          LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.872 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__28/O
                         net (fo=2, routed)           0.991     5.863    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/re_5
    RAMB36_X0Y25         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.121     5.382    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/lopt
    RAMB36_X0Y25         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.194    
                         clock uncertainty           -0.185     5.009    
    RAMB36_X0Y25         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.456    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.456    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.402ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.400ns (19.084%)  route 1.696ns (80.916%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.904ns = ( 5.466 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.205ns (routing 0.954ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.144     4.424    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X20Y82         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.113     4.537 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__1/O
                         net (fo=10, routed)          0.990     5.527    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__1_n_0
    SLICE_X47Y112        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     5.567 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__22/O
                         net (fo=2, routed)           0.376     5.943    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/re_7
    RAMB36_X5Y22         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.205     5.466    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/lopt
    RAMB36_X5Y22         FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.278    
                         clock uncertainty           -0.185     5.093    
    RAMB36_X5Y22         FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.540    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.540    
                         arrival time                          -5.943    
  -------------------------------------------------------------------
                         slack                                 -1.402    

Slack (VIOLATED) :        -1.399ns  (required time - arrival time)
  Source:                 enable_sampling_logic_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
                            (falling edge-triggered cell FIFO36E2 clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.562ns  (clk_out2_clock_pll fall@1.562ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.425ns (22.380%)  route 1.474ns (77.620%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.710ns = ( 5.272 - 1.562 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    -0.188ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.303ns (routing 1.187ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.954ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.705     0.705 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.755    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.755 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.427     1.182    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.054     1.236 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.280     1.516    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.544 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         2.303     3.847    clk_ref
    SLICE_X20Y80         FDRE                                         r  enable_sampling_logic_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     3.943 r  enable_sampling_logic_reg_replica/Q
                         net (fo=3, routed)           0.186     4.129    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/enable_sampling_logic_repN_alias
    SLICE_X20Y81         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.280 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2/O
                         net (fo=26, routed)          0.146     4.426    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/rd_en
    SLICE_X20Y82         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.114     4.540 f  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__4/O
                         net (fo=10, routed)          0.766     5.306    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__4_n_0
    SLICE_X13Y47         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.064     5.370 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__44/O
                         net (fo=2, routed)           0.376     5.746    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/re_5
    RAMB36_X1Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      1.562     1.562 f  
    D4                                                0.000     1.562 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     1.562    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.570     2.132 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.172    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.172 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.370     2.542    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.444     2.986 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     3.237    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.261 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        2.011     5.272    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/lopt
    RAMB36_X1Y9          FIFO36E2                                     r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2/RDCLK  (IS_INVERTED)
                         clock pessimism             -0.188     5.084    
                         clock uncertainty           -0.185     4.899    
    RAMB36_X1Y9          FIFO36E2 (Setup_FIFO36E2_FIFO36_RDCLK_RDEN)
                                                     -0.553     4.346    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2
  -------------------------------------------------------------------
                         required time                          4.346    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -1.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.127ns (25.451%)  route 0.372ns (74.549%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.593ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     1.925    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.964 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     2.049    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0
    SLICE_X21Y79         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     2.109 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/design_1_i_i_2/O
                         net (fo=2, routed)           0.152     2.261    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X16Y67         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     2.275 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1/O
                         net (fo=1, routed)           0.045     2.320    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1_n_0
    SLICE_X16Y67         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.334 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.090     2.424    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.736    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.755 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.230     1.985    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X17Y68         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg/C
                         clock pessimism              0.037     2.022    
                         clock uncertainty            0.185     2.207    
    SLICE_X17Y68         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.253    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.156ns (26.263%)  route 0.438ns (73.737%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.593ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     1.925    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.964 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     2.049    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0
    SLICE_X21Y79         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     2.109 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/design_1_i_i_2/O
                         net (fo=2, routed)           0.259     2.368    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X16Y67         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     2.403 f  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2/O
                         net (fo=1, routed)           0.086     2.489    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2_n_0
    SLICE_X16Y65         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.022     2.511 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.008     2.519    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X16Y65         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.736    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.755 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.229     1.984    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y65         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg/C
                         clock pessimism              0.037     2.021    
                         clock uncertainty            0.185     2.206    
    SLICE_X16Y65         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.253    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_out_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.156ns (26.263%)  route 0.438ns (73.737%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.593ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     1.925    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.964 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     2.049    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0
    SLICE_X21Y79         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     2.109 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/design_1_i_i_2/O
                         net (fo=2, routed)           0.259     2.368    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X16Y67         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035     2.403 f  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2/O
                         net (fo=1, routed)           0.086     2.489    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_2_n_0
    SLICE_X16Y65         LUT5 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.022     2.511 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1/O
                         net (fo=2, routed)           0.008     2.519    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_i_1_n_0
    SLICE_X16Y65         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.736    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.755 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.229     1.984    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y65         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg/C
                         clock pessimism              0.037     2.021    
                         clock uncertainty            0.185     2.206    
    SLICE_X16Y65         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.252    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_m_valid_dup_reg
  -------------------------------------------------------------------
                         required time                         -2.252    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_pll rise@0.000ns - clk_out1_clock_pll rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.127ns (19.242%)  route 0.533ns (80.758%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.593ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     0.290 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.330    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.330 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.536    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.586 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.745    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.762 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     1.925    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.964 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     2.049    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0
    SLICE_X21Y79         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     2.109 f  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/design_1_i_i_2/O
                         net (fo=2, routed)           0.152     2.261    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tvalid
    SLICE_X16Y67         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.014     2.275 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1/O
                         net (fo=1, routed)           0.045     2.320    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_2__1_n_0
    SLICE_X16Y67         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.334 r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1/O
                         net (fo=2, routed)           0.251     2.585    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup_i_1_n_0
    SLICE_X21Y80         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll rise edge)
                                                      0.000     0.000 r  
    D4                                                0.000     0.000 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     0.395 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.445    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.445 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.679    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.549 r  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.736    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.755 r  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.226     1.981    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X21Y80         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.037     2.018    
                         clock uncertainty            0.185     2.203    
    SLICE_X21Y80         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.249    my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.562ns  (clk_out2_clock_pll fall@4.688ns - clk_out1_clock_pll rise@6.250ns)
  Data Path Delay:        0.335ns  (logic 0.130ns (38.806%)  route 0.205ns (61.194%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.667 - 4.688 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 8.175 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.593ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     6.786    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     6.836 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     6.995    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.012 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     8.175    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     8.299    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[31]_0
    SLICE_X21Y79         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     8.359 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_3/O
                         net (fo=68, routed)          0.106     8.465    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg_0
    SLICE_X22Y74         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     8.479 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_8/O
                         net (fo=1, routed)           0.007     8.486    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_8_n_0
    SLICE_X22Y74         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     8.503 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[0]_i_2/O[6]
                         net (fo=1, routed)           0.007     8.510    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[0]_i_2_n_9
    SLICE_X22Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     5.082 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.132    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.132 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     5.366    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     5.236 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     5.423    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.442 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.225     6.667    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out2
    SLICE_X22Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.037     6.704    
                         clock uncertainty            0.185     6.889    
    SLICE_X22Y74         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     6.935    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.935    
                         arrival time                           8.510    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.562ns  (clk_out2_clock_pll fall@4.688ns - clk_out1_clock_pll rise@6.250ns)
  Data Path Delay:        0.337ns  (logic 0.132ns (39.169%)  route 0.205ns (60.831%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.669 - 4.688 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 8.175 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     6.786    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     6.836 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     6.995    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.012 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     8.175    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     8.299    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[31]_0
    SLICE_X21Y79         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     8.359 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_3/O
                         net (fo=68, routed)          0.101     8.460    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[0]_0
    SLICE_X20Y76         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     8.475 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[24]_i_2__0/O
                         net (fo=1, routed)           0.012     8.487    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[24]_i_2__0_n_0
    SLICE_X20Y76         CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     8.505 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[24]_i_1__0/O[7]
                         net (fo=1, routed)           0.007     8.512    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[24]_i_1__0_n_8
    SLICE_X20Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     5.082 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.132    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.132 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     5.366    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     5.236 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     5.423    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.442 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.227     6.669    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out2
    SLICE_X20Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.037     6.706    
                         clock uncertainty            0.185     6.891    
    SLICE_X20Y76         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     6.937    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[31]
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                           8.512    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.581ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.562ns  (clk_out2_clock_pll fall@4.688ns - clk_out1_clock_pll rise@6.250ns)
  Data Path Delay:        0.337ns  (logic 0.130ns (38.576%)  route 0.207ns (61.424%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 6.663 - 4.688 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 8.175 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.593ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     6.786    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     6.836 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     6.995    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.012 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     8.175    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     8.299    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[31]_0
    SLICE_X21Y79         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     8.359 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_3/O
                         net (fo=68, routed)          0.108     8.467    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg_0
    SLICE_X22Y75         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     8.481 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[8]_i_6/O
                         net (fo=1, routed)           0.007     8.488    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[8]_i_6_n_0
    SLICE_X22Y75         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     8.505 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     8.512    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[8]_i_1_n_12
    SLICE_X22Y75         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     5.082 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.132    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.132 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     5.366    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     5.236 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     5.423    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.442 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.221     6.663    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out2
    SLICE_X22Y75         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.037     6.700    
                         clock uncertainty            0.185     6.885    
    SLICE_X22Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     6.931    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.931    
                         arrival time                           8.512    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.562ns  (clk_out2_clock_pll fall@4.688ns - clk_out1_clock_pll rise@6.250ns)
  Data Path Delay:        0.344ns  (logic 0.139ns (40.407%)  route 0.205ns (59.593%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.667 - 4.688 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 8.175 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.593ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     6.786    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     6.836 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     6.995    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.012 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     8.175    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     8.299    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[31]_0
    SLICE_X21Y79         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     8.359 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_3/O
                         net (fo=68, routed)          0.106     8.465    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg_0
    SLICE_X22Y74         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     8.479 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_8/O
                         net (fo=1, routed)           0.007     8.486    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_8_n_0
    SLICE_X22Y74         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[7])
                                                      0.026     8.512 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[0]_i_2/O[7]
                         net (fo=1, routed)           0.007     8.519    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[0]_i_2_n_8
    SLICE_X22Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     5.082 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.132    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.132 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     5.366    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     5.236 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     5.423    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.442 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.225     6.667    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/clk_out2
    SLICE_X22Y74         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.037     6.704    
                         clock uncertainty            0.185     6.889    
    SLICE_X22Y74         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     6.935    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.935    
                         arrival time                           8.519    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.562ns  (clk_out2_clock_pll fall@4.688ns - clk_out1_clock_pll rise@6.250ns)
  Data Path Delay:        0.346ns  (logic 0.139ns (40.173%)  route 0.207ns (59.827%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.669 - 4.688 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 8.175 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     6.786    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     6.836 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     6.995    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.012 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     8.175    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     8.299    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[31]_0
    SLICE_X21Y79         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     8.359 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_3/O
                         net (fo=68, routed)          0.104     8.463    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[0]_0
    SLICE_X20Y76         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     8.485 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[24]_i_5__0/O
                         net (fo=1, routed)           0.011     8.496    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[24]_i_5__0_n_0
    SLICE_X20Y76         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     8.514 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[24]_i_1__0/O[4]
                         net (fo=1, routed)           0.007     8.521    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[24]_i_1__0_n_11
    SLICE_X20Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     5.082 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.132    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.132 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     5.366    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     5.236 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     5.423    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.442 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.227     6.669    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out2
    SLICE_X20Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.037     6.706    
                         clock uncertainty            0.185     6.891    
    SLICE_X20Y76         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     6.937    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                           8.521    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.596ns  (arrival time - required time)
  Source:                 DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_pll  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clock_pll  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out2_clock_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.562ns  (clk_out2_clock_pll fall@4.688ns - clk_out1_clock_pll rise@6.250ns)
  Data Path Delay:        0.358ns  (logic 0.151ns (42.179%)  route 0.207ns (57.821%))
  Logic Levels:           3  (CARRY8=1 LUT6=2)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.669 - 4.688 ) 
    Source Clock Delay      (SCD):    1.925ns = ( 8.175 - 6.250 ) 
    Clock Pessimism Removal (CPR):    -0.037ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.601ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.593ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_pll rise edge)
                                                      6.250     6.250 r  
    D4                                                0.000     6.250 r  CLK_REF_P (IN)
                         net (fo=0)                   0.000     6.250    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.290     6.540 r  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.580    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.580 r  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     6.786    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     6.836 r  clk_pll/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     6.995    clk_pll/inst/clk_out1_clock_pll
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.012 r  clk_pll/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=483, routed)         1.163     8.175    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out1
    SLICE_X20Y80         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     8.214 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg/Q
                         net (fo=5, routed)           0.085     8.299    DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST_reg[31]_0
    SLICE_X21Y79         LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     8.359 r  DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/counter_TLAST[0]_i_3/O
                         net (fo=68, routed)          0.104     8.463    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[0]_0
    SLICE_X20Y76         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     8.485 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[24]_i_5__0/O
                         net (fo=1, routed)           0.011     8.496    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST[24]_i_5__0_n_0
    SLICE_X20Y76         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[5])
                                                      0.030     8.526 r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[24]_i_1__0/O[5]
                         net (fo=1, routed)           0.007     8.533    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[24]_i_1__0_n_10
    SLICE_X20Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_pll fall edge)
                                                      4.688     4.688 f  
    D4                                                0.000     4.688 f  CLK_REF_P (IN)
                         net (fo=0)                   0.000     4.688    clk_pll/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.395     5.082 f  clk_pll/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.132    clk_pll/inst/clkin1_ibufds/OUT
    D4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.132 f  clk_pll/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     5.366    clk_pll/inst/clk_in1_clock_pll
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     5.236 f  clk_pll/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     5.423    clk_pll/inst/clk_out2_clock_pll
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.442 f  clk_pll/inst/clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=4926, routed)        1.227     6.669    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/clk_out2
    SLICE_X20Y76         FDRE                                         r  DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.037     6.706    
                         clock uncertainty            0.185     6.891    
    SLICE_X20Y76         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     6.937    DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/counter_TLAST_reg[29]
  -------------------------------------------------------------------
                         required time                         -6.937    
                         arrival time                           8.533    
  -------------------------------------------------------------------
                         slack                                  1.596    





