{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594739301660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594739301666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 19:38:20 2020 " "Processing started: Tue Jul 14 19:38:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594739301666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739301666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCVCPU -c RISCVCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCVCPU -c RISCVCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739301666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594739301892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594739301892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvcpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvcpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCVCPU " "Found entity 1: RISCVCPU" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCVALU " "Found entity 1: RISCVALU" {  } { { "RISCVALU.sv" "" { Text "E:/TEST_LAST/RISCVALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "registerfile.sv" "" { Text "E:/TEST_LAST/registerfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult4to1 " "Found entity 1: Mult4to1" {  } { { "Mult4to1.sv" "" { Text "E:/TEST_LAST/Mult4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult2to1 " "Found entity 1: Mult2to1" {  } { { "Mult2to1.sv" "" { Text "E:/TEST_LAST/Mult2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "E:/TEST_LAST/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "E:/TEST_LAST/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "E:/TEST_LAST/DataMemory.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "E:/TEST_LAST/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.sv" "" { Text "E:/TEST_LAST/ALUControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739309145 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWrite testbench.sv(8) " "Verilog HDL Implicit Net warning at testbench.sv(8): created implicit net for \"PCWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWriteCond testbench.sv(8) " "Verilog HDL Implicit Net warning at testbench.sv(8): created implicit net for \"PCWriteCond\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUCtl testbench.sv(9) " "Verilog HDL Implicit Net warning at testbench.sv(9): created implicit net for \"ALUCtl\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tempE testbench.sv(9) " "Verilog HDL Implicit Net warning at testbench.sv(9): created implicit net for \"tempE\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCWriteE testbench.sv(9) " "Verilog HDL Implicit Net warning at testbench.sv(9): created implicit net for \"PCWriteE\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lorD testbench.sv(10) " "Verilog HDL Implicit Net warning at testbench.sv(10): created implicit net for \"lorD\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead testbench.sv(10) " "Verilog HDL Implicit Net warning at testbench.sv(10): created implicit net for \"MemRead\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite testbench.sv(10) " "Verilog HDL Implicit Net warning at testbench.sv(10): created implicit net for \"MemWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoReg testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"MemtoReg\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRWrite testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"IRWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSource testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"PCSource\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOp testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"ALUOp\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcB testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"ALUSrcB\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309146 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcA testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"ALUSrcA\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"RegWrite\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst testbench.sv(11) " "Verilog HDL Implicit Net warning at testbench.sv(11): created implicit net for \"RegDst\"" {  } { { "testbench.sv" "" { Text "E:/TEST_LAST/testbench.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IorD RISCVCPU.sv(35) " "Verilog HDL Implicit Net warning at RISCVCPU.sv(35): created implicit net for \"IorD\"" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B RISCVCPU.sv(38) " "Verilog HDL Implicit Net warning at RISCVCPU.sv(38): created implicit net for \"B\"" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ImmGen Datapath.sv(61) " "Verilog HDL Implicit Net warning at Datapath.sv(61): created implicit net for \"ImmGen\"" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Datapath.sv(111) " "Verilog HDL Implicit Net warning at Datapath.sv(111): created implicit net for \"clk\"" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCVCPU " "Elaborating entity \"RISCVCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594739309183 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "PCWriteCond RISCVCPU.sv(3) " "Verilog HDL Module Declaration warning at RISCVCPU.sv(3): port \"PCWriteCond\" already exists in the list of ports" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 3 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1594739309185 "|RISCVCPU"}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "PCWrite RISCVCPU.sv(3) " "Verilog HDL Module Declaration warning at RISCVCPU.sv(3): port \"PCWrite\" already exists in the list of ports" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 3 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1594739309185 "|RISCVCPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:RISCVDP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:RISCVDP\"" {  } { { "RISCVCPU.sv" "RISCVDP" { Text "E:/TEST_LAST/RISCVCPU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 1 Datapath.sv(61) " "Verilog HDL assignment warning at Datapath.sv(61): truncated value with size 64 to match size of target (1)" {  } { { "Datapath.sv" "" { Text "E:/TEST_LAST/Datapath.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594739309203 "|RISCVCPU|Datapath:RISCVDP"}
{ "Warning" "WSGN_SEARCH_FILE" "pcreg.sv 1 1 " "Using design file pcreg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCreg " "Found entity 1: PCreg" {  } { { "pcreg.sv" "" { Text "E:/TEST_LAST/pcreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594739309241 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1594739309241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCreg Datapath:RISCVDP\|PCreg:PC_FF " "Elaborating entity \"PCreg\" for hierarchy \"Datapath:RISCVDP\|PCreg:PC_FF\"" {  } { { "Datapath.sv" "PC_FF" { Text "E:/TEST_LAST/Datapath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr Datapath:RISCVDP\|flopr:MDR_FF " "Elaborating entity \"flopr\" for hierarchy \"Datapath:RISCVDP\|flopr:MDR_FF\"" {  } { { "Datapath.sv" "MDR_FF" { Text "E:/TEST_LAST/Datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr Datapath:RISCVDP\|flopenr:IR_FF " "Elaborating entity \"flopenr\" for hierarchy \"Datapath:RISCVDP\|flopenr:IR_FF\"" {  } { { "Datapath.sv" "IR_FF" { Text "E:/TEST_LAST/Datapath.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:RISCVDP\|ALUControl:alucontroller " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:RISCVDP\|ALUControl:alucontroller\"" {  } { { "Datapath.sv" "alucontroller" { Text "E:/TEST_LAST/Datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult2to1 Datapath:RISCVDP\|Mult2to1:PCdatasrc " "Elaborating entity \"Mult2to1\" for hierarchy \"Datapath:RISCVDP\|Mult2to1:PCdatasrc\"" {  } { { "Datapath.sv" "PCdatasrc" { Text "E:/TEST_LAST/Datapath.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult4to1 Datapath:RISCVDP\|Mult4to1:ALUBinput " "Elaborating entity \"Mult4to1\" for hierarchy \"Datapath:RISCVDP\|Mult4to1:ALUBinput\"" {  } { { "Datapath.sv" "ALUBinput" { Text "E:/TEST_LAST/Datapath.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCVALU Datapath:RISCVDP\|RISCVALU:ALU " "Elaborating entity \"RISCVALU\" for hierarchy \"Datapath:RISCVDP\|RISCVALU:ALU\"" {  } { { "Datapath.sv" "ALU" { Text "E:/TEST_LAST/Datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile Datapath:RISCVDP\|registerfile:regs " "Elaborating entity \"registerfile\" for hierarchy \"Datapath:RISCVDP\|registerfile:regs\"" {  } { { "Datapath.sv" "regs" { Text "E:/TEST_LAST/Datapath.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory Datapath:RISCVDP\|DataMemory:dataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"Datapath:RISCVDP\|DataMemory:dataMemory\"" {  } { { "Datapath.sv" "dataMemory" { Text "E:/TEST_LAST/Datapath.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:RISCVC " "Elaborating entity \"Controller\" for hierarchy \"Controller:RISCVC\"" {  } { { "RISCVCPU.sv" "RISCVC" { Text "E:/TEST_LAST/RISCVCPU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739309263 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath:RISCVDP\|DataMemory:dataMemory\|Memory " "RAM logic \"Datapath:RISCVDP\|DataMemory:dataMemory\|Memory\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.sv" "Memory" { Text "E:/TEST_LAST/DataMemory.sv" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1594739309915 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1594739309915 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1594739310336 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/TEST_LAST/db/RISCVCPU.ram0_DataMemory_5d7c1658.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/TEST_LAST/db/RISCVCPU.ram0_DataMemory_5d7c1658.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1594739310395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1594739318285 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pcreg.sv" "" { Text "E:/TEST_LAST/pcreg.sv" 8 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1594739318315 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1594739318315 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[11\] GND " "Pin \"MemOut\[11\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[19\] GND " "Pin \"MemOut\[19\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[20\] GND " "Pin \"MemOut\[20\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[24\] GND " "Pin \"MemOut\[24\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[27\] GND " "Pin \"MemOut\[27\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[28\] GND " "Pin \"MemOut\[28\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[31\] GND " "Pin \"MemOut\[31\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[32\] GND " "Pin \"MemOut\[32\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[33\] GND " "Pin \"MemOut\[33\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[34\] GND " "Pin \"MemOut\[34\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[35\] GND " "Pin \"MemOut\[35\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[36\] GND " "Pin \"MemOut\[36\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[37\] GND " "Pin \"MemOut\[37\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[38\] GND " "Pin \"MemOut\[38\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[39\] GND " "Pin \"MemOut\[39\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[40\] GND " "Pin \"MemOut\[40\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[41\] GND " "Pin \"MemOut\[41\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[42\] GND " "Pin \"MemOut\[42\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[43\] GND " "Pin \"MemOut\[43\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[44\] GND " "Pin \"MemOut\[44\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[45\] GND " "Pin \"MemOut\[45\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[46\] GND " "Pin \"MemOut\[46\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[47\] GND " "Pin \"MemOut\[47\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[48\] GND " "Pin \"MemOut\[48\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[49\] GND " "Pin \"MemOut\[49\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[50\] GND " "Pin \"MemOut\[50\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[51\] GND " "Pin \"MemOut\[51\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[52\] GND " "Pin \"MemOut\[52\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[53\] GND " "Pin \"MemOut\[53\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[54\] GND " "Pin \"MemOut\[54\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[55\] GND " "Pin \"MemOut\[55\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[56\] GND " "Pin \"MemOut\[56\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[57\] GND " "Pin \"MemOut\[57\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[58\] GND " "Pin \"MemOut\[58\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[59\] GND " "Pin \"MemOut\[59\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[60\] GND " "Pin \"MemOut\[60\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[61\] GND " "Pin \"MemOut\[61\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[62\] GND " "Pin \"MemOut\[62\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemOut\[63\] GND " "Pin \"MemOut\[63\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MemOut[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUCtl\[0\] GND " "Pin \"ALUCtl\[0\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|ALUCtl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUCtl\[1\] VCC " "Pin \"ALUCtl\[1\]\" is stuck at VCC" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|ALUCtl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUCtl\[3\] GND " "Pin \"ALUCtl\[3\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|ALUCtl[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[11\] GND " "Pin \"MDR\[11\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[19\] GND " "Pin \"MDR\[19\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[20\] GND " "Pin \"MDR\[20\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[24\] GND " "Pin \"MDR\[24\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[27\] GND " "Pin \"MDR\[27\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[28\] GND " "Pin \"MDR\[28\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[31\] GND " "Pin \"MDR\[31\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[32\] GND " "Pin \"MDR\[32\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[33\] GND " "Pin \"MDR\[33\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[34\] GND " "Pin \"MDR\[34\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[35\] GND " "Pin \"MDR\[35\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[36\] GND " "Pin \"MDR\[36\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[37\] GND " "Pin \"MDR\[37\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[38\] GND " "Pin \"MDR\[38\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[39\] GND " "Pin \"MDR\[39\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[40\] GND " "Pin \"MDR\[40\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[41\] GND " "Pin \"MDR\[41\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[42\] GND " "Pin \"MDR\[42\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[43\] GND " "Pin \"MDR\[43\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[44\] GND " "Pin \"MDR\[44\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[45\] GND " "Pin \"MDR\[45\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[46\] GND " "Pin \"MDR\[46\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[47\] GND " "Pin \"MDR\[47\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[48\] GND " "Pin \"MDR\[48\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[49\] GND " "Pin \"MDR\[49\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[50\] GND " "Pin \"MDR\[50\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[51\] GND " "Pin \"MDR\[51\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[52\] GND " "Pin \"MDR\[52\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[53\] GND " "Pin \"MDR\[53\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[54\] GND " "Pin \"MDR\[54\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[55\] GND " "Pin \"MDR\[55\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[56\] GND " "Pin \"MDR\[56\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[57\] GND " "Pin \"MDR\[57\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[58\] GND " "Pin \"MDR\[58\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[59\] GND " "Pin \"MDR\[59\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[60\] GND " "Pin \"MDR\[60\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[61\] GND " "Pin \"MDR\[61\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[62\] GND " "Pin \"MDR\[62\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDR\[63\] GND " "Pin \"MDR\[63\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|MDR[63]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[11\] GND " "Pin \"IR\[11\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[19\] GND " "Pin \"IR\[19\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[20\] GND " "Pin \"IR\[20\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[24\] GND " "Pin \"IR\[24\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[27\] GND " "Pin \"IR\[27\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[28\] GND " "Pin \"IR\[28\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[31\] GND " "Pin \"IR\[31\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[32\] GND " "Pin \"IR\[32\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[33\] GND " "Pin \"IR\[33\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[34\] GND " "Pin \"IR\[34\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[35\] GND " "Pin \"IR\[35\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[36\] GND " "Pin \"IR\[36\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[37\] GND " "Pin \"IR\[37\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[38\] GND " "Pin \"IR\[38\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[39\] GND " "Pin \"IR\[39\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[40\] GND " "Pin \"IR\[40\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[40]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[41\] GND " "Pin \"IR\[41\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[42\] GND " "Pin \"IR\[42\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[42]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[43\] GND " "Pin \"IR\[43\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[44\] GND " "Pin \"IR\[44\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[45\] GND " "Pin \"IR\[45\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[45]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[46\] GND " "Pin \"IR\[46\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[46]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[47\] GND " "Pin \"IR\[47\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[47]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[48\] GND " "Pin \"IR\[48\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[49\] GND " "Pin \"IR\[49\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[49]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[50\] GND " "Pin \"IR\[50\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[51\] GND " "Pin \"IR\[51\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[52\] GND " "Pin \"IR\[52\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[52]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[53\] GND " "Pin \"IR\[53\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[53]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[54\] GND " "Pin \"IR\[54\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[54]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[55\] GND " "Pin \"IR\[55\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[55]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[56\] GND " "Pin \"IR\[56\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[56]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[57\] GND " "Pin \"IR\[57\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[57]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[58\] GND " "Pin \"IR\[58\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[58]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[59\] GND " "Pin \"IR\[59\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[59]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[60\] GND " "Pin \"IR\[60\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[60]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[61\] GND " "Pin \"IR\[61\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[61]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[62\] GND " "Pin \"IR\[62\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[62]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR\[63\] GND " "Pin \"IR\[63\]\" is stuck at GND" {  } { { "RISCVCPU.sv" "" { Text "E:/TEST_LAST/RISCVCPU.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594739318592 "|RISCVCPU|IR[63]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594739318592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594739318711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1413 " "1413 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1594739321281 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594739322084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594739322084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2216 " "Implemented 2216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594739322958 ""} { "Info" "ICUT_CUT_TM_OPINS" "378 " "Implemented 378 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594739322958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1836 " "Implemented 1836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594739322958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594739322958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594739323009 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 19:38:43 2020 " "Processing ended: Tue Jul 14 19:38:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594739323009 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594739323009 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594739323009 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594739323009 ""}
