SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/enhanced_fsm_signal_processor.v
TOPLEVEL        = enhanced_fsm_signal_processor
MODULE          = test_enhanced_fsm_signal_processor
PYTHONPATH      = /src
HASH            = 1-rtl-design