<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>Debug</spirit:library>
  <spirit:name>sim_axi_perf_mon</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>MON_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:monitor spirit:interfaceMode="slave"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.MON_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.DATA_WIDTH"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.AWUSER_WIDTH"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.ARUSER_WIDTH"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.WUSER_WIDTH"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.RUSER_WIDTH"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.BUSER_WIDTH"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_LOCK"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_PROT"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_CACHE"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_QOS"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_REGION"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_WSTRB"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_BRESP"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.MON_AXI.HAS_RRESP"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_BUSIF">MON_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_CLK.ASSOCIATED_RESET">axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>69f2287d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9dc3850f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_systemcsimulation</spirit:name>
        <spirit:displayName>SystemC Simulation</spirit:displayName>
        <spirit:envIdentifier>systemCSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>systemc</spirit:language>
        <spirit:modelName>sim_axi_perf_mon</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_systemcsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>sim_type</spirit:name>
            <spirit:value>tlm</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4b3e0397</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>systemcsimulationwrapper</spirit:name>
        <spirit:displayName>SystemC Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>systemCSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>systemc</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>systemcsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>sim_type</spirit:name>
            <spirit:value>tlm</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7cbdd5cf</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_utilityxitfiles</spirit:name>
        <spirit:displayName>Utility XIT/TTCL</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xit.util</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_utilityxitfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cca3b008</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ID_WIDTH&apos;))-1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ADDR_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ID_WIDTH&apos;))-1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ADDR_WIDTH&apos;))-1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ID_WIDTH&apos;))-1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_systemcsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.C_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_AXI_ID_WIDTH&apos;))))" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/sim_axi_perf_mon_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_69f2287d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_systemcsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sysc/sim_axi_performance_monitor_rd_impl.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>sysc/sim_axi_performance_monitor_wr.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>sysc/sim_axi_perf_mon.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>sysc/sim_axi_performance_monitor_rd.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>sysc/sim_axi_performance_monitor_wr_impl.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>systemcsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ttcl/axi_perf_mon_cxx_wrapper.ttcl</spirit:name>
        <spirit:userFileType>ttcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttcl/axi_perf_mon_wrapper.ttcl</spirit:name>
        <spirit:userFileType>ttcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ttcl/axi_perf_mon_wrapper_stub.ttcl</spirit:name>
        <spirit:userFileType>ttcl</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_utilityxitfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>gui/sim_axi_perf_mon_v1_0.gtcl</spirit:name>
        <spirit:userFileType>GTCL</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI Performance Monitor to log details of AXI transactions</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>AXI ID WIDTH</spirit:displayName>
      <spirit:description>Width of ID for for write address, write data, read address and read data</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_ID_WIDTH" spirit:order="3" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_AXI_ADDR_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="64" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sim_axi_perf_mon</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MONITOR_ID</spirit:name>
      <spirit:displayName>Monitor ID</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.MONITOR_ID">mon0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_MIN</spirit:name>
      <spirit:displayName>Addr Min</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_MIN" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.ADDR_MIN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_MAX</spirit:name>
      <spirit:displayName>Addr Max</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_MAX" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="generated" xilinx:id="PARAM_ENABLEMENT.ADDR_MAX">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ENABLE_ADDR_FILTER</spirit:name>
      <spirit:displayName>Enable Addr Filter</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.ENABLE_ADDR_FILTER">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Simulation AXI Performance Monitor</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_2</xilinx:autoFamilySupportLevel>
      <xilinx:vendorDisplayName>Xilinx</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.xilinx.com</xilinx:vendorURL>
      <xilinx:coreRevision>27</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:sim_axi_perf_mon:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2018-10-22T21:38:44Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="xilinx.com:user:axi_performance_monitor:1.0_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/ip_repo/axi_performance_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:Debug:axi_performance_monitor:1.0_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/ip_repo/axi_performance_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:Debug:sim_axi_performance_monitor:1.0_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/ip_repo/axi_performance_monitor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="xilinx.com:Debug:sim_axi_perf_mon:1.0_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5f1fff_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbb446d_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54379ab7_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409a8418_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e93425_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca38c81_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea49733_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137dbac1_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c44ec8b_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7996a81c_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d872f71_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635ef375_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f72fe71_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767e0de5_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397f253_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b5a3f6_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3829fbda_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5f0698_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d22760_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790358d8_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a83df3f_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73443650_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe74f74_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4591d112_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142725ae_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38987b6d_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175d12ee_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757f961c_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249c7f5c_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f67c98_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566e2adb_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9e6aa6_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3af36f7a_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cf918_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18403370_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4899b68a_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d458c15_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3baa98_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f573109_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1558d867_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a9f1c9_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1823dc90_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab61b76_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a159f17_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6180c8d6_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db8c8d9_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fff4e0e_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f47c31_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2155a95_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60da61ce_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb7c41b_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5256516d_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7486bc_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd4a209_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f7f009_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab22f17_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcd20ce_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179753e1_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e83a73_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65c99b05_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb2ac8a_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed65d05_ARCHIVE_LOCATION">/proj/xhdhdstaff1/sahilg/head/src/shared/ip/common/cmodels/ip_repo/sim_axi_perf_mon_v1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.0</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b53f00d3"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="cc1ad156"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="cfaf5d36"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="576921c3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="094f4d3c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
