$date
	Tue Feb 06 15:46:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_fsm111 $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 # y $end
$var reg 2 % CurrentState [1:0] $end
$var reg 2 & NextState [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
x#
0"
x!
$end
#5000
0!
b0 &
b0 %
1"
0$
#10000
0"
1$
0#
#15000
1"
#20000
b1 &
0"
1#
#25000
b11 &
b1 %
1"
#30000
0"
#35000
b10 &
b11 %
1"
#40000
0"
#45000
1!
b1 &
b10 %
1"
#50000
0"
#55000
0!
b11 &
b1 %
1"
#60000
0"
#65000
b10 &
b11 %
1"
#70000
0"
#75000
1!
b1 &
b10 %
1"
#80000
b0 &
0"
0#
#85000
0!
b0 %
1"
#90000
b1 &
0"
1#
#95000
b11 &
b1 %
1"
#100000
0"
#105000
b10 &
b11 %
1"
#110000
b0 &
0"
0#
#115000
b0 %
1"
#120000
b1 &
0"
1#
#125000
b11 &
b1 %
1"
#130000
0"
#135000
b10 &
b11 %
1"
#140000
b0 &
0"
0#
#145000
b0 %
1"
#150000
b1 &
0"
1#
#155000
b11 &
b1 %
1"
#160000
b0 &
0"
0#
#165000
b0 %
1"
#170000
b1 &
0"
1#
#175000
b11 &
b1 %
1"
#180000
b0 &
0"
0#
#185000
b0 %
1"
#190000
b1 &
0"
1#
#195000
b11 &
b1 %
1"
#200000
0"
#205000
b10 &
b11 %
1"
#210000
b0 &
b0 %
0"
0#
0$
#215000
