/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [9:0] _01_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  reg [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_2z ? _00_ : celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_7z ? celloutsig_1_6z : celloutsig_1_8z[0];
  assign celloutsig_0_1z = ~((in_data[82] | celloutsig_0_0z) & in_data[71]);
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_6z[1]) & celloutsig_0_10z[1]);
  assign celloutsig_1_6z = ~((in_data[138] | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_1z));
  assign celloutsig_0_14z = celloutsig_0_9z | ~(celloutsig_0_13z[3]);
  assign celloutsig_0_34z = in_data[58] | ~(celloutsig_0_23z[2]);
  assign celloutsig_0_9z = celloutsig_0_3z | celloutsig_0_1z;
  assign celloutsig_0_18z = ~(celloutsig_0_1z ^ in_data[79]);
  assign celloutsig_0_19z = ~(celloutsig_0_17z[6] ^ celloutsig_0_0z);
  assign celloutsig_1_11z = { celloutsig_1_8z[2:0], _01_[6:5], _00_, _01_[3:0] } + { celloutsig_1_8z[4:0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z };
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 7'h00;
    else _13_ <= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign { _01_[6:5], _00_, _01_[3:0] } = _13_;
  assign celloutsig_1_0z = in_data[121:108] === in_data[123:110];
  assign celloutsig_1_13z = { celloutsig_1_11z[2], celloutsig_1_8z, celloutsig_1_12z } === { celloutsig_1_11z[8:2], celloutsig_1_6z };
  assign celloutsig_1_1z = in_data[188:186] < in_data[150:148];
  assign celloutsig_1_16z = { celloutsig_1_11z[3:2], celloutsig_1_6z } % { 1'h1, in_data[101:100] };
  assign celloutsig_0_10z = in_data[43:38] % { 1'h1, celloutsig_0_7z[3:1], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_15z } % { 1'h1, celloutsig_0_10z[4:2], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_33z = { celloutsig_0_7z[7:6], celloutsig_0_30z } % { 1'h1, in_data[91:88], celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_1_9z = in_data[102:100] % { 1'h1, celloutsig_1_3z[1:0] };
  assign celloutsig_0_7z = { celloutsig_0_6z[11:4], celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_6z[9:2], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[46:35] != in_data[95:84];
  assign celloutsig_0_2z = celloutsig_0_1z != celloutsig_0_0z;
  assign celloutsig_0_12z = { in_data[82:76], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } !== { in_data[39:25], celloutsig_0_9z };
  assign celloutsig_0_30z = ~ { celloutsig_0_23z[2:1], celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_12z };
  assign celloutsig_1_12z = | { celloutsig_1_9z[2], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_8z = | { celloutsig_0_6z[3:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_16z = | { in_data[27:2], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_2z = ~^ { in_data[176:168], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~^ { in_data[22:19], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_17z[9:1], celloutsig_0_17z[9], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_1_19z = ^ { celloutsig_1_11z[8:1], celloutsig_1_13z, _01_[6:5], _00_, _01_[3:0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_16z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_27z = ^ { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_1_8z = { in_data[181:178], celloutsig_1_6z, celloutsig_1_5z } << { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[138:135], celloutsig_1_2z } ^ in_data[150:146];
  assign celloutsig_0_6z = { in_data[65:57], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } ^ { in_data[57:49], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_15z = { in_data[35:34], celloutsig_0_13z } ^ { celloutsig_0_7z[8:4], celloutsig_0_14z };
  always_latch
    if (clkin_data[0]) celloutsig_0_13z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_13z = { celloutsig_0_7z[2:1], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_5z = ~((in_data[100] & celloutsig_1_3z[2]) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_2z) | (in_data[1] & celloutsig_0_3z));
  assign { celloutsig_0_17z[6:1], celloutsig_0_17z[7], celloutsig_0_17z[9:8] } = ~ { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z };
  assign { _01_[9:7], _01_[4] } = { celloutsig_1_8z[2:0], _00_ };
  assign celloutsig_0_17z[0] = celloutsig_0_17z[9];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
