                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler 
                                      3 ; Version 4.2.14 #0 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_first_leading_one
                                      6 	.optsdcc -mmcs51 --model-huge
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl ___stdc_first_leading_one_PARM_2
                                     12 	.globl ___stdc_first_leading_one
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram
                                     34 ;--------------------------------------------------------
                                     35 	.area	OSEG    (OVR,DATA)
      000000                         36 ___stdc_first_leading_one_sloc0_1_0:
      000000                         37 	.ds 8
      000008                         38 ___stdc_first_leading_one_sloc1_1_0:
      000008                         39 	.ds 1
                                     40 ;--------------------------------------------------------
                                     41 ; indirectly addressable internal ram data
                                     42 ;--------------------------------------------------------
                                     43 	.area ISEG    (DATA)
                                     44 ;--------------------------------------------------------
                                     45 ; absolute internal ram data
                                     46 ;--------------------------------------------------------
                                     47 	.area IABS    (ABS,DATA)
                                     48 	.area IABS    (ABS,DATA)
                                     49 ;--------------------------------------------------------
                                     50 ; bit data
                                     51 ;--------------------------------------------------------
                                     52 	.area BSEG    (BIT)
                                     53 ;--------------------------------------------------------
                                     54 ; paged external ram data
                                     55 ;--------------------------------------------------------
                                     56 	.area PSEG    (PAG,XDATA)
                                     57 ;--------------------------------------------------------
                                     58 ; uninitialized external ram data
                                     59 ;--------------------------------------------------------
                                     60 	.area XSEG    (XDATA)
      000000                         61 ___stdc_first_leading_one_PARM_2:
      000000                         62 	.ds 1
      000001                         63 ___stdc_first_leading_one_value_65536_8:
      000001                         64 	.ds 8
                                     65 ;--------------------------------------------------------
                                     66 ; absolute external ram data
                                     67 ;--------------------------------------------------------
                                     68 	.area XABS    (ABS,XDATA)
                                     69 ;--------------------------------------------------------
                                     70 ; initialized external ram data
                                     71 ;--------------------------------------------------------
                                     72 	.area XISEG   (XDATA)
                                     73 	.area HOME    (CODE)
                                     74 	.area GSINIT0 (CODE)
                                     75 	.area GSINIT1 (CODE)
                                     76 	.area GSINIT2 (CODE)
                                     77 	.area GSINIT3 (CODE)
                                     78 	.area GSINIT4 (CODE)
                                     79 	.area GSINIT5 (CODE)
                                     80 	.area GSINIT  (CODE)
                                     81 	.area GSFINAL (CODE)
                                     82 	.area CSEG    (CODE)
                                     83 ;--------------------------------------------------------
                                     84 ; global & static initialisations
                                     85 ;--------------------------------------------------------
                                     86 	.area HOME    (CODE)
                                     87 	.area GSINIT  (CODE)
                                     88 	.area GSFINAL (CODE)
                                     89 	.area GSINIT  (CODE)
                                     90 ;--------------------------------------------------------
                                     91 ; Home
                                     92 ;--------------------------------------------------------
                                     93 	.area HOME    (CODE)
                                     94 	.area HOME    (CODE)
                                     95 ;--------------------------------------------------------
                                     96 ; code
                                     97 ;--------------------------------------------------------
                                     98 	.area CSEG    (CODE)
                                     99 ;------------------------------------------------------------
                                    100 ;Allocation info for local variables in function '__stdc_first_leading_one'
                                    101 ;------------------------------------------------------------
                                    102 ;width                     Allocated with name '___stdc_first_leading_one_PARM_2'
                                    103 ;value                     Allocated with name '___stdc_first_leading_one_value_65536_8'
                                    104 ;i                         Allocated with name '___stdc_first_leading_one_i_131072_10'
                                    105 ;sloc0                     Allocated with name '___stdc_first_leading_one_sloc0_1_0'
                                    106 ;sloc1                     Allocated with name '___stdc_first_leading_one_sloc1_1_0'
                                    107 ;------------------------------------------------------------
                                    108 ;	__stdc_first_leading_one.c:36: int_fast8_t __stdc_first_leading_one(unsigned long long value, uint_fast8_t width)
                                    109 ;	-----------------------------------------
                                    110 ;	 function __stdc_first_leading_one
                                    111 ;	-----------------------------------------
      000000                        112 ___stdc_first_leading_one:
                           000007   113 	ar7 = 0x07
                           000006   114 	ar6 = 0x06
                           000005   115 	ar5 = 0x05
                           000004   116 	ar4 = 0x04
                           000003   117 	ar3 = 0x03
                           000002   118 	ar2 = 0x02
                           000001   119 	ar1 = 0x01
                           000000   120 	ar0 = 0x00
      000000 C0 07            [24]  121 	push	ar7
      000002 C0 06            [24]  122 	push	ar6
      000004 C0 05            [24]  123 	push	ar5
      000006 C0 04            [24]  124 	push	ar4
      000008 C0 E0            [24]  125 	push	acc
      00000A C0 F0            [24]  126 	push	b
      00000C C0 83            [24]  127 	push	dph
      00000E C0 82            [24]  128 	push	dpl
      000010 90r00r01         [24]  129 	mov	dptr,#___stdc_first_leading_one_value_65536_8
      000013 D0 E0            [24]  130 	pop	acc
      000015 F0               [24]  131 	movx	@dptr,a
      000016 D0 E0            [24]  132 	pop	acc
      000018 A3               [24]  133 	inc	dptr
      000019 F0               [24]  134 	movx	@dptr,a
      00001A D0 E0            [24]  135 	pop	acc
      00001C A3               [24]  136 	inc	dptr
      00001D F0               [24]  137 	movx	@dptr,a
      00001E D0 E0            [24]  138 	pop	acc
      000020 A3               [24]  139 	inc	dptr
      000021 F0               [24]  140 	movx	@dptr,a
      000022 D0 E0            [24]  141 	pop	acc
      000024 A3               [24]  142 	inc	dptr
      000025 F0               [24]  143 	movx	@dptr,a
      000026 D0 E0            [24]  144 	pop	acc
      000028 A3               [24]  145 	inc	dptr
      000029 F0               [24]  146 	movx	@dptr,a
      00002A D0 E0            [24]  147 	pop	acc
      00002C A3               [24]  148 	inc	dptr
      00002D F0               [24]  149 	movx	@dptr,a
      00002E D0 E0            [24]  150 	pop	acc
      000030 A3               [24]  151 	inc	dptr
      000031 F0               [24]  152 	movx	@dptr,a
                                    153 ;	__stdc_first_leading_one.c:38: for(int_fast8_t i = width - 1; i >= 0; i--)
      000032 90r00r00         [24]  154 	mov	dptr,#___stdc_first_leading_one_PARM_2
      000035 E0               [24]  155 	movx	a,@dptr
      000036 FF               [12]  156 	mov	r7,a
      000037 14               [12]  157 	dec	a
      000038 F5*08            [12]  158 	mov	___stdc_first_leading_one_sloc1_1_0,a
      00003A 90r00r01         [24]  159 	mov	dptr,#___stdc_first_leading_one_value_65536_8
      00003D E0               [24]  160 	movx	a,@dptr
      00003E F5*00            [12]  161 	mov	___stdc_first_leading_one_sloc0_1_0,a
      000040 A3               [24]  162 	inc	dptr
      000041 E0               [24]  163 	movx	a,@dptr
      000042 F5*01            [12]  164 	mov	(___stdc_first_leading_one_sloc0_1_0 + 1),a
      000044 A3               [24]  165 	inc	dptr
      000045 E0               [24]  166 	movx	a,@dptr
      000046 F5*02            [12]  167 	mov	(___stdc_first_leading_one_sloc0_1_0 + 2),a
      000048 A3               [24]  168 	inc	dptr
      000049 E0               [24]  169 	movx	a,@dptr
      00004A F5*03            [12]  170 	mov	(___stdc_first_leading_one_sloc0_1_0 + 3),a
      00004C A3               [24]  171 	inc	dptr
      00004D E0               [24]  172 	movx	a,@dptr
      00004E F5*04            [12]  173 	mov	(___stdc_first_leading_one_sloc0_1_0 + 4),a
      000050 A3               [24]  174 	inc	dptr
      000051 E0               [24]  175 	movx	a,@dptr
      000052 F5*05            [12]  176 	mov	(___stdc_first_leading_one_sloc0_1_0 + 5),a
      000054 A3               [24]  177 	inc	dptr
      000055 E0               [24]  178 	movx	a,@dptr
      000056 F5*06            [12]  179 	mov	(___stdc_first_leading_one_sloc0_1_0 + 6),a
      000058 A3               [24]  180 	inc	dptr
      000059 E0               [24]  181 	movx	a,@dptr
      00005A F5*07            [12]  182 	mov	(___stdc_first_leading_one_sloc0_1_0 + 7),a
      00005C                        183 00105$:
      00005C E5*08            [12]  184 	mov	a,___stdc_first_leading_one_sloc1_1_0
      00005E 20 E7 6E         [24]  185 	jb	acc.7,00103$
                                    186 ;	__stdc_first_leading_one.c:39: if(value & (1ull << i))
      000061 C0 07            [24]  187 	push	ar7
      000063 AD*08            [24]  188 	mov	r5,___stdc_first_leading_one_sloc1_1_0
      000065 8D F0            [24]  189 	mov	b,r5
      000067 05 F0            [12]  190 	inc	b
      000069 78 01            [12]  191 	mov	r0,#0x01
      00006B 79 00            [12]  192 	mov	r1,#0x00
      00006D 7A 00            [12]  193 	mov	r2,#0x00
      00006F 7B 00            [12]  194 	mov	r3,#0x00
      000071 7C 00            [12]  195 	mov	r4,#0x00
      000073 7D 00            [12]  196 	mov	r5,#0x00
      000075 7E 00            [12]  197 	mov	r6,#0x00
      000077 7F 00            [12]  198 	mov	r7,#0x00
      000079 80 18            [24]  199 	sjmp	00123$
      00007B                        200 00122$:
      00007B E8               [12]  201 	mov	a,r0
      00007C 28               [12]  202 	add	a,r0
      00007D F8               [12]  203 	mov	r0,a
      00007E E9               [12]  204 	mov	a,r1
      00007F 33               [12]  205 	rlc	a
      000080 F9               [12]  206 	mov	r1,a
      000081 EA               [12]  207 	mov	a,r2
      000082 33               [12]  208 	rlc	a
      000083 FA               [12]  209 	mov	r2,a
      000084 EB               [12]  210 	mov	a,r3
      000085 33               [12]  211 	rlc	a
      000086 FB               [12]  212 	mov	r3,a
      000087 EC               [12]  213 	mov	a,r4
      000088 33               [12]  214 	rlc	a
      000089 FC               [12]  215 	mov	r4,a
      00008A ED               [12]  216 	mov	a,r5
      00008B 33               [12]  217 	rlc	a
      00008C FD               [12]  218 	mov	r5,a
      00008D EE               [12]  219 	mov	a,r6
      00008E 33               [12]  220 	rlc	a
      00008F FE               [12]  221 	mov	r6,a
      000090 EF               [12]  222 	mov	a,r7
      000091 33               [12]  223 	rlc	a
      000092 FF               [12]  224 	mov	r7,a
      000093                        225 00123$:
      000093 D5 F0 E5         [24]  226 	djnz	b,00122$
      000096 E5*00            [12]  227 	mov	a,___stdc_first_leading_one_sloc0_1_0
      000098 52 00            [12]  228 	anl	ar0,a
      00009A E5*01            [12]  229 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 1)
      00009C 52 01            [12]  230 	anl	ar1,a
      00009E E5*02            [12]  231 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 2)
      0000A0 52 02            [12]  232 	anl	ar2,a
      0000A2 E5*03            [12]  233 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 3)
      0000A4 52 03            [12]  234 	anl	ar3,a
      0000A6 E5*04            [12]  235 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 4)
      0000A8 52 04            [12]  236 	anl	ar4,a
      0000AA E5*05            [12]  237 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 5)
      0000AC 52 05            [12]  238 	anl	ar5,a
      0000AE E5*06            [12]  239 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 6)
      0000B0 52 06            [12]  240 	anl	ar6,a
      0000B2 E5*07            [12]  241 	mov	a,(___stdc_first_leading_one_sloc0_1_0 + 7)
      0000B4 52 07            [12]  242 	anl	ar7,a
      0000B6 E8               [12]  243 	mov	a,r0
      0000B7 49               [12]  244 	orl	a,r1
      0000B8 4A               [12]  245 	orl	a,r2
      0000B9 4B               [12]  246 	orl	a,r3
      0000BA 4C               [12]  247 	orl	a,r4
      0000BB 4D               [12]  248 	orl	a,r5
      0000BC 4E               [12]  249 	orl	a,r6
      0000BD 4F               [12]  250 	orl	a,r7
      0000BE D0 07            [24]  251 	pop	ar7
      0000C0 60 09            [24]  252 	jz	00106$
                                    253 ;	__stdc_first_leading_one.c:40: return (width - i);
      0000C2 EF               [12]  254 	mov	a,r7
      0000C3 C3               [12]  255 	clr	c
      0000C4 95*08            [12]  256 	subb	a,___stdc_first_leading_one_sloc1_1_0
      0000C6 FE               [12]  257 	mov	r6,a
      0000C7 F5 82            [12]  258 	mov	dpl,a
      0000C9 80 07            [24]  259 	sjmp	00107$
      0000CB                        260 00106$:
                                    261 ;	__stdc_first_leading_one.c:38: for(int_fast8_t i = width - 1; i >= 0; i--)
      0000CB 15*08            [12]  262 	dec	___stdc_first_leading_one_sloc1_1_0
      0000CD 80 8D            [24]  263 	sjmp	00105$
      0000CF                        264 00103$:
                                    265 ;	__stdc_first_leading_one.c:41: return 0;
      0000CF 75 82 00         [24]  266 	mov	dpl,#0x00
      0000D2                        267 00107$:
                                    268 ;	__stdc_first_leading_one.c:42: }
      0000D2 02r00r00         [24]  269 	ljmp	__sdcc_banked_ret
                                    270 	.area CSEG    (CODE)
                                    271 	.area CONST   (CODE)
                                    272 	.area XINIT   (CODE)
                                    273 	.area CABS    (ABS,CODE)
