-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity crosscorr_run_Pipeline_VITIS_LOOP_19_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_data_re_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_data_re_ce0 : OUT STD_LOGIC;
    out_data_re_we0 : OUT STD_LOGIC;
    out_data_re_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_data_im_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_data_im_ce0 : OUT STD_LOGIC;
    out_data_im_we0 : OUT STD_LOGIC;
    out_data_im_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    in_data_re_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_data_re_ce0 : OUT STD_LOGIC;
    in_data_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    in_data_im_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    in_data_im_ce0 : OUT STD_LOGIC;
    in_data_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp2_re_1_cast : IN STD_LOGIC_VECTOR (24 downto 0);
    sext_ln19 : IN STD_LOGIC_VECTOR (24 downto 0) );
end;


architecture behav of crosscorr_run_Pipeline_VITIS_LOOP_19_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv26_0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv51_0 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter73 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter74 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter75 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter76 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter77 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter78 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter79 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter80 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter81 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter82 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter83 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter84 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter85 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter86 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter87 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter88 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter89 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter90 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter91 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter92 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter93 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter94 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter95 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter96 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter97 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter98 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter99 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln19_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sext_ln19_cast_fu_233_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal sext_ln19_cast_reg_818 : STD_LOGIC_VECTOR (49 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp2_re_1_cast_cast_fu_237_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp2_re_1_cast_cast_reg_824 : STD_LOGIC_VECTOR (49 downto 0);
    signal i105_load_reg_830 : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter25_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter26_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter27_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter28_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter29_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter30_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter31_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter32_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter33_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter34_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter35_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter37_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter38_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter39_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter40_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter41_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter42_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter43_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter44_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter45_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter46_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter47_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter48_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter49_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter50_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter51_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter52_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter53_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter54_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter55_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter56_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter57_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter58_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter59_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter60_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter61_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter62_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter63_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter64_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter65_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter66_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter67_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter68_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter69_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter70_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter71_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter72_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter73_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter74_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter75_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter76_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter77_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter78_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter79_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter80_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter81_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter82_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter83_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter84_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter85_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter86_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter87_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter88_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter89_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter90_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter91_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter92_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter93_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter94_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter95_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter96_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter97_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal i105_load_reg_830_pp0_iter98_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal in_data_re_load_reg_849 : STD_LOGIC_VECTOR (15 downto 0);
    signal in_data_im_load_reg_854 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_reg_859 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp2_reg_864 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp3_reg_869 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp4_reg_874 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_reg_879 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln134_6_reg_884 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln134_7_reg_889 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_78_reg_894 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln135_6_reg_899 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln135_7_reg_904 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_re_5_fu_482_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter6_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter7_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter8_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter9_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter10_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter11_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter12_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter13_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter14_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter15_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter16_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter17_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter18_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter19_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter20_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter21_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter22_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter23_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter24_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter25_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter26_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter27_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter28_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter29_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter30_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter31_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter32_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter33_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter34_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_re_5_reg_909_pp0_iter35_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_fu_509_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter5_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter6_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter7_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter8_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter9_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter10_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter11_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter12_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter13_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter14_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter15_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter16_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter17_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter18_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter19_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter20_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter21_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter22_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter23_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter24_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter25_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter26_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter27_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter28_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter29_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter30_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter31_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter32_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter33_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter34_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_im_5_reg_914_pp0_iter35_reg : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_im_reg_919 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln9_fu_536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln9_1_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln9_1_reg_930 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_803_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal x_reg_940 : STD_LOGIC_VECTOR (32 downto 0);
    signal comp_re_reg_945 : STD_LOGIC_VECTOR (25 downto 0);
    signal comp_re_reg_945_pp0_iter36_reg : STD_LOGIC_VECTOR (25 downto 0);
    signal icmp_ln316_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter78_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter79_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter80_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter81_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter82_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter83_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter84_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter85_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter86_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter87_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter88_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter89_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter90_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter91_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter92_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter93_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter94_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter95_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln316_reg_952_pp0_iter96_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln98_1_fu_571_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp1_4_reg_972 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_s_reg_977 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_reg_982 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln144_fu_622_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp2_re_6_fu_644_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_im_6_fu_648_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_re_5_fu_756_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_re_5_reg_1013 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_im_5_fu_784_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_im_5_reg_1018 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_sqrt_fixed_33_3_s_fu_200_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter55_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter56_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter57_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter58_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter59_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter60_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter61_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter62_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter63_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter64_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter65_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter66_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter67_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter68_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter69_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter70_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter71_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter72_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter73_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter74_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter75_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter76_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter77_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter78_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter79_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter80_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter81_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter82_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter83_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter84_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter85_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter86_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter87_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter88_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter89_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter90_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter91_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter92_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter93_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter94_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter95_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter96_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter97_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter98_tmp_re_3_reg_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter26_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter27_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter28_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter29_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter30_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter31_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter32_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter33_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter34_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter35_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter36_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter37_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter38_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter39_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter40_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter41_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter42_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter43_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter44_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter45_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter46_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter47_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter48_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter49_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter50_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter51_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter52_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter53_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter54_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter55_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter56_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter57_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter58_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter59_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter60_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter61_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter62_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter63_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter64_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter65_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter66_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter67_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter68_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter69_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter70_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter71_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter72_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter73_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter74_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter75_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter76_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter77_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter78_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter79_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter80_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter81_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter82_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter83_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter84_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter85_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter86_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter87_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter88_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter89_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter90_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter91_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter92_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter93_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter94_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter95_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter96_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter97_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter98_tmp_im_3_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_ignoreCallOp178 : BOOLEAN;
    signal zext_ln19_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln27_fu_797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i105_fu_110 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal trunc_ln19_fu_265_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i105_load : STD_LOGIC_VECTOR (1 downto 0);
    signal in_data_re_ce0_local : STD_LOGIC;
    signal in_data_im_ce0_local : STD_LOGIC;
    signal out_data_re_we0_local : STD_LOGIC;
    signal out_data_re_ce0_local : STD_LOGIC;
    signal out_data_im_we0_local : STD_LOGIC;
    signal out_data_im_ce0_local : STD_LOGIC;
    signal mul_ln98_fu_205_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln98_fu_294_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln98_fu_205_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln99_fu_209_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln99_fu_310_p1 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln99_fu_209_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln100_fu_213_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln100_fu_213_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln101_fu_217_p0 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln101_fu_217_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln98_2_fu_221_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln98_fu_580_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal mul_ln98_2_fu_221_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_225_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_229_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal i105_cast_fu_249_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_fu_259_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp2_re_4_fu_280_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln98_fu_205_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal tmp2_im_4_fu_287_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal mul_ln99_fu_209_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln100_fu_213_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal mul_ln101_fu_217_p2 : STD_LOGIC_VECTOR (49 downto 0);
    signal sext_ln98_1_fu_346_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln99_1_fu_349_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln101_fu_355_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln100_fu_352_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp5_re_fu_358_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln_fu_370_p3 : STD_LOGIC_VECTOR (50 downto 0);
    signal sext_ln134_fu_378_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal sub_ln134_fu_390_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp5_im_fu_364_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln1_fu_416_p3 : STD_LOGIC_VECTOR (50 downto 0);
    signal sext_ln135_fu_424_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal sub_ln135_fu_436_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal sext_ln134_1_fu_462_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln134_2_fu_469_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln134_fu_465_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln134_1_fu_476_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln134_1_fu_472_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln135_1_fu_489_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln135_2_fu_496_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln135_fu_492_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sub_ln135_1_fu_503_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln135_1_fu_499_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_re_fu_516_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln9_1_fu_543_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln9_1_fu_540_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln9_1_fu_543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln98_2_fu_221_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal grp_fu_225_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_229_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_625_p0 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_625_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_638_p0 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_638_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln134_fu_652_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln134_1_fu_656_p3 : STD_LOGIC_VECTOR (50 downto 0);
    signal sub_ln134_2_fu_672_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal trunc_ln134_4_fu_678_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln135_fu_694_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal shl_ln135_1_fu_698_p3 : STD_LOGIC_VECTOR (50 downto 0);
    signal sub_ln135_2_fu_714_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal trunc_ln135_4_fu_720_p4 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln134_3_fu_688_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_79_fu_664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_736_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_746_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln135_3_fu_730_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_80_fu_706_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_fu_764_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_774_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln27_fu_792_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_803_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_803_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter49_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter50_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter51_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter52_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter53_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter54_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter55_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter56_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter57_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter58_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter59_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter60_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter61_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter62_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter63_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter64_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter65_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter66_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter67_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter68_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter69_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter70_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter71_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter72_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter73_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter74_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter75_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter76_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter77_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter78_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter79_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter80_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter81_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter82_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter83_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter84_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter85_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter86_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter87_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter88_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter89_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter90_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter91_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter92_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter93_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter94_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter95_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter96_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter97_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter98_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter99_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component crosscorr_sqrt_fixed_33_3_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (32 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component crosscorr_mul_25s_25s_50_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        dout : OUT STD_LOGIC_VECTOR (49 downto 0) );
    end component;


    component crosscorr_mul_26ns_26ns_52_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (25 downto 0);
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component crosscorr_mul_26ns_31s_56_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component crosscorr_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component crosscorr_sdiv_56ns_29ns_32_60_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (55 downto 0);
        din1 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component crosscorr_mac_muladd_16s_16s_32s_33_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component crosscorr_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_sqrt_fixed_33_3_s_fu_200 : component crosscorr_sqrt_fixed_33_3_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x => x_reg_940,
        ap_return => grp_sqrt_fixed_33_3_s_fu_200_ap_return);

    mul_25s_25s_50_1_1_U2 : component crosscorr_mul_25s_25s_50_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        dout_WIDTH => 50)
    port map (
        din0 => mul_ln98_fu_205_p0,
        din1 => mul_ln98_fu_205_p1,
        dout => mul_ln98_fu_205_p2);

    mul_25s_25s_50_1_1_U3 : component crosscorr_mul_25s_25s_50_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        dout_WIDTH => 50)
    port map (
        din0 => mul_ln99_fu_209_p0,
        din1 => mul_ln99_fu_209_p1,
        dout => mul_ln99_fu_209_p2);

    mul_25s_25s_50_1_1_U4 : component crosscorr_mul_25s_25s_50_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        dout_WIDTH => 50)
    port map (
        din0 => mul_ln100_fu_213_p0,
        din1 => mul_ln100_fu_213_p1,
        dout => mul_ln100_fu_213_p2);

    mul_25s_25s_50_1_1_U5 : component crosscorr_mul_25s_25s_50_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        dout_WIDTH => 50)
    port map (
        din0 => mul_ln101_fu_217_p0,
        din1 => mul_ln101_fu_217_p1,
        dout => mul_ln101_fu_217_p2);

    mul_26ns_26ns_52_1_1_U6 : component crosscorr_mul_26ns_26ns_52_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 26,
        dout_WIDTH => 52)
    port map (
        din0 => mul_ln98_2_fu_221_p0,
        din1 => mul_ln98_2_fu_221_p1,
        dout => mul_ln98_2_fu_221_p2);

    mul_26ns_31s_56_2_1_U7 : component crosscorr_mul_26ns_31s_56_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 26,
        din1_WIDTH => 31,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_225_p0,
        din1 => tmp_re_5_reg_909_pp0_iter35_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_225_p2);

    mul_26ns_31s_56_2_1_U8 : component crosscorr_mul_26ns_31s_56_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 26,
        din1_WIDTH => 31,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_229_p0,
        din1 => tmp_im_5_reg_914_pp0_iter35_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_229_p2);

    mul_16s_16s_32_1_1_U9 : component crosscorr_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln9_1_fu_543_p0,
        din1 => mul_ln9_1_fu_543_p1,
        dout => mul_ln9_1_fu_543_p2);

    sdiv_56ns_29ns_32_60_1_U10 : component crosscorr_sdiv_56ns_29ns_32_60_1
    generic map (
        ID => 1,
        NUM_STAGE => 60,
        din0_WIDTH => 56,
        din1_WIDTH => 29,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_625_p0,
        din1 => grp_fu_625_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_625_p2);

    sdiv_56ns_29ns_32_60_1_U11 : component crosscorr_sdiv_56ns_29ns_32_60_1
    generic map (
        ID => 1,
        NUM_STAGE => 60,
        din0_WIDTH => 56,
        din1_WIDTH => 29,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_638_p0,
        din1 => grp_fu_638_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_638_p2);

    mac_muladd_16s_16s_32s_33_4_1_U12 : component crosscorr_mac_muladd_16s_16s_32s_33_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 32,
        dout_WIDTH => 33)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_803_p0,
        din1 => grp_fu_803_p1,
        din2 => mul_ln9_1_reg_930,
        ce => ap_const_logic_1,
        dout => grp_fu_803_p3);

    flow_control_loop_pipe_sequential_init_U : component crosscorr_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter99_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter73 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter74 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter75 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter76 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter77 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter78 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter79_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter79 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter80_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter80 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter81_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter81 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter82_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter82 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter83_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter83 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter83 <= ap_enable_reg_pp0_iter82;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter84_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter84 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter84 <= ap_enable_reg_pp0_iter83;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter85_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter85 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter85 <= ap_enable_reg_pp0_iter84;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter86_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter86 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter86 <= ap_enable_reg_pp0_iter85;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter87_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter87 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter87 <= ap_enable_reg_pp0_iter86;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter88_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter88 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter88 <= ap_enable_reg_pp0_iter87;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter89_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter89 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter89 <= ap_enable_reg_pp0_iter88;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter90_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter90 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter90 <= ap_enable_reg_pp0_iter89;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter91_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter91 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter91 <= ap_enable_reg_pp0_iter90;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter92_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter92 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter92 <= ap_enable_reg_pp0_iter91;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter93_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter93 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter93 <= ap_enable_reg_pp0_iter92;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter94_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter94 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter94 <= ap_enable_reg_pp0_iter93;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter95_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter95 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter95 <= ap_enable_reg_pp0_iter94;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter96_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter96 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter96 <= ap_enable_reg_pp0_iter95;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter97_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter97 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter97 <= ap_enable_reg_pp0_iter96;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter98_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter98 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter98 <= ap_enable_reg_pp0_iter97;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter99_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter99 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter99 <= ap_enable_reg_pp0_iter98;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter99_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter98_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter99_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter99_reg <= ap_loop_exit_ready_pp0_iter98_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter37_tmp_im_3_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
                if ((icmp_ln316_fu_562_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter37_tmp_im_3_reg_189 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter37_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter36_tmp_im_3_reg_189;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter37_tmp_re_3_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter36 = ap_const_logic_1))) then
                if ((icmp_ln316_fu_562_p2 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter37_tmp_re_3_reg_178 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter37_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter36_tmp_re_3_reg_178;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter98_tmp_im_3_reg_189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter97 = ap_const_logic_1))) then
                if ((icmp_ln316_reg_952_pp0_iter96_reg = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter98_tmp_im_3_reg_189 <= tmp2_im_6_fu_648_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter98_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter97_tmp_im_3_reg_189;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter98_tmp_re_3_reg_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter97 = ap_const_logic_1))) then
                if ((icmp_ln316_reg_952_pp0_iter96_reg = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter98_tmp_re_3_reg_178 <= tmp2_re_6_fu_644_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter98_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter97_tmp_re_3_reg_178;
                end if;
            end if; 
        end if;
    end process;

    i105_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then 
                    i105_fu_110 <= trunc_ln19_fu_265_p1;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i105_fu_110 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
                ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
                ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
                ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
                ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
                ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
                ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
                ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
                ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
                ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
                ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
                ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
                ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
                ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
                ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
                ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
                ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
                ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
                ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
                ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
                ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
                ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
                ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
                ap_loop_exit_ready_pp0_iter75_reg <= ap_loop_exit_ready_pp0_iter74_reg;
                ap_loop_exit_ready_pp0_iter76_reg <= ap_loop_exit_ready_pp0_iter75_reg;
                ap_loop_exit_ready_pp0_iter77_reg <= ap_loop_exit_ready_pp0_iter76_reg;
                ap_loop_exit_ready_pp0_iter78_reg <= ap_loop_exit_ready_pp0_iter77_reg;
                ap_loop_exit_ready_pp0_iter79_reg <= ap_loop_exit_ready_pp0_iter78_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter80_reg <= ap_loop_exit_ready_pp0_iter79_reg;
                ap_loop_exit_ready_pp0_iter81_reg <= ap_loop_exit_ready_pp0_iter80_reg;
                ap_loop_exit_ready_pp0_iter82_reg <= ap_loop_exit_ready_pp0_iter81_reg;
                ap_loop_exit_ready_pp0_iter83_reg <= ap_loop_exit_ready_pp0_iter82_reg;
                ap_loop_exit_ready_pp0_iter84_reg <= ap_loop_exit_ready_pp0_iter83_reg;
                ap_loop_exit_ready_pp0_iter85_reg <= ap_loop_exit_ready_pp0_iter84_reg;
                ap_loop_exit_ready_pp0_iter86_reg <= ap_loop_exit_ready_pp0_iter85_reg;
                ap_loop_exit_ready_pp0_iter87_reg <= ap_loop_exit_ready_pp0_iter86_reg;
                ap_loop_exit_ready_pp0_iter88_reg <= ap_loop_exit_ready_pp0_iter87_reg;
                ap_loop_exit_ready_pp0_iter89_reg <= ap_loop_exit_ready_pp0_iter88_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter90_reg <= ap_loop_exit_ready_pp0_iter89_reg;
                ap_loop_exit_ready_pp0_iter91_reg <= ap_loop_exit_ready_pp0_iter90_reg;
                ap_loop_exit_ready_pp0_iter92_reg <= ap_loop_exit_ready_pp0_iter91_reg;
                ap_loop_exit_ready_pp0_iter93_reg <= ap_loop_exit_ready_pp0_iter92_reg;
                ap_loop_exit_ready_pp0_iter94_reg <= ap_loop_exit_ready_pp0_iter93_reg;
                ap_loop_exit_ready_pp0_iter95_reg <= ap_loop_exit_ready_pp0_iter94_reg;
                ap_loop_exit_ready_pp0_iter96_reg <= ap_loop_exit_ready_pp0_iter95_reg;
                ap_loop_exit_ready_pp0_iter97_reg <= ap_loop_exit_ready_pp0_iter96_reg;
                ap_loop_exit_ready_pp0_iter98_reg <= ap_loop_exit_ready_pp0_iter97_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                comp_re_reg_945 <= grp_sqrt_fixed_33_3_s_fu_200_ap_return(31 downto 6);
                comp_re_reg_945_pp0_iter36_reg <= comp_re_reg_945;
                i105_load_reg_830_pp0_iter10_reg <= i105_load_reg_830_pp0_iter9_reg;
                i105_load_reg_830_pp0_iter11_reg <= i105_load_reg_830_pp0_iter10_reg;
                i105_load_reg_830_pp0_iter12_reg <= i105_load_reg_830_pp0_iter11_reg;
                i105_load_reg_830_pp0_iter13_reg <= i105_load_reg_830_pp0_iter12_reg;
                i105_load_reg_830_pp0_iter14_reg <= i105_load_reg_830_pp0_iter13_reg;
                i105_load_reg_830_pp0_iter15_reg <= i105_load_reg_830_pp0_iter14_reg;
                i105_load_reg_830_pp0_iter16_reg <= i105_load_reg_830_pp0_iter15_reg;
                i105_load_reg_830_pp0_iter17_reg <= i105_load_reg_830_pp0_iter16_reg;
                i105_load_reg_830_pp0_iter18_reg <= i105_load_reg_830_pp0_iter17_reg;
                i105_load_reg_830_pp0_iter19_reg <= i105_load_reg_830_pp0_iter18_reg;
                i105_load_reg_830_pp0_iter20_reg <= i105_load_reg_830_pp0_iter19_reg;
                i105_load_reg_830_pp0_iter21_reg <= i105_load_reg_830_pp0_iter20_reg;
                i105_load_reg_830_pp0_iter22_reg <= i105_load_reg_830_pp0_iter21_reg;
                i105_load_reg_830_pp0_iter23_reg <= i105_load_reg_830_pp0_iter22_reg;
                i105_load_reg_830_pp0_iter24_reg <= i105_load_reg_830_pp0_iter23_reg;
                i105_load_reg_830_pp0_iter25_reg <= i105_load_reg_830_pp0_iter24_reg;
                i105_load_reg_830_pp0_iter26_reg <= i105_load_reg_830_pp0_iter25_reg;
                i105_load_reg_830_pp0_iter27_reg <= i105_load_reg_830_pp0_iter26_reg;
                i105_load_reg_830_pp0_iter28_reg <= i105_load_reg_830_pp0_iter27_reg;
                i105_load_reg_830_pp0_iter29_reg <= i105_load_reg_830_pp0_iter28_reg;
                i105_load_reg_830_pp0_iter2_reg <= i105_load_reg_830_pp0_iter1_reg;
                i105_load_reg_830_pp0_iter30_reg <= i105_load_reg_830_pp0_iter29_reg;
                i105_load_reg_830_pp0_iter31_reg <= i105_load_reg_830_pp0_iter30_reg;
                i105_load_reg_830_pp0_iter32_reg <= i105_load_reg_830_pp0_iter31_reg;
                i105_load_reg_830_pp0_iter33_reg <= i105_load_reg_830_pp0_iter32_reg;
                i105_load_reg_830_pp0_iter34_reg <= i105_load_reg_830_pp0_iter33_reg;
                i105_load_reg_830_pp0_iter35_reg <= i105_load_reg_830_pp0_iter34_reg;
                i105_load_reg_830_pp0_iter36_reg <= i105_load_reg_830_pp0_iter35_reg;
                i105_load_reg_830_pp0_iter37_reg <= i105_load_reg_830_pp0_iter36_reg;
                i105_load_reg_830_pp0_iter38_reg <= i105_load_reg_830_pp0_iter37_reg;
                i105_load_reg_830_pp0_iter39_reg <= i105_load_reg_830_pp0_iter38_reg;
                i105_load_reg_830_pp0_iter3_reg <= i105_load_reg_830_pp0_iter2_reg;
                i105_load_reg_830_pp0_iter40_reg <= i105_load_reg_830_pp0_iter39_reg;
                i105_load_reg_830_pp0_iter41_reg <= i105_load_reg_830_pp0_iter40_reg;
                i105_load_reg_830_pp0_iter42_reg <= i105_load_reg_830_pp0_iter41_reg;
                i105_load_reg_830_pp0_iter43_reg <= i105_load_reg_830_pp0_iter42_reg;
                i105_load_reg_830_pp0_iter44_reg <= i105_load_reg_830_pp0_iter43_reg;
                i105_load_reg_830_pp0_iter45_reg <= i105_load_reg_830_pp0_iter44_reg;
                i105_load_reg_830_pp0_iter46_reg <= i105_load_reg_830_pp0_iter45_reg;
                i105_load_reg_830_pp0_iter47_reg <= i105_load_reg_830_pp0_iter46_reg;
                i105_load_reg_830_pp0_iter48_reg <= i105_load_reg_830_pp0_iter47_reg;
                i105_load_reg_830_pp0_iter49_reg <= i105_load_reg_830_pp0_iter48_reg;
                i105_load_reg_830_pp0_iter4_reg <= i105_load_reg_830_pp0_iter3_reg;
                i105_load_reg_830_pp0_iter50_reg <= i105_load_reg_830_pp0_iter49_reg;
                i105_load_reg_830_pp0_iter51_reg <= i105_load_reg_830_pp0_iter50_reg;
                i105_load_reg_830_pp0_iter52_reg <= i105_load_reg_830_pp0_iter51_reg;
                i105_load_reg_830_pp0_iter53_reg <= i105_load_reg_830_pp0_iter52_reg;
                i105_load_reg_830_pp0_iter54_reg <= i105_load_reg_830_pp0_iter53_reg;
                i105_load_reg_830_pp0_iter55_reg <= i105_load_reg_830_pp0_iter54_reg;
                i105_load_reg_830_pp0_iter56_reg <= i105_load_reg_830_pp0_iter55_reg;
                i105_load_reg_830_pp0_iter57_reg <= i105_load_reg_830_pp0_iter56_reg;
                i105_load_reg_830_pp0_iter58_reg <= i105_load_reg_830_pp0_iter57_reg;
                i105_load_reg_830_pp0_iter59_reg <= i105_load_reg_830_pp0_iter58_reg;
                i105_load_reg_830_pp0_iter5_reg <= i105_load_reg_830_pp0_iter4_reg;
                i105_load_reg_830_pp0_iter60_reg <= i105_load_reg_830_pp0_iter59_reg;
                i105_load_reg_830_pp0_iter61_reg <= i105_load_reg_830_pp0_iter60_reg;
                i105_load_reg_830_pp0_iter62_reg <= i105_load_reg_830_pp0_iter61_reg;
                i105_load_reg_830_pp0_iter63_reg <= i105_load_reg_830_pp0_iter62_reg;
                i105_load_reg_830_pp0_iter64_reg <= i105_load_reg_830_pp0_iter63_reg;
                i105_load_reg_830_pp0_iter65_reg <= i105_load_reg_830_pp0_iter64_reg;
                i105_load_reg_830_pp0_iter66_reg <= i105_load_reg_830_pp0_iter65_reg;
                i105_load_reg_830_pp0_iter67_reg <= i105_load_reg_830_pp0_iter66_reg;
                i105_load_reg_830_pp0_iter68_reg <= i105_load_reg_830_pp0_iter67_reg;
                i105_load_reg_830_pp0_iter69_reg <= i105_load_reg_830_pp0_iter68_reg;
                i105_load_reg_830_pp0_iter6_reg <= i105_load_reg_830_pp0_iter5_reg;
                i105_load_reg_830_pp0_iter70_reg <= i105_load_reg_830_pp0_iter69_reg;
                i105_load_reg_830_pp0_iter71_reg <= i105_load_reg_830_pp0_iter70_reg;
                i105_load_reg_830_pp0_iter72_reg <= i105_load_reg_830_pp0_iter71_reg;
                i105_load_reg_830_pp0_iter73_reg <= i105_load_reg_830_pp0_iter72_reg;
                i105_load_reg_830_pp0_iter74_reg <= i105_load_reg_830_pp0_iter73_reg;
                i105_load_reg_830_pp0_iter75_reg <= i105_load_reg_830_pp0_iter74_reg;
                i105_load_reg_830_pp0_iter76_reg <= i105_load_reg_830_pp0_iter75_reg;
                i105_load_reg_830_pp0_iter77_reg <= i105_load_reg_830_pp0_iter76_reg;
                i105_load_reg_830_pp0_iter78_reg <= i105_load_reg_830_pp0_iter77_reg;
                i105_load_reg_830_pp0_iter79_reg <= i105_load_reg_830_pp0_iter78_reg;
                i105_load_reg_830_pp0_iter7_reg <= i105_load_reg_830_pp0_iter6_reg;
                i105_load_reg_830_pp0_iter80_reg <= i105_load_reg_830_pp0_iter79_reg;
                i105_load_reg_830_pp0_iter81_reg <= i105_load_reg_830_pp0_iter80_reg;
                i105_load_reg_830_pp0_iter82_reg <= i105_load_reg_830_pp0_iter81_reg;
                i105_load_reg_830_pp0_iter83_reg <= i105_load_reg_830_pp0_iter82_reg;
                i105_load_reg_830_pp0_iter84_reg <= i105_load_reg_830_pp0_iter83_reg;
                i105_load_reg_830_pp0_iter85_reg <= i105_load_reg_830_pp0_iter84_reg;
                i105_load_reg_830_pp0_iter86_reg <= i105_load_reg_830_pp0_iter85_reg;
                i105_load_reg_830_pp0_iter87_reg <= i105_load_reg_830_pp0_iter86_reg;
                i105_load_reg_830_pp0_iter88_reg <= i105_load_reg_830_pp0_iter87_reg;
                i105_load_reg_830_pp0_iter89_reg <= i105_load_reg_830_pp0_iter88_reg;
                i105_load_reg_830_pp0_iter8_reg <= i105_load_reg_830_pp0_iter7_reg;
                i105_load_reg_830_pp0_iter90_reg <= i105_load_reg_830_pp0_iter89_reg;
                i105_load_reg_830_pp0_iter91_reg <= i105_load_reg_830_pp0_iter90_reg;
                i105_load_reg_830_pp0_iter92_reg <= i105_load_reg_830_pp0_iter91_reg;
                i105_load_reg_830_pp0_iter93_reg <= i105_load_reg_830_pp0_iter92_reg;
                i105_load_reg_830_pp0_iter94_reg <= i105_load_reg_830_pp0_iter93_reg;
                i105_load_reg_830_pp0_iter95_reg <= i105_load_reg_830_pp0_iter94_reg;
                i105_load_reg_830_pp0_iter96_reg <= i105_load_reg_830_pp0_iter95_reg;
                i105_load_reg_830_pp0_iter97_reg <= i105_load_reg_830_pp0_iter96_reg;
                i105_load_reg_830_pp0_iter98_reg <= i105_load_reg_830_pp0_iter97_reg;
                i105_load_reg_830_pp0_iter9_reg <= i105_load_reg_830_pp0_iter8_reg;
                icmp_ln316_reg_952 <= icmp_ln316_fu_562_p2;
                icmp_ln316_reg_952_pp0_iter37_reg <= icmp_ln316_reg_952;
                icmp_ln316_reg_952_pp0_iter38_reg <= icmp_ln316_reg_952_pp0_iter37_reg;
                icmp_ln316_reg_952_pp0_iter39_reg <= icmp_ln316_reg_952_pp0_iter38_reg;
                icmp_ln316_reg_952_pp0_iter40_reg <= icmp_ln316_reg_952_pp0_iter39_reg;
                icmp_ln316_reg_952_pp0_iter41_reg <= icmp_ln316_reg_952_pp0_iter40_reg;
                icmp_ln316_reg_952_pp0_iter42_reg <= icmp_ln316_reg_952_pp0_iter41_reg;
                icmp_ln316_reg_952_pp0_iter43_reg <= icmp_ln316_reg_952_pp0_iter42_reg;
                icmp_ln316_reg_952_pp0_iter44_reg <= icmp_ln316_reg_952_pp0_iter43_reg;
                icmp_ln316_reg_952_pp0_iter45_reg <= icmp_ln316_reg_952_pp0_iter44_reg;
                icmp_ln316_reg_952_pp0_iter46_reg <= icmp_ln316_reg_952_pp0_iter45_reg;
                icmp_ln316_reg_952_pp0_iter47_reg <= icmp_ln316_reg_952_pp0_iter46_reg;
                icmp_ln316_reg_952_pp0_iter48_reg <= icmp_ln316_reg_952_pp0_iter47_reg;
                icmp_ln316_reg_952_pp0_iter49_reg <= icmp_ln316_reg_952_pp0_iter48_reg;
                icmp_ln316_reg_952_pp0_iter50_reg <= icmp_ln316_reg_952_pp0_iter49_reg;
                icmp_ln316_reg_952_pp0_iter51_reg <= icmp_ln316_reg_952_pp0_iter50_reg;
                icmp_ln316_reg_952_pp0_iter52_reg <= icmp_ln316_reg_952_pp0_iter51_reg;
                icmp_ln316_reg_952_pp0_iter53_reg <= icmp_ln316_reg_952_pp0_iter52_reg;
                icmp_ln316_reg_952_pp0_iter54_reg <= icmp_ln316_reg_952_pp0_iter53_reg;
                icmp_ln316_reg_952_pp0_iter55_reg <= icmp_ln316_reg_952_pp0_iter54_reg;
                icmp_ln316_reg_952_pp0_iter56_reg <= icmp_ln316_reg_952_pp0_iter55_reg;
                icmp_ln316_reg_952_pp0_iter57_reg <= icmp_ln316_reg_952_pp0_iter56_reg;
                icmp_ln316_reg_952_pp0_iter58_reg <= icmp_ln316_reg_952_pp0_iter57_reg;
                icmp_ln316_reg_952_pp0_iter59_reg <= icmp_ln316_reg_952_pp0_iter58_reg;
                icmp_ln316_reg_952_pp0_iter60_reg <= icmp_ln316_reg_952_pp0_iter59_reg;
                icmp_ln316_reg_952_pp0_iter61_reg <= icmp_ln316_reg_952_pp0_iter60_reg;
                icmp_ln316_reg_952_pp0_iter62_reg <= icmp_ln316_reg_952_pp0_iter61_reg;
                icmp_ln316_reg_952_pp0_iter63_reg <= icmp_ln316_reg_952_pp0_iter62_reg;
                icmp_ln316_reg_952_pp0_iter64_reg <= icmp_ln316_reg_952_pp0_iter63_reg;
                icmp_ln316_reg_952_pp0_iter65_reg <= icmp_ln316_reg_952_pp0_iter64_reg;
                icmp_ln316_reg_952_pp0_iter66_reg <= icmp_ln316_reg_952_pp0_iter65_reg;
                icmp_ln316_reg_952_pp0_iter67_reg <= icmp_ln316_reg_952_pp0_iter66_reg;
                icmp_ln316_reg_952_pp0_iter68_reg <= icmp_ln316_reg_952_pp0_iter67_reg;
                icmp_ln316_reg_952_pp0_iter69_reg <= icmp_ln316_reg_952_pp0_iter68_reg;
                icmp_ln316_reg_952_pp0_iter70_reg <= icmp_ln316_reg_952_pp0_iter69_reg;
                icmp_ln316_reg_952_pp0_iter71_reg <= icmp_ln316_reg_952_pp0_iter70_reg;
                icmp_ln316_reg_952_pp0_iter72_reg <= icmp_ln316_reg_952_pp0_iter71_reg;
                icmp_ln316_reg_952_pp0_iter73_reg <= icmp_ln316_reg_952_pp0_iter72_reg;
                icmp_ln316_reg_952_pp0_iter74_reg <= icmp_ln316_reg_952_pp0_iter73_reg;
                icmp_ln316_reg_952_pp0_iter75_reg <= icmp_ln316_reg_952_pp0_iter74_reg;
                icmp_ln316_reg_952_pp0_iter76_reg <= icmp_ln316_reg_952_pp0_iter75_reg;
                icmp_ln316_reg_952_pp0_iter77_reg <= icmp_ln316_reg_952_pp0_iter76_reg;
                icmp_ln316_reg_952_pp0_iter78_reg <= icmp_ln316_reg_952_pp0_iter77_reg;
                icmp_ln316_reg_952_pp0_iter79_reg <= icmp_ln316_reg_952_pp0_iter78_reg;
                icmp_ln316_reg_952_pp0_iter80_reg <= icmp_ln316_reg_952_pp0_iter79_reg;
                icmp_ln316_reg_952_pp0_iter81_reg <= icmp_ln316_reg_952_pp0_iter80_reg;
                icmp_ln316_reg_952_pp0_iter82_reg <= icmp_ln316_reg_952_pp0_iter81_reg;
                icmp_ln316_reg_952_pp0_iter83_reg <= icmp_ln316_reg_952_pp0_iter82_reg;
                icmp_ln316_reg_952_pp0_iter84_reg <= icmp_ln316_reg_952_pp0_iter83_reg;
                icmp_ln316_reg_952_pp0_iter85_reg <= icmp_ln316_reg_952_pp0_iter84_reg;
                icmp_ln316_reg_952_pp0_iter86_reg <= icmp_ln316_reg_952_pp0_iter85_reg;
                icmp_ln316_reg_952_pp0_iter87_reg <= icmp_ln316_reg_952_pp0_iter86_reg;
                icmp_ln316_reg_952_pp0_iter88_reg <= icmp_ln316_reg_952_pp0_iter87_reg;
                icmp_ln316_reg_952_pp0_iter89_reg <= icmp_ln316_reg_952_pp0_iter88_reg;
                icmp_ln316_reg_952_pp0_iter90_reg <= icmp_ln316_reg_952_pp0_iter89_reg;
                icmp_ln316_reg_952_pp0_iter91_reg <= icmp_ln316_reg_952_pp0_iter90_reg;
                icmp_ln316_reg_952_pp0_iter92_reg <= icmp_ln316_reg_952_pp0_iter91_reg;
                icmp_ln316_reg_952_pp0_iter93_reg <= icmp_ln316_reg_952_pp0_iter92_reg;
                icmp_ln316_reg_952_pp0_iter94_reg <= icmp_ln316_reg_952_pp0_iter93_reg;
                icmp_ln316_reg_952_pp0_iter95_reg <= icmp_ln316_reg_952_pp0_iter94_reg;
                icmp_ln316_reg_952_pp0_iter96_reg <= icmp_ln316_reg_952_pp0_iter95_reg;
                mul_ln9_1_reg_930 <= mul_ln9_1_fu_543_p2;
                tmp1_4_reg_972 <= mul_ln98_2_fu_221_p2(51 downto 24);
                tmp1_reg_859 <= mul_ln98_fu_205_p2(49 downto 24);
                tmp2_im_5_reg_1018 <= tmp2_im_5_fu_784_p3;
                tmp2_im_reg_919 <= tmp_im_5_fu_509_p3(24 downto 9);
                tmp2_re_5_reg_1013 <= tmp2_re_5_fu_756_p3;
                tmp2_reg_864 <= mul_ln99_fu_209_p2(49 downto 24);
                tmp3_reg_869 <= mul_ln100_fu_213_p2(49 downto 24);
                tmp4_reg_874 <= mul_ln101_fu_217_p2(49 downto 24);
                tmp_46_reg_982 <= grp_fu_229_p2(55 downto 24);
                tmp_78_reg_894 <= tmp5_im_fu_364_p2(26 downto 26);
                tmp_im_5_reg_914 <= tmp_im_5_fu_509_p3;
                tmp_im_5_reg_914_pp0_iter10_reg <= tmp_im_5_reg_914_pp0_iter9_reg;
                tmp_im_5_reg_914_pp0_iter11_reg <= tmp_im_5_reg_914_pp0_iter10_reg;
                tmp_im_5_reg_914_pp0_iter12_reg <= tmp_im_5_reg_914_pp0_iter11_reg;
                tmp_im_5_reg_914_pp0_iter13_reg <= tmp_im_5_reg_914_pp0_iter12_reg;
                tmp_im_5_reg_914_pp0_iter14_reg <= tmp_im_5_reg_914_pp0_iter13_reg;
                tmp_im_5_reg_914_pp0_iter15_reg <= tmp_im_5_reg_914_pp0_iter14_reg;
                tmp_im_5_reg_914_pp0_iter16_reg <= tmp_im_5_reg_914_pp0_iter15_reg;
                tmp_im_5_reg_914_pp0_iter17_reg <= tmp_im_5_reg_914_pp0_iter16_reg;
                tmp_im_5_reg_914_pp0_iter18_reg <= tmp_im_5_reg_914_pp0_iter17_reg;
                tmp_im_5_reg_914_pp0_iter19_reg <= tmp_im_5_reg_914_pp0_iter18_reg;
                tmp_im_5_reg_914_pp0_iter20_reg <= tmp_im_5_reg_914_pp0_iter19_reg;
                tmp_im_5_reg_914_pp0_iter21_reg <= tmp_im_5_reg_914_pp0_iter20_reg;
                tmp_im_5_reg_914_pp0_iter22_reg <= tmp_im_5_reg_914_pp0_iter21_reg;
                tmp_im_5_reg_914_pp0_iter23_reg <= tmp_im_5_reg_914_pp0_iter22_reg;
                tmp_im_5_reg_914_pp0_iter24_reg <= tmp_im_5_reg_914_pp0_iter23_reg;
                tmp_im_5_reg_914_pp0_iter25_reg <= tmp_im_5_reg_914_pp0_iter24_reg;
                tmp_im_5_reg_914_pp0_iter26_reg <= tmp_im_5_reg_914_pp0_iter25_reg;
                tmp_im_5_reg_914_pp0_iter27_reg <= tmp_im_5_reg_914_pp0_iter26_reg;
                tmp_im_5_reg_914_pp0_iter28_reg <= tmp_im_5_reg_914_pp0_iter27_reg;
                tmp_im_5_reg_914_pp0_iter29_reg <= tmp_im_5_reg_914_pp0_iter28_reg;
                tmp_im_5_reg_914_pp0_iter30_reg <= tmp_im_5_reg_914_pp0_iter29_reg;
                tmp_im_5_reg_914_pp0_iter31_reg <= tmp_im_5_reg_914_pp0_iter30_reg;
                tmp_im_5_reg_914_pp0_iter32_reg <= tmp_im_5_reg_914_pp0_iter31_reg;
                tmp_im_5_reg_914_pp0_iter33_reg <= tmp_im_5_reg_914_pp0_iter32_reg;
                tmp_im_5_reg_914_pp0_iter34_reg <= tmp_im_5_reg_914_pp0_iter33_reg;
                tmp_im_5_reg_914_pp0_iter35_reg <= tmp_im_5_reg_914_pp0_iter34_reg;
                tmp_im_5_reg_914_pp0_iter5_reg <= tmp_im_5_reg_914;
                tmp_im_5_reg_914_pp0_iter6_reg <= tmp_im_5_reg_914_pp0_iter5_reg;
                tmp_im_5_reg_914_pp0_iter7_reg <= tmp_im_5_reg_914_pp0_iter6_reg;
                tmp_im_5_reg_914_pp0_iter8_reg <= tmp_im_5_reg_914_pp0_iter7_reg;
                tmp_im_5_reg_914_pp0_iter9_reg <= tmp_im_5_reg_914_pp0_iter8_reg;
                tmp_re_5_reg_909 <= tmp_re_5_fu_482_p3;
                tmp_re_5_reg_909_pp0_iter10_reg <= tmp_re_5_reg_909_pp0_iter9_reg;
                tmp_re_5_reg_909_pp0_iter11_reg <= tmp_re_5_reg_909_pp0_iter10_reg;
                tmp_re_5_reg_909_pp0_iter12_reg <= tmp_re_5_reg_909_pp0_iter11_reg;
                tmp_re_5_reg_909_pp0_iter13_reg <= tmp_re_5_reg_909_pp0_iter12_reg;
                tmp_re_5_reg_909_pp0_iter14_reg <= tmp_re_5_reg_909_pp0_iter13_reg;
                tmp_re_5_reg_909_pp0_iter15_reg <= tmp_re_5_reg_909_pp0_iter14_reg;
                tmp_re_5_reg_909_pp0_iter16_reg <= tmp_re_5_reg_909_pp0_iter15_reg;
                tmp_re_5_reg_909_pp0_iter17_reg <= tmp_re_5_reg_909_pp0_iter16_reg;
                tmp_re_5_reg_909_pp0_iter18_reg <= tmp_re_5_reg_909_pp0_iter17_reg;
                tmp_re_5_reg_909_pp0_iter19_reg <= tmp_re_5_reg_909_pp0_iter18_reg;
                tmp_re_5_reg_909_pp0_iter20_reg <= tmp_re_5_reg_909_pp0_iter19_reg;
                tmp_re_5_reg_909_pp0_iter21_reg <= tmp_re_5_reg_909_pp0_iter20_reg;
                tmp_re_5_reg_909_pp0_iter22_reg <= tmp_re_5_reg_909_pp0_iter21_reg;
                tmp_re_5_reg_909_pp0_iter23_reg <= tmp_re_5_reg_909_pp0_iter22_reg;
                tmp_re_5_reg_909_pp0_iter24_reg <= tmp_re_5_reg_909_pp0_iter23_reg;
                tmp_re_5_reg_909_pp0_iter25_reg <= tmp_re_5_reg_909_pp0_iter24_reg;
                tmp_re_5_reg_909_pp0_iter26_reg <= tmp_re_5_reg_909_pp0_iter25_reg;
                tmp_re_5_reg_909_pp0_iter27_reg <= tmp_re_5_reg_909_pp0_iter26_reg;
                tmp_re_5_reg_909_pp0_iter28_reg <= tmp_re_5_reg_909_pp0_iter27_reg;
                tmp_re_5_reg_909_pp0_iter29_reg <= tmp_re_5_reg_909_pp0_iter28_reg;
                tmp_re_5_reg_909_pp0_iter30_reg <= tmp_re_5_reg_909_pp0_iter29_reg;
                tmp_re_5_reg_909_pp0_iter31_reg <= tmp_re_5_reg_909_pp0_iter30_reg;
                tmp_re_5_reg_909_pp0_iter32_reg <= tmp_re_5_reg_909_pp0_iter31_reg;
                tmp_re_5_reg_909_pp0_iter33_reg <= tmp_re_5_reg_909_pp0_iter32_reg;
                tmp_re_5_reg_909_pp0_iter34_reg <= tmp_re_5_reg_909_pp0_iter33_reg;
                tmp_re_5_reg_909_pp0_iter35_reg <= tmp_re_5_reg_909_pp0_iter34_reg;
                tmp_re_5_reg_909_pp0_iter5_reg <= tmp_re_5_reg_909;
                tmp_re_5_reg_909_pp0_iter6_reg <= tmp_re_5_reg_909_pp0_iter5_reg;
                tmp_re_5_reg_909_pp0_iter7_reg <= tmp_re_5_reg_909_pp0_iter6_reg;
                tmp_re_5_reg_909_pp0_iter8_reg <= tmp_re_5_reg_909_pp0_iter7_reg;
                tmp_re_5_reg_909_pp0_iter9_reg <= tmp_re_5_reg_909_pp0_iter8_reg;
                tmp_reg_879 <= tmp5_re_fu_358_p2(26 downto 26);
                tmp_s_reg_977 <= grp_fu_225_p2(55 downto 24);
                trunc_ln134_6_reg_884 <= sub_ln134_fu_390_p2(51 downto 26);
                trunc_ln134_7_reg_889 <= tmp5_re_fu_358_p2(26 downto 2);
                trunc_ln135_6_reg_899 <= sub_ln135_fu_436_p2(51 downto 26);
                trunc_ln135_7_reg_904 <= tmp5_im_fu_364_p2(26 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i105_load_reg_830 <= ap_sig_allocacmp_i105_load;
                i105_load_reg_830_pp0_iter1_reg <= i105_load_reg_830;
                in_data_im_load_reg_854 <= in_data_im_q0;
                in_data_re_load_reg_849 <= in_data_re_q0;
                sext_ln19_cast_reg_818 <= sext_ln19_cast_fu_233_p1;
                tmp2_re_1_cast_cast_reg_824 <= tmp2_re_1_cast_cast_fu_237_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter9_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter10_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter9_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter10_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter11_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter10_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter11_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter12_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter11_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter12_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter13_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter12_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter13_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter14_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter13_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter14_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter15_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter14_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter15_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter16_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter15_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter16_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter17_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter16_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter17_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter18_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter17_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter18_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter19_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter18_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter0_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter1_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter0_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter19_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter20_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter19_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter20_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter21_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter20_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter21_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter22_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter21_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter22_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter23_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter22_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter23_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter24_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter23_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter25_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter24_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter25_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter24_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter25 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter26_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter25_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter26_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter25_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter26 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter27_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter26_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter27_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter26_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter27 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter28_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter27_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter28_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter27_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter28 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter29_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter28_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter29_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter28_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter1_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter2_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter1_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter29 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter30_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter29_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter30_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter29_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter30 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter31_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter30_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter31_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter30_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter31 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter32_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter31_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter32_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter31_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter32 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter33_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter32_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter33_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter32_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter33 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter34_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter33_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter34_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter33_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter34 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter35_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter34_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter35_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter34_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter35 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter36_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter35_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter36_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter35_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter37 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter38_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter37_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter38_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter37_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter38 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter39_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter38_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter39_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter38_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter2_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter3_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter2_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter40_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter39_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter40_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter39_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter40 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter41_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter40_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter41_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter40_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter41 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter42_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter41_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter42_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter41_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter42 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter43_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter42_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter43_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter42_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter43 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter44_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter43_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter44_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter43_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter44 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter45_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter44_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter45_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter44_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter45 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter46_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter45_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter46_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter45_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter46 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter47_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter46_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter47_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter46_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter47 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter48_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter47_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter48_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter47_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter48 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter49_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter48_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter49_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter48_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter3_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter4_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter3_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter49 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter50_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter49_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter50_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter49_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter50 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter51_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter50_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter51_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter50_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter51 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter52_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter51_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter52_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter51_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter52 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter53_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter52_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter53_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter52_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter53 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter54_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter53_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter54_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter53_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter54 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter55_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter54_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter55_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter54_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter55 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter56_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter55_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter56_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter55_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter56 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter57_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter56_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter57_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter56_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter57 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter58_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter57_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter58_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter57_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter58 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter59_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter58_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter59_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter58_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter4_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter5_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter4_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter59 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter60_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter59_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter60_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter59_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter60 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter61_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter60_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter61_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter60_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter61 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter62_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter61_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter62_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter61_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter62 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter63_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter62_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter63_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter62_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter63 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter64_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter63_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter64_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter63_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter64 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter65_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter64_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter65_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter64_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter65 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter66_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter65_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter66_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter65_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter66 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter67_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter66_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter67_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter66_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter67 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter68_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter67_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter68_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter67_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter68 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter69_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter68_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter69_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter68_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter5_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter6_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter5_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter69 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter70_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter69_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter70_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter69_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter70 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter71_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter70_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter71_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter70_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter72_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter71_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter72_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter71_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter73_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter72_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter73_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter72_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter73 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter74_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter73_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter74_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter73_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter74 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter75_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter74_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter75_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter74_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter75 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter76_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter75_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter76_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter75_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter76 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter77_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter76_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter77_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter76_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter77 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter78_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter77_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter78_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter77_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter78 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter79_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter78_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter79_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter78_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter6_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter7_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter6_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter79 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter80_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter79_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter80_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter79_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter80 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter81_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter80_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter81_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter80_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter81 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter82_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter81_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter82_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter81_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter82 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter83_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter82_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter83_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter82_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter83 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter84_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter83_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter84_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter83_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter84 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter85_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter84_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter85_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter84_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter85 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter86_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter85_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter86_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter85_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter86 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter87_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter86_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter87_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter86_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter87 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter88_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter87_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter88_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter87_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter88 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter89_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter88_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter89_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter88_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter7_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter8_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter7_tmp_re_3_reg_178;
                x_reg_940 <= grp_fu_803_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter89 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter90_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter89_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter90_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter89_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter90 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter91_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter90_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter91_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter90_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter91 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter92_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter91_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter92_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter91_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter92 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter93_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter92_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter93_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter92_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter93 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter94_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter93_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter94_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter93_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter94 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter95_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter94_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter95_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter94_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter95 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter96_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter95_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter96_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter95_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter96 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter97_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter96_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter97_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter96_tmp_re_3_reg_178;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_tmp_im_3_reg_189 <= ap_phi_reg_pp0_iter8_tmp_im_3_reg_189;
                ap_phi_reg_pp0_iter9_tmp_re_3_reg_178 <= ap_phi_reg_pp0_iter8_tmp_re_3_reg_178;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln27_fu_792_p2 <= std_logic_vector(unsigned(i105_load_reg_830_pp0_iter98_reg) + unsigned(ap_const_lv2_3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp178 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln19_fu_269_p2)
    begin
        if (((icmp_ln19_fu_269_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter99_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter99_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72, ap_enable_reg_pp0_iter73, ap_enable_reg_pp0_iter74, ap_enable_reg_pp0_iter75, ap_enable_reg_pp0_iter76, ap_enable_reg_pp0_iter77, ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79, ap_enable_reg_pp0_iter80, ap_enable_reg_pp0_iter81, ap_enable_reg_pp0_iter82, ap_enable_reg_pp0_iter83, ap_enable_reg_pp0_iter84, ap_enable_reg_pp0_iter85, ap_enable_reg_pp0_iter86, ap_enable_reg_pp0_iter87, ap_enable_reg_pp0_iter88, ap_enable_reg_pp0_iter89, ap_enable_reg_pp0_iter90, ap_enable_reg_pp0_iter91, ap_enable_reg_pp0_iter92, ap_enable_reg_pp0_iter93, ap_enable_reg_pp0_iter94, ap_enable_reg_pp0_iter95, ap_enable_reg_pp0_iter96, ap_enable_reg_pp0_iter97, ap_enable_reg_pp0_iter98, ap_enable_reg_pp0_iter99)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter99 = ap_const_logic_0) and (ap_enable_reg_pp0_iter98 = ap_const_logic_0) and (ap_enable_reg_pp0_iter97 = ap_const_logic_0) and (ap_enable_reg_pp0_iter96 = ap_const_logic_0) and (ap_enable_reg_pp0_iter95 = ap_const_logic_0) and (ap_enable_reg_pp0_iter94 = ap_const_logic_0) and (ap_enable_reg_pp0_iter93 = ap_const_logic_0) and (ap_enable_reg_pp0_iter92 = ap_const_logic_0) and (ap_enable_reg_pp0_iter91 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter90 = ap_const_logic_0) and (ap_enable_reg_pp0_iter89 = ap_const_logic_0) and (ap_enable_reg_pp0_iter88 = ap_const_logic_0) and (ap_enable_reg_pp0_iter87 = ap_const_logic_0) and (ap_enable_reg_pp0_iter86 = ap_const_logic_0) and (ap_enable_reg_pp0_iter85 = ap_const_logic_0) and (ap_enable_reg_pp0_iter84 = ap_const_logic_0) and (ap_enable_reg_pp0_iter83 = ap_const_logic_0) and (ap_enable_reg_pp0_iter82 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter81 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter80 = ap_const_logic_0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_0) and (ap_enable_reg_pp0_iter78 = ap_const_logic_0) and (ap_enable_reg_pp0_iter77 = ap_const_logic_0) and (ap_enable_reg_pp0_iter76 = ap_const_logic_0) and (ap_enable_reg_pp0_iter75 = ap_const_logic_0) and (ap_enable_reg_pp0_iter74 = ap_const_logic_0) and (ap_enable_reg_pp0_iter73 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 
    = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_tmp_im_3_reg_189 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_re_3_reg_178 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i105_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i105_fu_110, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i105_load <= ap_const_lv2_1;
        else 
            ap_sig_allocacmp_i105_load <= i105_fu_110;
        end if; 
    end process;

    grp_fu_225_p0 <= zext_ln98_1_fu_571_p1(26 - 1 downto 0);
    grp_fu_229_p0 <= zext_ln98_1_fu_571_p1(26 - 1 downto 0);
    grp_fu_625_p0 <= (tmp_s_reg_977 & ap_const_lv24_0);
    grp_fu_625_p1 <= zext_ln144_fu_622_p1(29 - 1 downto 0);
    grp_fu_638_p0 <= (tmp_46_reg_982 & ap_const_lv24_0);
    grp_fu_638_p1 <= zext_ln144_fu_622_p1(29 - 1 downto 0);
    grp_fu_803_p0 <= sext_ln9_fu_536_p1(16 - 1 downto 0);
    grp_fu_803_p1 <= sext_ln9_fu_536_p1(16 - 1 downto 0);
    i105_cast_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i105_load),3));
    i_fu_259_p2 <= std_logic_vector(unsigned(i105_cast_fu_249_p1) + unsigned(ap_const_lv3_1));
    icmp_ln19_fu_269_p2 <= "1" when (i_fu_259_p2 = ap_const_lv3_4) else "0";
    icmp_ln316_fu_562_p2 <= "1" when (comp_re_reg_945 = ap_const_lv26_0) else "0";
    in_data_im_address0 <= zext_ln19_fu_253_p1(2 - 1 downto 0);
    in_data_im_ce0 <= in_data_im_ce0_local;

    in_data_im_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_data_im_ce0_local <= ap_const_logic_1;
        else 
            in_data_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    in_data_re_address0 <= zext_ln19_fu_253_p1(2 - 1 downto 0);
    in_data_re_ce0 <= in_data_re_ce0_local;

    in_data_re_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in_data_re_ce0_local <= ap_const_logic_1;
        else 
            in_data_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln100_fu_213_p0 <= sext_ln98_fu_294_p1(25 - 1 downto 0);
    mul_ln100_fu_213_p1 <= sext_ln19_cast_reg_818(25 - 1 downto 0);
    mul_ln101_fu_217_p0 <= sext_ln99_fu_310_p1(25 - 1 downto 0);
    mul_ln101_fu_217_p1 <= tmp2_re_1_cast_cast_reg_824(25 - 1 downto 0);
    mul_ln98_2_fu_221_p0 <= zext_ln98_fu_580_p1(26 - 1 downto 0);
    mul_ln98_2_fu_221_p1 <= zext_ln98_fu_580_p1(26 - 1 downto 0);
    mul_ln98_fu_205_p0 <= sext_ln98_fu_294_p1(25 - 1 downto 0);
    mul_ln98_fu_205_p1 <= tmp2_re_1_cast_cast_reg_824(25 - 1 downto 0);
    mul_ln99_fu_209_p0 <= sext_ln99_fu_310_p1(25 - 1 downto 0);
    mul_ln99_fu_209_p1 <= sext_ln19_cast_reg_818(25 - 1 downto 0);
    mul_ln9_1_fu_543_p0 <= sext_ln9_1_fu_540_p1(16 - 1 downto 0);
    mul_ln9_1_fu_543_p1 <= sext_ln9_1_fu_540_p1(16 - 1 downto 0);
    out_data_im_address0 <= zext_ln27_fu_797_p1(2 - 1 downto 0);
    out_data_im_ce0 <= out_data_im_ce0_local;

    out_data_im_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter99, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter99 = ap_const_logic_1))) then 
            out_data_im_ce0_local <= ap_const_logic_1;
        else 
            out_data_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_data_im_d0 <= tmp2_im_5_reg_1018;
    out_data_im_we0 <= out_data_im_we0_local;

    out_data_im_we0_local_assign_proc : process(ap_enable_reg_pp0_iter99, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter99 = ap_const_logic_1))) then 
            out_data_im_we0_local <= ap_const_logic_1;
        else 
            out_data_im_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_data_re_address0 <= zext_ln27_fu_797_p1(2 - 1 downto 0);
    out_data_re_ce0 <= out_data_re_ce0_local;

    out_data_re_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter99, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter99 = ap_const_logic_1))) then 
            out_data_re_ce0_local <= ap_const_logic_1;
        else 
            out_data_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    out_data_re_d0 <= tmp2_re_5_reg_1013;
    out_data_re_we0 <= out_data_re_we0_local;

    out_data_re_we0_local_assign_proc : process(ap_enable_reg_pp0_iter99, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter99 = ap_const_logic_1))) then 
            out_data_re_we0_local <= ap_const_logic_1;
        else 
            out_data_re_we0_local <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln100_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp3_reg_869),27));

        sext_ln101_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_reg_874),27));

        sext_ln134_1_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln134_6_reg_884),30));

        sext_ln134_2_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln134_7_reg_889),30));

        sext_ln134_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_370_p3),52));

        sext_ln135_1_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln135_6_reg_899),30));

        sext_ln135_2_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln135_7_reg_904),30));

        sext_ln135_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_416_p3),52));

        sext_ln19_cast_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln19),50));

        sext_ln98_1_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp1_reg_859),27));

        sext_ln98_fu_294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_re_4_fu_280_p3),50));

        sext_ln99_1_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_reg_864),27));

        sext_ln99_fu_310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_im_4_fu_287_p3),50));

        sext_ln9_1_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_im_reg_919),32));

        sext_ln9_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_re_fu_516_p4),32));

    shl_ln134_1_fu_656_p3 <= (trunc_ln134_fu_652_p1 & ap_const_lv24_0);
    shl_ln135_1_fu_698_p3 <= (trunc_ln135_fu_694_p1 & ap_const_lv24_0);
    shl_ln1_fu_416_p3 <= (tmp5_im_fu_364_p2 & ap_const_lv24_0);
    shl_ln_fu_370_p3 <= (tmp5_re_fu_358_p2 & ap_const_lv24_0);
    sub_ln134_1_fu_476_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln134_fu_465_p1));
    sub_ln134_2_fu_672_p2 <= std_logic_vector(unsigned(ap_const_lv51_0) - unsigned(shl_ln134_1_fu_656_p3));
    sub_ln134_3_fu_688_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(trunc_ln134_4_fu_678_p4));
    sub_ln134_fu_390_p2 <= std_logic_vector(unsigned(ap_const_lv52_0) - unsigned(sext_ln134_fu_378_p1));
    sub_ln135_1_fu_503_p2 <= std_logic_vector(unsigned(ap_const_lv31_0) - unsigned(zext_ln135_fu_492_p1));
    sub_ln135_2_fu_714_p2 <= std_logic_vector(unsigned(ap_const_lv51_0) - unsigned(shl_ln135_1_fu_698_p3));
    sub_ln135_3_fu_730_p2 <= std_logic_vector(unsigned(ap_const_lv25_0) - unsigned(trunc_ln135_4_fu_720_p4));
    sub_ln135_fu_436_p2 <= std_logic_vector(unsigned(ap_const_lv52_0) - unsigned(sext_ln135_fu_424_p1));
    tmp2_im_4_fu_287_p3 <= (in_data_im_load_reg_854 & ap_const_lv9_0);
    tmp2_im_5_fu_784_p3 <= 
        tmp_49_fu_764_p4 when (tmp_80_fu_706_p3(0) = '1') else 
        tmp_50_fu_774_p4;
    tmp2_im_6_fu_648_p1 <= grp_fu_638_p2(32 - 1 downto 0);
        tmp2_re_1_cast_cast_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_re_1_cast),50));

    tmp2_re_4_fu_280_p3 <= (in_data_re_load_reg_849 & ap_const_lv9_0);
    tmp2_re_5_fu_756_p3 <= 
        tmp_47_fu_736_p4 when (tmp_79_fu_664_p3(0) = '1') else 
        tmp_48_fu_746_p4;
    tmp2_re_6_fu_644_p1 <= grp_fu_625_p2(32 - 1 downto 0);
    tmp2_re_fu_516_p4 <= tmp_re_5_fu_482_p3(24 downto 9);
    tmp5_im_fu_364_p2 <= std_logic_vector(signed(sext_ln101_fu_355_p1) + signed(sext_ln100_fu_352_p1));
    tmp5_re_fu_358_p2 <= std_logic_vector(signed(sext_ln98_1_fu_346_p1) - signed(sext_ln99_1_fu_349_p1));
    tmp_47_fu_736_p4 <= sub_ln134_3_fu_688_p2(24 downto 9);
    tmp_48_fu_746_p4 <= ap_phi_reg_pp0_iter98_tmp_re_3_reg_178(26 downto 11);
    tmp_49_fu_764_p4 <= sub_ln135_3_fu_730_p2(24 downto 9);
    tmp_50_fu_774_p4 <= ap_phi_reg_pp0_iter98_tmp_im_3_reg_189(26 downto 11);
    tmp_79_fu_664_p3 <= ap_phi_reg_pp0_iter98_tmp_re_3_reg_178(31 downto 31);
    tmp_80_fu_706_p3 <= ap_phi_reg_pp0_iter98_tmp_im_3_reg_189(31 downto 31);
    tmp_im_5_fu_509_p3 <= 
        sub_ln135_1_fu_503_p2 when (tmp_78_reg_894(0) = '1') else 
        zext_ln135_1_fu_499_p1;
    tmp_re_5_fu_482_p3 <= 
        sub_ln134_1_fu_476_p2 when (tmp_reg_879(0) = '1') else 
        zext_ln134_1_fu_472_p1;
    trunc_ln134_4_fu_678_p4 <= sub_ln134_2_fu_672_p2(50 downto 26);
    trunc_ln134_fu_652_p1 <= ap_phi_reg_pp0_iter98_tmp_re_3_reg_178(27 - 1 downto 0);
    trunc_ln135_4_fu_720_p4 <= sub_ln135_2_fu_714_p2(50 downto 26);
    trunc_ln135_fu_694_p1 <= ap_phi_reg_pp0_iter98_tmp_im_3_reg_189(27 - 1 downto 0);
    trunc_ln19_fu_265_p1 <= i_fu_259_p2(2 - 1 downto 0);
    zext_ln134_1_fu_472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln134_2_fu_469_p1),31));
    zext_ln134_fu_465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln134_1_fu_462_p1),31));
    zext_ln135_1_fu_499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln135_2_fu_496_p1),31));
    zext_ln135_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln135_1_fu_489_p1),31));
    zext_ln144_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp1_4_reg_972),56));
    zext_ln19_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i105_load),64));
    zext_ln27_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln27_fu_792_p2),64));
    zext_ln98_1_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(comp_re_reg_945),56));
    zext_ln98_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(comp_re_reg_945_pp0_iter36_reg),52));
end behav;
