// Seed: 24337261
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 id_3,
    input wor id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7,
    output wor id_8
);
  id_10(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1 != id_6)
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output uwire id_4
);
  `define pp_6 0
  wire id_7;
  assign id_4 = 1;
  module_0(
      id_4, id_0, id_4, id_1, id_0, id_3, id_4, id_3, id_4
  );
endmodule
