

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Oct 28 19:19:50 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+------------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |     Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |      Latency     |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1   |        ?|        ?|  15059 ~ 38550407|          -|          -|     ?|        no|
        | + VITIS_LOOP_54_1  |        8|        8|                 2|          -|          -|     4|        no|
        +--------------------+---------+---------+------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 2 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_keep_3 = alloca i32 1"   --->   Operation 17 'alloca' 'in_pkts_keep_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_1 = alloca i32 1"   --->   Operation 18 'alloca' 'in_pkts_keep_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_strb_3 = alloca i32 1"   --->   Operation 19 'alloca' 'in_pkts_strb_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_1 = alloca i32 1"   --->   Operation 20 'alloca' 'in_pkts_strb_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_pkts_user_3 = alloca i32 1"   --->   Operation 21 'alloca' 'in_pkts_user_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_pkts_user_3_1 = alloca i32 1"   --->   Operation 22 'alloca' 'in_pkts_user_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pkts_last_3 = alloca i32 1"   --->   Operation 23 'alloca' 'in_pkts_last_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_pkts_id_3 = alloca i32 1"   --->   Operation 24 'alloca' 'in_pkts_id_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkts_id_3_1 = alloca i32 1"   --->   Operation 25 'alloca' 'in_pkts_id_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pkts_dest_3 = alloca i32 1"   --->   Operation 26 'alloca' 'in_pkts_dest_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_1 = alloca i32 1"   --->   Operation 27 'alloca' 'in_pkts_dest_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_pkts_data_3 = alloca i32 1"   --->   Operation 28 'alloca' 'in_pkts_data_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1 = alloca i32 1"   --->   Operation 29 'alloca' 'in_pkts_data_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_pkts_data_3_2 = alloca i32 1"   --->   Operation 30 'alloca' 'in_pkts_data_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_pkts_data_3_3 = alloca i32 1"   --->   Operation 31 'alloca' 'in_pkts_data_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [src/RNI.cpp:19]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_stream_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_stream_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %in_stream_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %in_stream_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_stream_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_stream_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %out_stream_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %out_stream_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %out_stream_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_pkts_data = alloca i64 1"   --->   Operation 50 'alloca' 'out_pkts_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%out_pkts_keep = alloca i64 1"   --->   Operation 51 'alloca' 'out_pkts_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%out_pkts_strb = alloca i64 1"   --->   Operation 52 'alloca' 'out_pkts_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%out_pkts_user = alloca i64 1"   --->   Operation 53 'alloca' 'out_pkts_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%out_pkts_last = alloca i64 1"   --->   Operation 54 'alloca' 'out_pkts_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out_pkts_id = alloca i64 1"   --->   Operation 55 'alloca' 'out_pkts_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_pkts_dest = alloca i64 1"   --->   Operation 56 'alloca' 'out_pkts_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, void @empty_8" [src/RNI.cpp:30]   --->   Operation 57 'specaxissidechannel' 'specaxissidechannel_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln30 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_9" [src/RNI.cpp:30]   --->   Operation 58 'specaxissidechannel' 'specaxissidechannel_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln30 = br void %while.body" [src/RNI.cpp:30]   --->   Operation 59 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/RNI.cpp:30]   --->   Operation 60 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln54 = br void %for.inc.i" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 61 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.86>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_pkts_last_3_1 = phi i1 0, void %while.body, i1 %in_pkts_last_3_2, void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 62 'phi' 'in_pkts_last_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i3 0, void %while.body, i3 %add_ln54, void %for.inc.i.split42036526884100" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.65ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i, i3 4" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 64 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.65ns)   --->   "%add_ln54 = add i3 %i, i3 1" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 65 'add' 'add_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.i.split, void %_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 66 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 68 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i3 %i" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 69 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 70 'read' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%in_pkts_data_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 71 'extractvalue' 'in_pkts_data_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%in_pkts_keep_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 72 'extractvalue' 'in_pkts_keep_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%in_pkts_strb_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 73 'extractvalue' 'in_pkts_strb_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%in_pkts_user_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 74 'extractvalue' 'in_pkts_user_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%in_pkts_last_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 75 'extractvalue' 'in_pkts_last_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%in_pkts_id_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 76 'extractvalue' 'in_pkts_id_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%in_pkts_dest_0 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 77 'extractvalue' 'in_pkts_dest_0' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch3, i2 0, void %for.inc.i.split.for.inc.i.split4_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 78 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_2" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 79 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 80 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 81 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 82 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 83 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 84 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln56 = store i32 %in_pkts_data_0, i32 %in_pkts_data_3_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 85 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 86 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch7, i2 0, void %branch4, i2 1, void %for.inc.i.split420, i2 2, void %for.inc.i.split420" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 87 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_keep_0, i4 %in_pkts_keep_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 88 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split420" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 89 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_keep_0, i4 %in_pkts_keep_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 90 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split420" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 91 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch11, i2 0, void %branch8, i2 1, void %for.inc.i.split42036, i2 2, void %for.inc.i.split42036" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 92 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_strb_0, i4 %in_pkts_strb_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 93 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 94 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %in_pkts_strb_0, i4 %in_pkts_strb_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 95 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 96 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch15, i2 0, void %branch12, i2 1, void %for.inc.i.split4203652, i2 2, void %for.inc.i.split4203652" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 97 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln56 = store i2 %in_pkts_user_0, i2 %in_pkts_user_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 98 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4203652" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 99 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln56 = store i2 %in_pkts_user_0, i2 %in_pkts_user_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 100 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4203652" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 101 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch19, i2 0, void %branch16, i2 1, void %for.inc.i.split420365268, i2 2, void %for.inc.i.split420365268" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 102 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln56 = store i1 %in_pkts_last_0, i1 %in_pkts_last_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 103 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln56 = br void %for.inc.i.split420365268" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 104 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%br_ln56 = br void %for.inc.i.split420365268" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 105 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%in_pkts_data_3_load = load i32 %in_pkts_data_3" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 106 'load' 'in_pkts_data_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%in_pkts_data_3_1_load = load i32 %in_pkts_data_3_1" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 107 'load' 'in_pkts_data_3_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%in_pkts_data_3_2_load = load i32 %in_pkts_data_3_2" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 108 'load' 'in_pkts_data_3_2_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%in_pkts_data_3_3_load = load i32 %in_pkts_data_3_3" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 109 'load' 'in_pkts_data_3_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %in_pkts_data_3_3_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 110 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i32 %in_pkts_data_3_2_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 111 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = trunc i32 %in_pkts_data_3_1_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 112 'trunc' 'trunc_ln54_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = trunc i32 %in_pkts_data_3_load" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 113 'trunc' 'trunc_ln54_3' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln34 = call void @input_layer, i16 %trunc_ln54_3, i16 %trunc_ln54_2, i16 %trunc_ln54_1, i16 %trunc_ln54, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE" [src/RNI.cpp:34]   --->   Operation 114 'call' 'call_ln34' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.86>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%in_pkts_last_3_2 = phi i1 %in_pkts_last_0, void %branch19, i1 %in_pkts_last_3_1, void %for.inc.i.split4203652, i1 %in_pkts_last_3_1, void %branch16, i1 %in_pkts_last_3_1, void %for.inc.i.split4203652"   --->   Operation 115 'phi' 'in_pkts_last_3_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch23, i2 0, void %branch20, i2 1, void %for.inc.i.split42036526884, i2 2, void %for.inc.i.split42036526884" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 116 'switch' 'switch_ln56' <Predicate = true> <Delay = 1.86>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln56 = store i5 %in_pkts_id_0, i5 %in_pkts_id_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 117 'store' 'store_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 118 'br' 'br_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%store_ln56 = store i5 %in_pkts_id_0, i5 %in_pkts_id_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 119 'store' 'store_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 120 'br' 'br_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch27, i2 0, void %branch24, i2 1, void %for.inc.i.split42036526884100, i2 2, void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 121 'switch' 'switch_ln56' <Predicate = true> <Delay = 1.86>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln56 = store i6 %in_pkts_dest_0, i6 %in_pkts_dest_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 122 'store' 'store_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 123 'br' 'br_ln56' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln56 = store i6 %in_pkts_dest_0, i6 %in_pkts_dest_3_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 124 'store' 'store_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split42036526884100" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 125 'br' 'br_ln56' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.i" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 126 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln34 = call void @input_layer, i16 %trunc_ln54_3, i16 %trunc_ln54_2, i16 %trunc_ln54_1, i16 %trunc_ln54, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS, i1 %NEURONS_STATE" [src/RNI.cpp:34]   --->   Operation 127 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:36]   --->   Operation 128 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln36 = call void @inner_layer_1, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:36]   --->   Operation 129 'call' 'call_ln36' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:37]   --->   Operation 130 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer_2, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:37]   --->   Operation 131 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:38]   --->   Operation 132 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln38 = call void @inner_layer_3, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:38]   --->   Operation 133 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln40 = call void @output_layer, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:40]   --->   Operation 134 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln40 = call void @output_layer, i1 %NEURONS_STATE, i16 %NEURONS_MEMBRANE, i14 %WEIGHTS_INDEX, i8 %WEIGHTS" [src/RNI.cpp:40]   --->   Operation 135 'call' 'call_ln40' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_load = load i4 %in_pkts_keep_3" [src/RNI.cpp:42]   --->   Operation 136 'load' 'in_pkts_keep_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_1_load = load i4 %in_pkts_keep_3_1" [src/RNI.cpp:42]   --->   Operation 137 'load' 'in_pkts_keep_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_load = load i4 %in_pkts_strb_3" [src/RNI.cpp:42]   --->   Operation 138 'load' 'in_pkts_strb_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_1_load = load i4 %in_pkts_strb_3_1" [src/RNI.cpp:42]   --->   Operation 139 'load' 'in_pkts_strb_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%in_pkts_user_3_load = load i2 %in_pkts_user_3" [src/RNI.cpp:42]   --->   Operation 140 'load' 'in_pkts_user_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%in_pkts_user_3_1_load = load i2 %in_pkts_user_3_1" [src/RNI.cpp:42]   --->   Operation 141 'load' 'in_pkts_user_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%in_pkts_last_3_load = load i1 %in_pkts_last_3" [src/RNI.cpp:42]   --->   Operation 142 'load' 'in_pkts_last_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%in_pkts_id_3_load = load i5 %in_pkts_id_3" [src/RNI.cpp:42]   --->   Operation 143 'load' 'in_pkts_id_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%in_pkts_id_3_1_load = load i5 %in_pkts_id_3_1" [src/RNI.cpp:42]   --->   Operation 144 'load' 'in_pkts_id_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_load = load i6 %in_pkts_dest_3" [src/RNI.cpp:42]   --->   Operation 145 'load' 'in_pkts_dest_3_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_1_load = load i6 %in_pkts_dest_3_1" [src/RNI.cpp:42]   --->   Operation 146 'load' 'in_pkts_dest_3_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln42 = call void @output_stream_dispatch, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i32 %in_pkts_data_3_3_load, i4 %in_pkts_keep_3_load, i4 %in_pkts_keep_3_1_load, i4 %in_pkts_strb_3_load, i4 %in_pkts_strb_3_1_load, i2 %in_pkts_user_3_load, i2 %in_pkts_user_3_1_load, i1 %in_pkts_last_3_load, i1 %in_pkts_last_3_1, i5 %in_pkts_id_3_load, i5 %in_pkts_id_3_1_load, i6 %in_pkts_dest_3_load, i6 %in_pkts_dest_3_1_load, i16 %NEURONS_MEMBRANE, i1 %NEURONS_STATE" [src/RNI.cpp:42]   --->   Operation 147 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln42 = call void @output_stream_dispatch, i32 %out_stream_V_data_V, i4 %out_stream_V_keep_V, i4 %out_stream_V_strb_V, i2 %out_stream_V_user_V, i1 %out_stream_V_last_V, i5 %out_stream_V_id_V, i6 %out_stream_V_dest_V, i32 %out_pkts_data, i4 %out_pkts_keep, i4 %out_pkts_strb, i2 %out_pkts_user, i1 %out_pkts_last, i5 %out_pkts_id, i6 %out_pkts_dest, i32 %in_pkts_data_3_3_load, i4 %in_pkts_keep_3_load, i4 %in_pkts_keep_3_1_load, i4 %in_pkts_strb_3_load, i4 %in_pkts_strb_3_1_load, i2 %in_pkts_user_3_load, i2 %in_pkts_user_3_1_load, i1 %in_pkts_last_3_load, i1 %in_pkts_last_3_1, i5 %in_pkts_id_3_load, i5 %in_pkts_id_3_1_load, i6 %in_pkts_dest_3_load, i6 %in_pkts_dest_3_1_load, i16 %NEURONS_MEMBRANE, i1 %NEURONS_STATE" [src/RNI.cpp:42]   --->   Operation 148 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %in_pkts_last_3_1, void %if.end, void %while.end" [src/RNI.cpp:44]   --->   Operation 149 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln30 = br void %while.body" [src/RNI.cpp:30]   --->   Operation 150 'br' 'br_ln30' <Predicate = (!in_pkts_last_3_1)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [src/RNI.cpp:49]   --->   Operation 151 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_pkts_last_3_1', src/RNI.cpp:56->src/RNI.cpp:32) with incoming values : ('in_pkts.last[0]', src/RNI.cpp:56->src/RNI.cpp:32) [71]  (1.588 ns)

 <State 3>: 1.860ns
The critical path consists of the following:
	'phi' operation ('i', src/RNI.cpp:54->src/RNI.cpp:32) with incoming values : ('add_ln54', src/RNI.cpp:54->src/RNI.cpp:32) [72]  (0.000 ns)
	blocking operation 1.86009 ns on control path)

 <State 4>: 1.860ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
