/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [12:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [21:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [23:0] celloutsig_1_7z;
  reg [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = celloutsig_0_29z ? celloutsig_0_10z : celloutsig_0_25z;
  assign celloutsig_1_17z = celloutsig_1_4z[1] ? celloutsig_1_0z[0] : celloutsig_1_10z;
  assign celloutsig_0_13z = celloutsig_0_0z ? celloutsig_0_2z : celloutsig_0_12z;
  assign celloutsig_0_22z = celloutsig_0_21z ? celloutsig_0_12z : celloutsig_0_8z;
  assign celloutsig_0_36z = !(celloutsig_0_28z[0] ? celloutsig_0_35z[17] : celloutsig_0_1z);
  assign celloutsig_0_12z = !(celloutsig_0_10z ? in_data[70] : celloutsig_0_7z);
  assign celloutsig_0_20z = !(celloutsig_0_6z[3] ? celloutsig_0_18z : _00_);
  assign celloutsig_0_25z = ~celloutsig_0_13z;
  assign celloutsig_0_27z = ~((celloutsig_0_10z | celloutsig_0_8z) & celloutsig_0_5z);
  assign celloutsig_0_21z = in_data[11] ^ celloutsig_0_2z;
  assign celloutsig_1_18z = { celloutsig_1_8z[11:8], celloutsig_1_6z } + { celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_4z[20:11], celloutsig_1_2z } + { celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_24z = { in_data[21:14], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_13z } + { celloutsig_0_22z, _01_[14], _00_, _01_[12:8], celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_21z };
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[96], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _15_ <= 7'h00;
    else _15_ <= { in_data[19:16], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_2z };
  assign { _01_[14], _00_, _01_[12:8] } = _15_;
  assign celloutsig_0_40z = { celloutsig_0_24z[7:6], celloutsig_0_3z, celloutsig_0_21z } & { celloutsig_0_16z[3:1], celloutsig_0_8z };
  assign celloutsig_1_5z = { in_data[117:113], celloutsig_1_3z, celloutsig_1_3z } & { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_5z[6:5], celloutsig_1_6z } == celloutsig_1_7z[14:9];
  assign celloutsig_0_0z = in_data[26:22] >= in_data[13:9];
  assign celloutsig_0_42z = { celloutsig_0_40z[2:0], celloutsig_0_30z, celloutsig_0_7z } >= { celloutsig_0_36z, celloutsig_0_23z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:1] > in_data[131:128];
  assign celloutsig_0_14z = { celloutsig_0_11z[10:9], celloutsig_0_3z } > { celloutsig_0_9z[1:0], celloutsig_0_5z };
  assign celloutsig_1_9z = { in_data[177:158], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } <= in_data[122:100];
  assign celloutsig_0_1z = { in_data[22:7], celloutsig_0_0z } <= in_data[89:73];
  assign celloutsig_0_3z = in_data[12:9] && { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[139:129], celloutsig_1_0z, celloutsig_1_0z } && { in_data[148], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = in_data[13:9] && { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_12z = celloutsig_1_9z & ~(celloutsig_1_3z);
  assign celloutsig_0_7z = celloutsig_0_5z & ~(celloutsig_0_3z);
  assign celloutsig_0_10z = celloutsig_0_0z & ~(celloutsig_0_2z);
  assign celloutsig_0_18z = celloutsig_0_12z & ~(celloutsig_0_4z);
  assign celloutsig_0_28z = - { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0], celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[90:83], celloutsig_0_0z };
  assign celloutsig_1_13z = & { celloutsig_1_10z, celloutsig_1_0z[4:1] };
  assign celloutsig_0_30z = & { celloutsig_0_25z, celloutsig_0_11z[1:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[90:83], celloutsig_0_0z };
  assign celloutsig_0_32z = | { celloutsig_0_19z[2:1], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_5z = | { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_26z = | { celloutsig_0_23z[3], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_2z = | in_data[117:113];
  assign celloutsig_0_29z = ~^ celloutsig_0_11z[6:1];
  assign celloutsig_1_6z = celloutsig_1_0z[3:0] >> in_data[153:150];
  assign celloutsig_0_16z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_0z } << { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_10z } << { celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0] } << { celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_35z = { in_data[4:0], celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0], celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0], celloutsig_0_32z, celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0] } <<< { in_data[81], celloutsig_0_11z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_0_9z = { celloutsig_0_6z[2], 1'h1, celloutsig_0_1z } <<< { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[119:115] >>> in_data[183:179];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } >>> { in_data[191:189], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[159:138] ~^ { in_data[126:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_8z = { in_data[188:181], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_11z = 13'h0000;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z[3:2], 1'h1, celloutsig_0_6z[0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_15z = ~((celloutsig_0_1z & celloutsig_0_9z[1]) | (celloutsig_0_8z & celloutsig_0_10z));
  assign celloutsig_0_2z = ~((in_data[24] & in_data[80]) | (in_data[77] & celloutsig_0_0z));
  assign { celloutsig_0_6z[0], celloutsig_0_6z[2], celloutsig_0_6z[3] } = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } ~^ { celloutsig_0_3z, celloutsig_0_0z, in_data[48] };
  assign { _01_[15], _01_[13], _01_[7:0] } = { celloutsig_0_22z, _00_, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_21z };
  assign celloutsig_0_6z[1] = 1'h1;
  assign { out_data[135:128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
