// Seed: 117136788
program module_0;
  wire id_1;
endprogram
module module_1 #(
    parameter id_5 = 32'd35
) (
    output logic id_0,
    input  wand  id_1,
    input  tri0  id_2 [(  id_5  ) : 1],
    output wire  id_3,
    input  wand  id_4,
    output tri0  _id_5,
    output wor   id_6,
    input  tri   id_7
);
  always begin : LABEL_0
    id_0 = id_1;
  end
  module_0 modCall_1 ();
  parameter id_9[1 : -1] = 1;
  assign {id_7} = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_3 = (id_2);
endmodule
