# -*- mode: snippet -*-
# name: detectne
# key: detectne
# --

input     i_${1:nodename};
reg       r_$1_edge;
wire      w_$1_ne;

always @(posedge clk or negedge xrst) begin
if(!xrst) r_$1_edge <= 1'b0;
else r_$1_edge <= i_$1;
end

assign w_$1_ne =  r_$1_edge  && ( ! i_$1 );