
led_blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000f98  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001120  08001120  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08001120  08001120  00011120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001124  08001124  00011124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08001128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00000024  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000038  20000038  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00002f01  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000008bd  00000000  00000000  00022f45  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000002c8  00000000  00000000  00023808  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000260  00000000  00000000  00023ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001242  00000000  00000000  00023d30  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001599  00000000  00000000  00024f72  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002650b  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000b74  00000000  00000000  00026588  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  000270fc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001108 	.word	0x08001108

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08001108 	.word	0x08001108

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__aeabi_d2uiz>:
 800095c:	004a      	lsls	r2, r1, #1
 800095e:	d211      	bcs.n	8000984 <__aeabi_d2uiz+0x28>
 8000960:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000964:	d211      	bcs.n	800098a <__aeabi_d2uiz+0x2e>
 8000966:	d50d      	bpl.n	8000984 <__aeabi_d2uiz+0x28>
 8000968:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800096c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000970:	d40e      	bmi.n	8000990 <__aeabi_d2uiz+0x34>
 8000972:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000976:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800097a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800097e:	fa23 f002 	lsr.w	r0, r3, r2
 8000982:	4770      	bx	lr
 8000984:	f04f 0000 	mov.w	r0, #0
 8000988:	4770      	bx	lr
 800098a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800098e:	d102      	bne.n	8000996 <__aeabi_d2uiz+0x3a>
 8000990:	f04f 30ff 	mov.w	r0, #4294967295
 8000994:	4770      	bx	lr
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	4770      	bx	lr

0800099c <__aeabi_d2f>:
 800099c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009a4:	bf24      	itt	cs
 80009a6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009aa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009ae:	d90d      	bls.n	80009cc <__aeabi_d2f+0x30>
 80009b0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009b4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009bc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c4:	bf08      	it	eq
 80009c6:	f020 0001 	biceq.w	r0, r0, #1
 80009ca:	4770      	bx	lr
 80009cc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d0:	d121      	bne.n	8000a16 <__aeabi_d2f+0x7a>
 80009d2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009d6:	bfbc      	itt	lt
 80009d8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009dc:	4770      	bxlt	lr
 80009de:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e6:	f1c2 0218 	rsb	r2, r2, #24
 80009ea:	f1c2 0c20 	rsb	ip, r2, #32
 80009ee:	fa10 f30c 	lsls.w	r3, r0, ip
 80009f2:	fa20 f002 	lsr.w	r0, r0, r2
 80009f6:	bf18      	it	ne
 80009f8:	f040 0001 	orrne.w	r0, r0, #1
 80009fc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a08:	ea40 000c 	orr.w	r0, r0, ip
 8000a0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a14:	e7cc      	b.n	80009b0 <__aeabi_d2f+0x14>
 8000a16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a1a:	d107      	bne.n	8000a2c <__aeabi_d2f+0x90>
 8000a1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a20:	bf1e      	ittt	ne
 8000a22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a2a:	4770      	bxne	lr
 8000a2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop

08000a3c <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000a40:	4a12      	ldr	r2, [pc, #72]	; (8000a8c <RCC_DeInit+0x50>)
 8000a42:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <RCC_DeInit+0x50>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f043 0301 	orr.w	r3, r3, #1
 8000a4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000a4c:	4b0f      	ldr	r3, [pc, #60]	; (8000a8c <RCC_DeInit+0x50>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 8000a52:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <RCC_DeInit+0x50>)
 8000a54:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <RCC_DeInit+0x50>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8000a5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000a60:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <RCC_DeInit+0x50>)
 8000a64:	4a0a      	ldr	r2, [pc, #40]	; (8000a90 <RCC_DeInit+0x54>)
 8000a66:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <RCC_DeInit+0x50>)
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <RCC_DeInit+0x58>)
 8000a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000a70:	4a06      	ldr	r2, [pc, #24]	; (8000a8c <RCC_DeInit+0x50>)
 8000a72:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <RCC_DeInit+0x50>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a7a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000a7c:	4b03      	ldr	r3, [pc, #12]	; (8000a8c <RCC_DeInit+0x50>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	24003010 	.word	0x24003010
 8000a94:	20003000 	.word	0x20003000

08000a98 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	6039      	str	r1, [r7, #0]
 8000aa2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8000aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	da0b      	bge.n	8000ac4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000aac:	490d      	ldr	r1, [pc, #52]	; (8000ae4 <NVIC_SetPriority+0x4c>)
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	f003 030f 	and.w	r3, r3, #15
 8000ab4:	3b04      	subs	r3, #4
 8000ab6:	683a      	ldr	r2, [r7, #0]
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	0112      	lsls	r2, r2, #4
 8000abc:	b2d2      	uxtb	r2, r2
 8000abe:	440b      	add	r3, r1
 8000ac0:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000ac2:	e009      	b.n	8000ad8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000ac4:	4908      	ldr	r1, [pc, #32]	; (8000ae8 <NVIC_SetPriority+0x50>)
 8000ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aca:	683a      	ldr	r2, [r7, #0]
 8000acc:	b2d2      	uxtb	r2, r2
 8000ace:	0112      	lsls	r2, r2, #4
 8000ad0:	b2d2      	uxtb	r2, r2
 8000ad2:	440b      	add	r3, r1
 8000ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ad8:	bf00      	nop
 8000ada:	370c      	adds	r7, #12
 8000adc:	46bd      	mov	sp, r7
 8000ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae2:	4770      	bx	lr
 8000ae4:	e000ed00 	.word	0xe000ed00
 8000ae8:	e000e100 	.word	0xe000e100

08000aec <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000afa:	d301      	bcc.n	8000b00 <SysTick_Config+0x14>
 8000afc:	2301      	movs	r3, #1
 8000afe:	e011      	b.n	8000b24 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000b00:	4a0a      	ldr	r2, [pc, #40]	; (8000b2c <SysTick_Config+0x40>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8000b0c:	210f      	movs	r1, #15
 8000b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b12:	f7ff ffc1 	bl	8000a98 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <SysTick_Config+0x40>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b1c:	4b03      	ldr	r3, [pc, #12]	; (8000b2c <SysTick_Config+0x40>)
 8000b1e:	2207      	movs	r2, #7
 8000b20:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	e000e010 	.word	0xe000e010

08000b30 <delay_us>:
		SysTick_Config(SysTick_LOAD_RELOAD_Msk);
		while(counter > 0);
	}
}

void delay_us(unsigned int us_time){
 8000b30:	b5b0      	push	{r4, r5, r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
	RCC_DeInit();	//initialize the clock to internal
 8000b38:	f7ff ff80 	bl	8000a3c <RCC_DeInit>
	SystemCoreClockUpdate();  //update system clock variable
 8000b3c:	f000 f9c8 	bl	8000ed0 <SystemCoreClockUpdate>
	ticks = us_time / (1000000.0/SystemCoreClock);	//calculate the number of CLK ticks to cover the requested time
 8000b40:	6878      	ldr	r0, [r7, #4]
 8000b42:	f7ff fc83 	bl	800044c <__aeabi_ui2d>
 8000b46:	4604      	mov	r4, r0
 8000b48:	460d      	mov	r5, r1
 8000b4a:	4b27      	ldr	r3, [pc, #156]	; (8000be8 <delay_us+0xb8>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fc7c 	bl	800044c <__aeabi_ui2d>
 8000b54:	4602      	mov	r2, r0
 8000b56:	460b      	mov	r3, r1
 8000b58:	a121      	add	r1, pc, #132	; (adr r1, 8000be0 <delay_us+0xb0>)
 8000b5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000b5e:	f7ff fe15 	bl	800078c <__aeabi_ddiv>
 8000b62:	4602      	mov	r2, r0
 8000b64:	460b      	mov	r3, r1
 8000b66:	4620      	mov	r0, r4
 8000b68:	4629      	mov	r1, r5
 8000b6a:	f7ff fe0f 	bl	800078c <__aeabi_ddiv>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	460c      	mov	r4, r1
 8000b72:	4618      	mov	r0, r3
 8000b74:	4621      	mov	r1, r4
 8000b76:	f7ff fef1 	bl	800095c <__aeabi_d2uiz>
 8000b7a:	4602      	mov	r2, r0
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <delay_us+0xbc>)
 8000b7e:	601a      	str	r2, [r3, #0]
	if(ticks < SysTick_LOAD_RELOAD_Msk){
 8000b80:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <delay_us+0xbc>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a1a      	ldr	r2, [pc, #104]	; (8000bf0 <delay_us+0xc0>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d80d      	bhi.n	8000ba6 <delay_us+0x76>
		counter = 1;
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	; (8000bf4 <delay_us+0xc4>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	601a      	str	r2, [r3, #0]
		SysTick_Config(ticks);
 8000b90:	4b16      	ldr	r3, [pc, #88]	; (8000bec <delay_us+0xbc>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4618      	mov	r0, r3
 8000b96:	f7ff ffa9 	bl	8000aec <SysTick_Config>
		while(counter > 0);
 8000b9a:	bf00      	nop
 8000b9c:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <delay_us+0xc4>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	dcfb      	bgt.n	8000b9c <delay_us+0x6c>
	else{
		counter = ticks / SysTick_LOAD_RELOAD_Msk;
		SysTick_Config(SysTick_LOAD_RELOAD_Msk);
		while(counter > 0);
	}
}
 8000ba4:	e015      	b.n	8000bd2 <delay_us+0xa2>
		counter = ticks / SysTick_LOAD_RELOAD_Msk;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <delay_us+0xbc>)
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	f240 1301 	movw	r3, #257	; 0x101
 8000bae:	fba3 1302 	umull	r1, r3, r3, r2
 8000bb2:	1ad2      	subs	r2, r2, r3
 8000bb4:	0852      	lsrs	r2, r2, #1
 8000bb6:	4413      	add	r3, r2
 8000bb8:	0ddb      	lsrs	r3, r3, #23
 8000bba:	461a      	mov	r2, r3
 8000bbc:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <delay_us+0xc4>)
 8000bbe:	601a      	str	r2, [r3, #0]
		SysTick_Config(SysTick_LOAD_RELOAD_Msk);
 8000bc0:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8000bc4:	f7ff ff92 	bl	8000aec <SysTick_Config>
		while(counter > 0);
 8000bc8:	bf00      	nop
 8000bca:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <delay_us+0xc4>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	dcfb      	bgt.n	8000bca <delay_us+0x9a>
}
 8000bd2:	bf00      	nop
 8000bd4:	3708      	adds	r7, #8
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bdb0      	pop	{r4, r5, r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	f3af 8000 	nop.w
 8000be0:	00000000 	.word	0x00000000
 8000be4:	412e8480 	.word	0x412e8480
 8000be8:	20000000 	.word	0x20000000
 8000bec:	20000034 	.word	0x20000034
 8000bf0:	00fffffe 	.word	0x00fffffe
 8000bf4:	20000030 	.word	0x20000030

08000bf8 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
	counter --;
 8000bfc:	4b04      	ldr	r3, [pc, #16]	; (8000c10 <SysTick_Handler+0x18>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	4a03      	ldr	r2, [pc, #12]	; (8000c10 <SysTick_Handler+0x18>)
 8000c04:	6013      	str	r3, [r2, #0]
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr
 8000c10:	20000030 	.word	0x20000030

08000c14 <UART_Init>:
 *  Created on: ??þ/??þ/????
 *      Author: cisco126
 */
#include "UART.h"

void UART_Init(unsigned long baud){
 8000c14:	b5b0      	push	{r4, r5, r7, lr}
 8000c16:	b086      	sub	sp, #24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	float USARTDIV = 0;
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
	int intPart, fracPart;
	/* Clocking USART2 ->APB1 */
	RCC->APB1ENR |= (RCC_APB1ENR_USART2EN);
 8000c22:	4a39      	ldr	r2, [pc, #228]	; (8000d08 <UART_Init+0xf4>)
 8000c24:	4b38      	ldr	r3, [pc, #224]	; (8000d08 <UART_Init+0xf4>)
 8000c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c2c:	6413      	str	r3, [r2, #64]	; 0x40
	RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);
 8000c2e:	4a36      	ldr	r2, [pc, #216]	; (8000d08 <UART_Init+0xf4>)
 8000c30:	4b35      	ldr	r3, [pc, #212]	; (8000d08 <UART_Init+0xf4>)
 8000c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
	/* USART2 TX/RX -> PA2 (TX), PA3 (RX) */
	MODERA->MODER2 = GPIO_Mode_AF;
 8000c3a:	4a34      	ldr	r2, [pc, #208]	; (8000d0c <UART_Init+0xf8>)
 8000c3c:	6813      	ldr	r3, [r2, #0]
 8000c3e:	2102      	movs	r1, #2
 8000c40:	f361 1305 	bfi	r3, r1, #4, #2
 8000c44:	6013      	str	r3, [r2, #0]
	MODERA->MODER3 = GPIO_Mode_AF;
 8000c46:	4a31      	ldr	r2, [pc, #196]	; (8000d0c <UART_Init+0xf8>)
 8000c48:	6813      	ldr	r3, [r2, #0]
 8000c4a:	2102      	movs	r1, #2
 8000c4c:	f361 1387 	bfi	r3, r1, #6, #2
 8000c50:	6013      	str	r3, [r2, #0]
	AFRA->AFR2 = GPIO_AF_USART2;
 8000c52:	4a2f      	ldr	r2, [pc, #188]	; (8000d10 <UART_Init+0xfc>)
 8000c54:	6813      	ldr	r3, [r2, #0]
 8000c56:	2107      	movs	r1, #7
 8000c58:	f361 230b 	bfi	r3, r1, #8, #4
 8000c5c:	6013      	str	r3, [r2, #0]
	AFRA->AFR3 = GPIO_AF_USART2;
 8000c5e:	4a2c      	ldr	r2, [pc, #176]	; (8000d10 <UART_Init+0xfc>)
 8000c60:	6813      	ldr	r3, [r2, #0]
 8000c62:	2107      	movs	r1, #7
 8000c64:	f361 330f 	bfi	r3, r1, #12, #4
 8000c68:	6013      	str	r3, [r2, #0]
	// Sampling default 16 -> OVER8 = 0
	// Calculate division from baud
	USARTDIV = ((SystemCoreClock) / (16.0*baud));
 8000c6a:	4b2a      	ldr	r3, [pc, #168]	; (8000d14 <UART_Init+0x100>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fbec 	bl	800044c <__aeabi_ui2d>
 8000c74:	4604      	mov	r4, r0
 8000c76:	460d      	mov	r5, r1
 8000c78:	6878      	ldr	r0, [r7, #4]
 8000c7a:	f7ff fbe7 	bl	800044c <__aeabi_ui2d>
 8000c7e:	f04f 0200 	mov.w	r2, #0
 8000c82:	4b25      	ldr	r3, [pc, #148]	; (8000d18 <UART_Init+0x104>)
 8000c84:	f7ff fc58 	bl	8000538 <__aeabi_dmul>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	460b      	mov	r3, r1
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	4629      	mov	r1, r5
 8000c90:	f7ff fd7c 	bl	800078c <__aeabi_ddiv>
 8000c94:	4603      	mov	r3, r0
 8000c96:	460c      	mov	r4, r1
 8000c98:	4618      	mov	r0, r3
 8000c9a:	4621      	mov	r1, r4
 8000c9c:	f7ff fe7e 	bl	800099c <__aeabi_d2f>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	617b      	str	r3, [r7, #20]
	intPart = (int) USARTDIV;
 8000ca4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ca8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cac:	ee17 3a90 	vmov	r3, s15
 8000cb0:	613b      	str	r3, [r7, #16]
	fracPart = (USARTDIV - intPart) * 16;
 8000cb2:	693b      	ldr	r3, [r7, #16]
 8000cb4:	ee07 3a90 	vmov	s15, r3
 8000cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000cbc:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000cc4:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8000cc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ccc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000cd0:	ee17 3a90 	vmov	r3, s15
 8000cd4:	60fb      	str	r3, [r7, #12]
	USART2->BRR = fracPart + intPart<<4;
 8000cd6:	4911      	ldr	r1, [pc, #68]	; (8000d1c <UART_Init+0x108>)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	693b      	ldr	r3, [r7, #16]
 8000cde:	b29b      	uxth	r3, r3
 8000ce0:	4413      	add	r3, r2
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	011b      	lsls	r3, r3, #4
 8000ce6:	b29b      	uxth	r3, r3
 8000ce8:	810b      	strh	r3, [r1, #8]
	USART2->CR1 |= (USART_CR1_UE | USART_CR1_TE | USART_CR1_RE);
 8000cea:	4a0c      	ldr	r2, [pc, #48]	; (8000d1c <UART_Init+0x108>)
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <UART_Init+0x108>)
 8000cee:	899b      	ldrh	r3, [r3, #12]
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cf6:	f043 030c 	orr.w	r3, r3, #12
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	8193      	strh	r3, [r2, #12]
}
 8000cfe:	bf00      	nop
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bdb0      	pop	{r4, r5, r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	40020020 	.word	0x40020020
 8000d14:	20000000 	.word	0x20000000
 8000d18:	40300000 	.word	0x40300000
 8000d1c:	40004400 	.word	0x40004400

08000d20 <UART_PutC>:
void UART_PutC(unsigned char data){
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
	while(!((USART2->SR)&(USART_FLAG_TXE)));// wait until transmit is empty
 8000d2a:	bf00      	nop
 8000d2c:	4b08      	ldr	r3, [pc, #32]	; (8000d50 <UART_PutC+0x30>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0f8      	beq.n	8000d2c <UART_PutC+0xc>
	USART2->DR = data;
 8000d3a:	4b05      	ldr	r3, [pc, #20]	; (8000d50 <UART_PutC+0x30>)
 8000d3c:	79fa      	ldrb	r2, [r7, #7]
 8000d3e:	b292      	uxth	r2, r2
 8000d40:	809a      	strh	r2, [r3, #4]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	40004400 	.word	0x40004400

08000d54 <main>:
#include "GPIO.h"
#include "UART.h"
#include "Time.h"

int main(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  *  E.g.  SCB->VTOR = 0x20000000;  
  */
  /* TODO - Add your application code here */


  RCC_DeInit();	//initialize the clock to internal
 8000d58:	f7ff fe70 	bl	8000a3c <RCC_DeInit>
  SystemCoreClockUpdate();  //update system clock variable
 8000d5c:	f000 f8b8 	bl	8000ed0 <SystemCoreClockUpdate>
  // enable GPIOA and GPIOC clocks -> RCC_AHB1ENR
  RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOCEN);
 8000d60:	4a13      	ldr	r2, [pc, #76]	; (8000db0 <main+0x5c>)
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <main+0x5c>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d66:	f043 0305 	orr.w	r3, r3, #5
 8000d6a:	6313      	str	r3, [r2, #48]	; 0x30
  //GPIOA_Moder (PA5) -> OUT(ob01)
  MODERA->MODER5 = GPIO_Mode_OUT;
 8000d6c:	4a11      	ldr	r2, [pc, #68]	; (8000db4 <main+0x60>)
 8000d6e:	6813      	ldr	r3, [r2, #0]
 8000d70:	2101      	movs	r1, #1
 8000d72:	f361 238b 	bfi	r3, r1, #10, #2
 8000d76:	6013      	str	r3, [r2, #0]
  //GPIOB_Moder (PC13) -> OUT(0b00)
  MODERC->MODER13 = GPIO_Mode_IN;
 8000d78:	4a0f      	ldr	r2, [pc, #60]	; (8000db8 <main+0x64>)
 8000d7a:	6813      	ldr	r3, [r2, #0]
 8000d7c:	f36f 639b 	bfc	r3, #26, #2
 8000d80:	6013      	str	r3, [r2, #0]
  GPIOA->ODR |=(GPIO_ODR_ODR_5);
 8000d82:	4a0c      	ldr	r2, [pc, #48]	; (8000db4 <main+0x60>)
 8000d84:	4b0b      	ldr	r3, [pc, #44]	; (8000db4 <main+0x60>)
 8000d86:	695b      	ldr	r3, [r3, #20]
 8000d88:	f043 0320 	orr.w	r3, r3, #32
 8000d8c:	6153      	str	r3, [r2, #20]

  UART_Init(9600);
 8000d8e:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8000d92:	f7ff ff3f 	bl	8000c14 <UART_Init>
  UART_PutC('d');
 8000d96:	2064      	movs	r0, #100	; 0x64
 8000d98:	f7ff ffc2 	bl	8000d20 <UART_PutC>
  {
//	  if(((GPIOC->IDR)&GPIO_IDR_IDR_13) ==0){
//		  GPIOA->ODR ^=(GPIO_ODR_ODR_5);
//		  while(((GPIOC->IDR)&GPIO_IDR_IDR_13) ==0);
//	  }
	  GPIOA->ODR ^=(GPIO_ODR_ODR_5);
 8000d9c:	4a05      	ldr	r2, [pc, #20]	; (8000db4 <main+0x60>)
 8000d9e:	4b05      	ldr	r3, [pc, #20]	; (8000db4 <main+0x60>)
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	f083 0320 	eor.w	r3, r3, #32
 8000da6:	6153      	str	r3, [r2, #20]
	  delay_us(100000);
 8000da8:	4804      	ldr	r0, [pc, #16]	; (8000dbc <main+0x68>)
 8000daa:	f7ff fec1 	bl	8000b30 <delay_us>
  {
 8000dae:	e7f5      	b.n	8000d9c <main+0x48>
 8000db0:	40023800 	.word	0x40023800
 8000db4:	40020000 	.word	0x40020000
 8000db8:	40020800 	.word	0x40020800
 8000dbc:	000186a0 	.word	0x000186a0

08000dc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000dc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000df8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000dc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000dc6:	e003      	b.n	8000dd0 <LoopCopyDataInit>

08000dc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000dc8:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000dca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000dcc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000dce:	3104      	adds	r1, #4

08000dd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000dd0:	480b      	ldr	r0, [pc, #44]	; (8000e00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000dd2:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000dd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000dd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000dd8:	d3f6      	bcc.n	8000dc8 <CopyDataInit>
  ldr  r2, =_sbss
 8000dda:	4a0b      	ldr	r2, [pc, #44]	; (8000e08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000ddc:	e002      	b.n	8000de4 <LoopFillZerobss>

08000dde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000dde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000de0:	f842 3b04 	str.w	r3, [r2], #4

08000de4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000de4:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000de6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000de8:	d3f9      	bcc.n	8000dde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000dea:	f000 f83b 	bl	8000e64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000dee:	f000 f967 	bl	80010c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000df2:	f7ff ffaf 	bl	8000d54 <main>
  bx  lr    
 8000df6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000df8:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8000dfc:	08001128 	.word	0x08001128
  ldr  r0, =_sdata
 8000e00:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e04:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8000e08:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8000e0c:	20000038 	.word	0x20000038

08000e10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e10:	e7fe      	b.n	8000e10 <ADC_IRQHandler>

08000e12 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000e12:	b480      	push	{r7}
 8000e14:	af00      	add	r7, sp, #0
}
 8000e16:	bf00      	nop
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr

08000e20 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <HardFault_Handler+0x4>

08000e26 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000e2a:	e7fe      	b.n	8000e2a <MemManage_Handler+0x4>

08000e2c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000e30:	e7fe      	b.n	8000e30 <BusFault_Handler+0x4>

08000e32 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000e32:	b480      	push	{r7}
 8000e34:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000e36:	e7fe      	b.n	8000e36 <UsageFault_Handler+0x4>

08000e38 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
}
 8000e4a:	bf00      	nop
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr

08000e54 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e68:	4a16      	ldr	r2, [pc, #88]	; (8000ec4 <SystemInit+0x60>)
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <SystemInit+0x60>)
 8000e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000e78:	4a13      	ldr	r2, [pc, #76]	; (8000ec8 <SystemInit+0x64>)
 8000e7a:	4b13      	ldr	r3, [pc, #76]	; (8000ec8 <SystemInit+0x64>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f043 0301 	orr.w	r3, r3, #1
 8000e82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000e84:	4b10      	ldr	r3, [pc, #64]	; (8000ec8 <SystemInit+0x64>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000e8a:	4a0f      	ldr	r2, [pc, #60]	; (8000ec8 <SystemInit+0x64>)
 8000e8c:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <SystemInit+0x64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000e9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ec8 <SystemInit+0x64>)
 8000e9c:	4a0b      	ldr	r2, [pc, #44]	; (8000ecc <SystemInit+0x68>)
 8000e9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000ea0:	4a09      	ldr	r2, [pc, #36]	; (8000ec8 <SystemInit+0x64>)
 8000ea2:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <SystemInit+0x64>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eaa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000eac:	4b06      	ldr	r3, [pc, #24]	; (8000ec8 <SystemInit+0x64>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000eb2:	f000 f889 	bl	8000fc8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000eb6:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <SystemInit+0x60>)
 8000eb8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ebc:	609a      	str	r2, [r3, #8]
#endif
}
 8000ebe:	bf00      	nop
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	e000ed00 	.word	0xe000ed00
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	24003010 	.word	0x24003010

08000ed0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b087      	sub	sp, #28
 8000ed4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
 8000ede:	2302      	movs	r3, #2
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60bb      	str	r3, [r7, #8]
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000eea:	4b32      	ldr	r3, [pc, #200]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f003 030c 	and.w	r3, r3, #12
 8000ef2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000ef4:	693b      	ldr	r3, [r7, #16]
 8000ef6:	2b04      	cmp	r3, #4
 8000ef8:	d007      	beq.n	8000f0a <SystemCoreClockUpdate+0x3a>
 8000efa:	2b08      	cmp	r3, #8
 8000efc:	d009      	beq.n	8000f12 <SystemCoreClockUpdate+0x42>
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d13d      	bne.n	8000f7e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <SystemCoreClockUpdate+0xe8>)
 8000f04:	4a2d      	ldr	r2, [pc, #180]	; (8000fbc <SystemCoreClockUpdate+0xec>)
 8000f06:	601a      	str	r2, [r3, #0]
      break;
 8000f08:	e03d      	b.n	8000f86 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000f0a:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <SystemCoreClockUpdate+0xe8>)
 8000f0c:	4a2c      	ldr	r2, [pc, #176]	; (8000fc0 <SystemCoreClockUpdate+0xf0>)
 8000f0e:	601a      	str	r2, [r3, #0]
      break;
 8000f10:	e039      	b.n	8000f86 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000f12:	4b28      	ldr	r3, [pc, #160]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	0d9b      	lsrs	r3, r3, #22
 8000f18:	f003 0301 	and.w	r3, r3, #1
 8000f1c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f1e:	4b25      	ldr	r3, [pc, #148]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f26:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d00c      	beq.n	8000f48 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000f2e:	4a24      	ldr	r2, [pc, #144]	; (8000fc0 <SystemCoreClockUpdate+0xf0>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f36:	4a1f      	ldr	r2, [pc, #124]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000f38:	6852      	ldr	r2, [r2, #4]
 8000f3a:	0992      	lsrs	r2, r2, #6
 8000f3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f40:	fb02 f303 	mul.w	r3, r2, r3
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	e00b      	b.n	8000f60 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000f48:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <SystemCoreClockUpdate+0xec>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f50:	4a18      	ldr	r2, [pc, #96]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000f52:	6852      	ldr	r2, [r2, #4]
 8000f54:	0992      	lsrs	r2, r2, #6
 8000f56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000f5a:	fb02 f303 	mul.w	r3, r2, r3
 8000f5e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000f60:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	0c1b      	lsrs	r3, r3, #16
 8000f66:	f003 0303 	and.w	r3, r3, #3
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8000f70:	697a      	ldr	r2, [r7, #20]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f78:	4a0f      	ldr	r2, [pc, #60]	; (8000fb8 <SystemCoreClockUpdate+0xe8>)
 8000f7a:	6013      	str	r3, [r2, #0]
      break;
 8000f7c:	e003      	b.n	8000f86 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <SystemCoreClockUpdate+0xe8>)
 8000f80:	4a0e      	ldr	r2, [pc, #56]	; (8000fbc <SystemCoreClockUpdate+0xec>)
 8000f82:	601a      	str	r2, [r3, #0]
      break;
 8000f84:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000f86:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <SystemCoreClockUpdate+0xe4>)
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	091b      	lsrs	r3, r3, #4
 8000f8c:	f003 030f 	and.w	r3, r3, #15
 8000f90:	4a0c      	ldr	r2, [pc, #48]	; (8000fc4 <SystemCoreClockUpdate+0xf4>)
 8000f92:	5cd3      	ldrb	r3, [r2, r3]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000f98:	4b07      	ldr	r3, [pc, #28]	; (8000fb8 <SystemCoreClockUpdate+0xe8>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	fa22 f303 	lsr.w	r3, r2, r3
 8000fa2:	4a05      	ldr	r2, [pc, #20]	; (8000fb8 <SystemCoreClockUpdate+0xe8>)
 8000fa4:	6013      	str	r3, [r2, #0]
}
 8000fa6:	bf00      	nop
 8000fa8:	371c      	adds	r7, #28
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	40023800 	.word	0x40023800
 8000fb8:	20000000 	.word	0x20000000
 8000fbc:	00f42400 	.word	0x00f42400
 8000fc0:	017d7840 	.word	0x017d7840
 8000fc4:	20000004 	.word	0x20000004

08000fc8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8000fd6:	4a36      	ldr	r2, [pc, #216]	; (80010b0 <SetSysClock+0xe8>)
 8000fd8:	4b35      	ldr	r3, [pc, #212]	; (80010b0 <SetSysClock+0xe8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fe0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000fe2:	4b33      	ldr	r3, [pc, #204]	; (80010b0 <SetSysClock+0xe8>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fea:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3301      	adds	r3, #1
 8000ff0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d103      	bne.n	8001000 <SetSysClock+0x38>
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000ffe:	d1f0      	bne.n	8000fe2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001000:	4b2b      	ldr	r3, [pc, #172]	; (80010b0 <SetSysClock+0xe8>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001008:	2b00      	cmp	r3, #0
 800100a:	d002      	beq.n	8001012 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800100c:	2301      	movs	r3, #1
 800100e:	603b      	str	r3, [r7, #0]
 8001010:	e001      	b.n	8001016 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001012:	2300      	movs	r3, #0
 8001014:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	2b01      	cmp	r3, #1
 800101a:	d142      	bne.n	80010a2 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800101c:	4a24      	ldr	r2, [pc, #144]	; (80010b0 <SetSysClock+0xe8>)
 800101e:	4b24      	ldr	r3, [pc, #144]	; (80010b0 <SetSysClock+0xe8>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001022:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001026:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8001028:	4a22      	ldr	r2, [pc, #136]	; (80010b4 <SetSysClock+0xec>)
 800102a:	4b22      	ldr	r3, [pc, #136]	; (80010b4 <SetSysClock+0xec>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001032:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001034:	4a1e      	ldr	r2, [pc, #120]	; (80010b0 <SetSysClock+0xe8>)
 8001036:	4b1e      	ldr	r3, [pc, #120]	; (80010b0 <SetSysClock+0xe8>)
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800103c:	4a1c      	ldr	r2, [pc, #112]	; (80010b0 <SetSysClock+0xe8>)
 800103e:	4b1c      	ldr	r3, [pc, #112]	; (80010b0 <SetSysClock+0xe8>)
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001046:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001048:	4a19      	ldr	r2, [pc, #100]	; (80010b0 <SetSysClock+0xe8>)
 800104a:	4b19      	ldr	r3, [pc, #100]	; (80010b0 <SetSysClock+0xe8>)
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001052:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001054:	4b16      	ldr	r3, [pc, #88]	; (80010b0 <SetSysClock+0xe8>)
 8001056:	4a18      	ldr	r2, [pc, #96]	; (80010b8 <SetSysClock+0xf0>)
 8001058:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800105a:	4a15      	ldr	r2, [pc, #84]	; (80010b0 <SetSysClock+0xe8>)
 800105c:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <SetSysClock+0xe8>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001064:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001066:	bf00      	nop
 8001068:	4b11      	ldr	r3, [pc, #68]	; (80010b0 <SetSysClock+0xe8>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001070:	2b00      	cmp	r3, #0
 8001072:	d0f9      	beq.n	8001068 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001074:	4b11      	ldr	r3, [pc, #68]	; (80010bc <SetSysClock+0xf4>)
 8001076:	f240 7205 	movw	r2, #1797	; 0x705
 800107a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800107c:	4a0c      	ldr	r2, [pc, #48]	; (80010b0 <SetSysClock+0xe8>)
 800107e:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <SetSysClock+0xe8>)
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	f023 0303 	bic.w	r3, r3, #3
 8001086:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001088:	4a09      	ldr	r2, [pc, #36]	; (80010b0 <SetSysClock+0xe8>)
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <SetSysClock+0xe8>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	f043 0302 	orr.w	r3, r3, #2
 8001092:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001094:	bf00      	nop
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <SetSysClock+0xe8>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f003 030c 	and.w	r3, r3, #12
 800109e:	2b08      	cmp	r3, #8
 80010a0:	d1f9      	bne.n	8001096 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40007000 	.word	0x40007000
 80010b8:	07405419 	.word	0x07405419
 80010bc:	40023c00 	.word	0x40023c00

080010c0 <__libc_init_array>:
 80010c0:	b570      	push	{r4, r5, r6, lr}
 80010c2:	4e0d      	ldr	r6, [pc, #52]	; (80010f8 <__libc_init_array+0x38>)
 80010c4:	4c0d      	ldr	r4, [pc, #52]	; (80010fc <__libc_init_array+0x3c>)
 80010c6:	1ba4      	subs	r4, r4, r6
 80010c8:	10a4      	asrs	r4, r4, #2
 80010ca:	2500      	movs	r5, #0
 80010cc:	42a5      	cmp	r5, r4
 80010ce:	d109      	bne.n	80010e4 <__libc_init_array+0x24>
 80010d0:	4e0b      	ldr	r6, [pc, #44]	; (8001100 <__libc_init_array+0x40>)
 80010d2:	4c0c      	ldr	r4, [pc, #48]	; (8001104 <__libc_init_array+0x44>)
 80010d4:	f000 f818 	bl	8001108 <_init>
 80010d8:	1ba4      	subs	r4, r4, r6
 80010da:	10a4      	asrs	r4, r4, #2
 80010dc:	2500      	movs	r5, #0
 80010de:	42a5      	cmp	r5, r4
 80010e0:	d105      	bne.n	80010ee <__libc_init_array+0x2e>
 80010e2:	bd70      	pop	{r4, r5, r6, pc}
 80010e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010e8:	4798      	blx	r3
 80010ea:	3501      	adds	r5, #1
 80010ec:	e7ee      	b.n	80010cc <__libc_init_array+0xc>
 80010ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80010f2:	4798      	blx	r3
 80010f4:	3501      	adds	r5, #1
 80010f6:	e7f2      	b.n	80010de <__libc_init_array+0x1e>
 80010f8:	08001120 	.word	0x08001120
 80010fc:	08001120 	.word	0x08001120
 8001100:	08001120 	.word	0x08001120
 8001104:	08001124 	.word	0x08001124

08001108 <_init>:
 8001108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800110a:	bf00      	nop
 800110c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800110e:	bc08      	pop	{r3}
 8001110:	469e      	mov	lr, r3
 8001112:	4770      	bx	lr

08001114 <_fini>:
 8001114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001116:	bf00      	nop
 8001118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800111a:	bc08      	pop	{r3}
 800111c:	469e      	mov	lr, r3
 800111e:	4770      	bx	lr
