
---------- Begin Simulation Statistics ----------
final_tick                               2243752199500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205455                       # Simulator instruction rate (inst/s)
host_mem_usage                                4700324                       # Number of bytes of host memory used
host_op_rate                                   424470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7300.87                       # Real time elapsed on the host
host_tick_rate                              145310509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    3099000502                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.060894                       # Number of seconds simulated
sim_ticks                                1060893656500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4906858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9813490                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    199462024                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect       341582                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     27975404                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    170641011                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     44470146                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    199462024                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    154991878                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       224685201                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        21484857                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     26243110                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         544243774                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        312844030                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     28024400                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          112614162                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      45638120                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         9622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    621442660                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1032584860                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   1292555946                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.798871                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.863764                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    994785605     76.96%     76.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     76118667      5.89%     82.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     51411947      3.98%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     69199791      5.35%     92.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22995939      1.78%     93.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13023903      1.01%     94.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11839127      0.92%     95.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7542847      0.58%     96.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     45638120      3.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1292555946                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            3726123                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     12807155                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        1028681834                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             149680734                       # Number of loads committed
system.switch_cpus.commit.membars                5990                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      2213209      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    787286324     76.24%     76.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       993444      0.10%     76.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2146902      0.21%     76.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       126851      0.01%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd         6150      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       297938      0.03%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt        96022      0.01%     76.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       977705      0.09%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift         8988      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    149418904     14.47%     91.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     86926928      8.42%     99.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       261830      0.03%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1823664      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1032584859                       # Class of committed instruction
system.switch_cpus.commit.refs              238431326                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1032584859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.243575                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.243575                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     177773642                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1893675445                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        904705289                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         270422720                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       28196601                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      11172341                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           201267109                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               3868497                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           112792929                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                721376                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           224685201                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         139186361                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             403325961                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      16267246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    203319571                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              968363177                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     67875396                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          317                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles       367289                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        56393202                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                362                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.105894                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    689185103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     65955003                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.456390                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1392270600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.429987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.907274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1089376000     78.24%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14652757      1.05%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         16306647      1.17%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13783243      0.99%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         16754829      1.20%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         16189685      1.16%     83.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         17250961      1.24%     85.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12812342      0.92%     85.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        195144136     14.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1392270600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           6978624                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          3218534                       # number of floating regfile writes
system.switch_cpus.idleCycles               729516713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     36076964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        142052849                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.679574                       # Inst execution rate
system.switch_cpus.iew.exec_refs            342143114                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          112779745                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       132043349                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     236822165                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         8545                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1729296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    134760323                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1655267108                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     229363369                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     50887078                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1441910670                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         907853                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5203143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28196601                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6466206                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7175775                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     12738106                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       127455                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       163573                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       400620                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     87141427                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     46009730                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       163573                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     33536423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2540541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1467957357                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1386264272                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.642339                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         942926004                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.653347                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1397062942                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2155585656                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1129580176                       # number of integer regfile writes
system.switch_cpus.ipc                       0.235650                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.235650                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     12109309      0.81%      0.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1118177603     74.90%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1188571      0.08%     75.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2200158      0.15%     75.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       136991      0.01%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            7      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            4      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         9884      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       307098      0.02%     75.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       112565      0.01%     75.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1014755      0.07%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        10778      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd           77      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    236712982     15.86%     91.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    114276542      7.66%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      2447566      0.16%     99.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      4092861      0.27%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1492797751                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9264010                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     17814320                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      7077770                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     13049439                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            25160451                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016855                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        17667150     70.22%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     70.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          36345      0.14%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             67      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            99      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            4      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     70.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5509021     21.90%     92.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        983515      3.91%     96.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       564349      2.24%     98.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       399901      1.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1496584883                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4394951321                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1379186502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2265054689                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1655236007                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1492797751                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        31101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    622682192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      9739091                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        21479                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    833462694                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1392270600                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.072204                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.965960                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    971517068     69.78%     69.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     78437979      5.63%     75.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     79768522      5.73%     81.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     66814025      4.80%     85.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     62265918      4.47%     90.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     48270379      3.47%     93.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     45696179      3.28%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     26216228      1.88%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     13284302      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1392270600                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.703557                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           139249509                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses               1660166                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      6931704                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7934350                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    236822165                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    134760323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       653540569                       # number of misc regfile reads
system.switch_cpus.numCycles               2121787313                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       147875873                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1087006392                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8637278                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        916924082                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1078389                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        326852                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4458883348                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1817034945                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1901167933                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         267742847                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20846027                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       28196601                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31495331                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        814161422                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      8216185                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2828542244                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        35859                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          406                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          32341604                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          395                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2900174810                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3408819477                       # The number of ROB writes
system.switch_cpus.timesIdled                25174606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests       245695                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        14662                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47945574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       349746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95064360                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         364408                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4350113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       781455                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4125162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              169                       # Transaction distribution
system.membus.trans_dist::ReadExReq            556591                       # Transaction distribution
system.membus.trans_dist::ReadExResp           556591                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4350113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14720194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14720194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14720194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    364042176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    364042176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               364042176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4906873                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4906873    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4906873                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14445198342                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26570384355                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2243752199500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          44344403                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4255532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     37594600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9395670                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            7823                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7823                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1826564                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1826564                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      37602266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6742137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side    112790808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25721749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             138512557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   4812066688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    770737792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5582804480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5090825                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50545856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52181104                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011579                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               51591541     98.87%     98.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 574901      1.10%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  14662      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52181104                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        89946819177                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12864267362                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       56414745418                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     34655921                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      6600012                       # number of demand (read+write) hits
system.l2.demand_hits::total                 41255933                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     34655921                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      6600012                       # number of overall hits
system.l2.overall_hits::total                41255933                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst      2938021                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1968689                       # number of demand (read+write) misses
system.l2.demand_misses::total                4906710                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst      2938021                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1968689                       # number of overall misses
system.l2.overall_misses::total               4906710                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst 237558844297                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 168822867950                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     406381712247                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst 237558844297                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 168822867950                       # number of overall miss cycles
system.l2.overall_miss_latency::total    406381712247                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     37593942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8568701                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             46162643                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     37593942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8568701                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            46162643                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.078151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.229753                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.106292                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.078151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.229753                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.106292                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80856.755039                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85753.955018                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82821.628392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80856.755039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85753.955018                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82821.628392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          714123430                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4906873                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.535340                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              781455                       # number of writebacks
system.l2.writebacks::total                    781455                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst      2938021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1968689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4906710                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst      2938021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1968689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4906710                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst 208178634297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 149135977451                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 357314611748                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst 208178634297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 149135977451                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 357314611748                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.078151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.229753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.106292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.078151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.229753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.106292                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70856.755039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75753.954764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72821.628290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70856.755039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75753.954764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72821.628290                       # average overall mshr miss latency
system.l2.replacements                        5082501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3474077                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3474077                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3474077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3474077                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     37583367                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         37583367                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     37583367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     37583367                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       156134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        156134                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         7660                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 7660                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data          163                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                163                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus.data       379999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       379999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus.data         7823                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7823                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.020836                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.020836                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus.data  2331.282209                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2331.282209                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data          163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           163                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data      3215500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3215500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.020836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.020836                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19726.993865                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19726.993865                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data      1269967                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1269967                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       556597                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              556597                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  44150804101                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44150804101                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      1826564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1826564                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.304724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79322.748957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79322.748957                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       556597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         556597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  38584833602                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38584833602                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.304724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69322.748060                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69322.748060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     34655921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34655921                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst      2938021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2938021                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst 237558844297                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 237558844297                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     37593942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       37593942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.078151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.078151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80856.755039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80856.755039                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst      2938021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2938021                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst 208178634297                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 208178634297                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.078151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.078151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70856.755039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70856.755039                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      5330045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5330045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1412092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1412092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 124672063849                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 124672063849                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6742137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6742137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.209443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.209443                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88288.910247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88288.910247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1412092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1412092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 110551143849                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 110551143849                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.209443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.209443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78288.910247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78288.910247                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    94595679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5082501                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.612034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     125.838650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        12.249680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.978459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  1060.778474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   845.154737                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.061445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.517958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.412673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 743622293                       # Number of tag accesses
system.l2.tags.data_accesses                743622293                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst    188033344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    125995712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          314029056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst    188033344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     188033344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50013120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50013120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst      2938021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1968683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4906704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       781455                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             781455                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst    177240521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    118763753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             296004273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst    177240521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        177240521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       47142444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47142444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       47142444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst    177240521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    118763753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            343146718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    776360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples   2938010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1886545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003914636500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46792                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46792                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10667560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             730168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4906704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     781455                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4906704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   781455                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82149                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5095                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            312634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            213256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            259308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            319581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            400665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            258205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            393653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            368396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            310132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            323630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           317866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           236835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           291274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           313648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           278609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           226863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             87969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             69874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             74209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           113564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            50765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27462                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64923803395                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24122775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            155384209645                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13456.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32206.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2493887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  449340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                57.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4906704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               781455                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4824555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  46806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  46797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  46806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  46825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  46814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2657659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.876837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.185186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.631105                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1637135     61.60%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       660102     24.84%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       178814      6.73%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76255      2.87%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        42075      1.58%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        22741      0.86%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        14063      0.53%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8218      0.31%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18256      0.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2657659                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46792                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.105103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.264667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.880551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         46533     99.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          254      0.54%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46792                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.591169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.566986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.910322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            32732     69.95%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              589      1.26%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            13340     28.51%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              131      0.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46792                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              308771520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5257536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                49685376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               314029056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50013120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       291.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        46.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    296.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     47.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1060893549500                       # Total gap between requests
system.mem_ctrls.avgGap                     186509.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst    188032640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    120738880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     49685376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 177239857.028026252985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 113808654.863985419273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 46833512.195668406785                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst      2938021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1968683                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       781455                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst  86911312974                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  68472896671                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25535856706140                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29581.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34781.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32677322.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9685188660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5147796060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16413838980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2024467380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83745929280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     415905203640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      57147192000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       590069616000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        556.200532                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 144906546833                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35425520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 880561589667                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9290518020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4938019845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18033483720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2027996100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83745929280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     412609935030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59921608320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       590567490315                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        556.669829                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 152132040432                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35425520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 873336096068                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1182858543000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1060893656500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1251738033                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    100185187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1351923220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1251738033                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    100185187                       # number of overall hits
system.cpu.icache.overall_hits::total      1351923220                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     47581676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     37602267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       85183943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     47581676                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     37602267                       # number of overall misses
system.cpu.icache.overall_misses::total      85183943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 816915194809                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 816915194809                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 816915194809                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 816915194809                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1299319709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    137787454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1437107163                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1299319709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    137787454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1437107163                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036620                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.272901                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.059275                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036620                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.272901                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.059275                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 21725.158082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9590.013869                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 21725.158082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9590.013869                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs   1554029133                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          37602267                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.328070                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     85176020                       # number of writebacks
system.cpu.icache.writebacks::total          85176020                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     37602267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     37602267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     37602267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     37602267                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 779312928809                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 779312928809                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 779312928809                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 779312928809                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.272901                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.026165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.272901                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.026165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 20725.158108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20725.158108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 20725.158108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20725.158108                       # average overall mshr miss latency
system.cpu.icache.replacements               85176020                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1251738033                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    100185187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1351923220                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     47581676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     37602267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      85183943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 816915194809                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 816915194809                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1299319709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    137787454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1437107163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036620                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.272901                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.059275                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 21725.158082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9590.013869                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     37602267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     37602267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 779312928809                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 779312928809                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.272901                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.026165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 20725.158108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20725.158108                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.986318                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1437105783                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          85183686                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.870669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   134.958371                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   121.027947                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.527181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.472765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2959398268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2959398268                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    457821593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    261632317                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        719453910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    457833208                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    261955095                       # number of overall hits
system.cpu.dcache.overall_hits::total       719788303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14988351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8562954                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23551305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14995372                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8576524                       # number of overall misses
system.cpu.dcache.overall_misses::total      23571896                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 298876853426                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 298876853426                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 298876853426                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 298876853426                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    472809944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    270195271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    743005215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    472828580                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    270531619                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    743360199                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.031692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031697                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031714                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.031702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031710                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34903.475299                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12690.458275                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34848.250110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12679.372649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    582034492                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8576524                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.863681                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10132805                       # number of writebacks
system.cpu.dcache.writebacks::total          10132805                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8562954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8562954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8576524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8576524                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 290313899426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 290313899426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 291083135426                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 291083135426                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.031692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.031702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011538                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33903.475299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33903.475299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33939.523218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33939.523218                       # average overall mshr miss latency
system.cpu.dcache.replacements               23563817                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    282359685                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    174714495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       457074180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11215859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6728567                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17944426                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 230196797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 230196797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    293575544                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    181443062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    475018606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038204                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037084                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34211.860713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12828.317663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6728567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6728567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 223468230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 223468230000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.037084                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33211.860713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33211.860713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175461908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     86917822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      262379730                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3772492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1834387                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5606879                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  68680056426                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  68680056426                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    179234400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     88752209                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    267986609                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.020669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020922                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37440.330980                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12249.248901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1834387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1834387                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  66845669426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  66845669426                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36440.330980                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36440.330980                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11615                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       322778                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        334393                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7021                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        13570                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        20591                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        18636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       336348                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       354984                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.376744                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.040345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.058005                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        13570                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        13570                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    769236000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    769236000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040345                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038227                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 56686.514370                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56686.514370                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2243752199500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           743338394                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          23563817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.545755                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   134.970065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   121.028715                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.527227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.472768                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1510284471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1510284471                       # Number of data accesses

---------- End Simulation Statistics   ----------
