// Seed: 3669388213
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  type_7(
      1, 1, id_2
  ); type_8(
      id_4 + id_1, id_2, id_2
  );
  assign id_0 = id_2;
  logic id_5 = 1'b0;
endmodule
