#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x100bca4a0 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
v0xb3b0441e0_0 .var "clk", 0 0;
v0xb3b044280_0 .net "done", 0 0, v0x100bd05c0_0;  1 drivers
v0xb3b044320_0 .var "rst", 0 0;
v0xb3b0443c0_0 .net "total_paths", 63 0, v0xb3b044140_0;  1 drivers
E_0xb3ac047c0 .event anyedge, v0x100bd05c0_0;
S_0x100bc4260 .scope module, "uut" "solution" 2 10, 3 3 0, S_0x100bca4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 64 "total_paths";
    .port_info 3 /OUTPUT 1 "done";
P_0x100bc43e0 .param/l "NUM_NODES" 1 4 1, +C4<00000000000000000000000000001000>;
P_0x100bc4420 .param/l "OUT_NODE" 1 4 2, +C4<00000000000000000000000000000000>;
P_0x100bc4460 .param/l "S_DONE" 1 3 36, +C4<00000000000000000000000000000100>;
P_0x100bc44a0 .param/l "S_INIT" 1 3 32, +C4<00000000000000000000000000000000>;
P_0x100bc44e0 .param/l "S_READ_CHILD" 1 3 34, +C4<00000000000000000000000000000010>;
P_0x100bc4520 .param/l "S_READ_HEADER" 1 3 33, +C4<00000000000000000000000000000001>;
P_0x100bc4560 .param/l "S_WRITE" 1 3 35, +C4<00000000000000000000000000000011>;
P_0x100bc45a0 .param/l "YOU_NODE" 1 4 3, +C4<00000000000000000000000000000111>;
v0x100bcfe80_0 .var "acc", 63 0;
v0x100bcff20_0 .var "child_idx", 15 0;
v0x100bcffc0_0 .net "clk", 0 0, v0xb3b0441e0_0;  1 drivers
v0x100bd0060_0 .var "curr_node", 15 0;
v0x100bd05c0_0 .var "done", 0 0;
v0x100bd0660_0 .var/i "i", 31 0;
v0x100bd0700 .array "input_mem", 4095 0, 31 0;
v0x100bd07a0_0 .var/i "mem_idx", 31 0;
v0x100bd0840_0 .var "num_children", 15 0;
v0x100bd08e0 .array "paths", 7 0, 63 0;
v0xb3b044000_0 .net "rst", 0 0, v0xb3b044320_0;  1 drivers
v0xb3b0440a0_0 .var "state", 3 0;
v0xb3b044140_0 .var "total_paths", 63 0;
E_0xb3ac04800 .event posedge, v0x100bcffc0_0;
    .scope S_0x100bc4260;
T_0 ;
    %vpi_call 3 19 "$readmemh", "../input/input.hex", v0x100bd0700 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x100bc4260;
T_1 ;
    %wait E_0xb3ac04800;
    %load/vec4 v0xb3b044000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xb3b044140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x100bd05c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100bd07a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xb3b0440a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100bd07a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %ix/getv/s 4, v0x100bd07a0_0;
    %load/vec4a v0x100bd0700, 4;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_1.8, 6;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100bd05c0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %ix/getv/s 4, v0x100bd07a0_0;
    %load/vec4a v0x100bd0700, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x100bd0060_0, 0, 16;
    %ix/getv/s 4, v0x100bd07a0_0;
    %load/vec4a v0x100bd0700, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x100bd0840_0, 0, 16;
    %load/vec4 v0x100bd07a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x100bd07a0_0, 0;
    %load/vec4 v0x100bd0060_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 64;
    %assign/vec4 v0x100bcfe80_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x100bcfe80_0, 0;
T_1.11 ;
    %load/vec4 v0x100bd0840_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x100bd0660_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
T_1.13 ;
T_1.9 ;
    %jmp T_1.7;
T_1.4 ;
    %ix/getv/s 4, v0x100bd07a0_0;
    %load/vec4a v0x100bd0700, 4;
    %pad/u 16;
    %store/vec4 v0x100bcff20_0, 0, 16;
    %load/vec4 v0x100bd07a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x100bd07a0_0, 0;
    %load/vec4 v0x100bcfe80_0;
    %ix/getv 4, v0x100bcff20_0;
    %load/vec4a v0x100bd08e0, 4;
    %add;
    %assign/vec4 v0x100bcfe80_0, 0;
    %load/vec4 v0x100bd0660_0;
    %load/vec4 v0x100bd0840_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x100bd0660_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x100bd0660_0, 0;
T_1.15 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x100bcfe80_0;
    %ix/getv 3, v0x100bd0060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x100bd08e0, 0, 4;
    %load/vec4 v0x100bd0060_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x100bcfe80_0;
    %assign/vec4 v0xb3b044140_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x100bd05c0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xb3b0440a0_0, 0;
T_1.17 ;
    %jmp T_1.7;
T_1.6 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100bca4a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b0441e0_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0xb3b0441e0_0;
    %inv;
    %store/vec4 v0xb3b0441e0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x100bca4a0;
T_3 ;
    %vpi_call 2 23 "$dumpfile", "build/wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x100bca4a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xb3b044320_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb3b044320_0, 0, 1;
T_3.0 ;
    %load/vec4 v0xb3b044280_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0xb3ac047c0;
    %jmp T_3.0;
T_3.1 ;
    %delay 100000, 0;
    %vpi_call 2 33 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 34 "$display", "Simulation Done." {0 0 0};
    %vpi_call 2 35 "$display", "Total Paths: %d", v0xb3b0443c0_0 {0 0 0};
    %vpi_call 2 36 "$display", "--------------------------------" {0 0 0};
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x100bca4a0;
T_4 ;
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "Timeout!" {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sim/tb.v";
    "src/solution.v";
    "src/params.vh";
