
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.794189 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.794189 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.724609 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.724609 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.830078 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.830078 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009769    0.059049    1.557055 2315.387207 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.059049    0.000000 2315.387207 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035471    0.281095    0.344698 2315.731934 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.281095    0.000909 2315.732666 ^ io_west_out[6] (out)
                                           2315.732666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.732666   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.017578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.794189 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.794189 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.724609 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.724609 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.830078 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.830078 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005295    0.040581    1.486796 2315.316895 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.040581    0.000000 2315.316895 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034839    0.276388    0.332875 2315.649658 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.276388    0.000909 2315.650635 ^ io_south_out[6] (out)
                                           2315.650635   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.650635   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.099121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.829102 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.829102 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.408203 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.408203 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.621094 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.621094 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007435    0.049760    1.670742 2315.291748 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.049760    0.000000 2315.291748 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035536    0.281568    0.340833 2315.632812 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.281568    0.000909 2315.633545 ^ io_west_out[4] (out)
                                           2315.633545   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.633545   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.116699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.037109 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.037109 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.690918 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.690918 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.535156 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.535156 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022368    0.113695    1.660510 2315.195801 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.113695    0.000000 2315.195801 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035254    0.279612    0.368800 2315.564453 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.279612    0.000909 2315.565430 ^ io_west_out[12] (out)
                                           2315.565430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.565430   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.184570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.037109 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.037109 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.690918 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.690918 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.535156 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.535156 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004670    0.038598    1.614808 2315.149902 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.038598    0.000000 2315.149902 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.276308    0.331966 2315.481934 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.276308    0.000909 2315.482910 ^ io_south_out[12] (out)
                                           2315.482910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.482910   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.267578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.602539 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.602539 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.686279 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.686279 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.378662 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.378662 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005294    0.042084    1.767830 2315.146484 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042084    0.000000 2315.146484 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276388    0.333557 2315.480225 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.276388    0.000909 2315.480957 ^ io_south_out[13] (out)
                                           2315.480957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.480957   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.269531   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.602539 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.602539 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.686279 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.686279 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.378662 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.378662 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.024797    0.126397    1.702347 2315.081055 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.126397    0.000000 2315.081055 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035145    0.278827    0.374257 2315.455322 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.278827    0.000909 2315.456299 ^ io_west_out[13] (out)
                                           2315.456299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.456299   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.293945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.829102 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.829102 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.408203 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.408203 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.621094 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.621094 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004914    0.035663    1.495437 2315.116455 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035663    0.000000 2315.116455 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034805    0.276128    0.330374 2315.447021 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.276128    0.000909 2315.447754 ^ io_south_out[4] (out)
                                           2315.447754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.447754   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.302246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.936523 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.936523 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.672363 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.672363 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.482422 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.482422 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009039    0.055197    1.624130 2315.106445 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.055197    0.000000 2315.106445 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.279366    0.341515 2315.447998 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.279366    0.000909 2315.448975 ^ io_west_out[7] (out)
                                           2315.448975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.448975   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.301270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.936523 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.936523 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.672363 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.672363 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.482422 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.482422 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005159    0.037052    1.491117 2314.973633 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.037052    0.000227 2314.973877 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276380    0.331283 2315.304932 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.276380    0.000909 2315.305908 ^ io_south_out[7] (out)
                                           2315.305908   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.305908   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.443848   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.431641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.431641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2311.012695 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2311.012695 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2313.087646 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2313.087646 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007970    0.060633    1.711669 2314.799316 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.060633    0.000000 2314.799316 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.278933    0.343789 2315.143066 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.278933    0.000909 2315.144043 ^ io_west_out[5] (out)
                                           2315.144043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.144043   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.605957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.431641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.431641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2311.012695 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2311.012695 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2313.087646 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2313.087646 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004570    0.043083    1.491571 2314.579346 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.043083    0.000000 2314.579346 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.276315    0.334012 2314.913330 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.276315    0.000909 2314.914307 ^ io_south_out[5] (out)
                                           2314.914307   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.914307   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.835938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.936523 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.936523 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.672363 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.672363 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006180    0.041827    2.250090 2313.922363 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.041827    0.000000 2313.922363 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035341    0.280103    0.336058 2314.258545 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.280103    0.000909 2314.259277 ^ io_east_out[7] (out)
                                           2314.259277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.259277   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.490723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.794189 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.794189 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.724609 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.724609 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009215    0.053602    2.183697 2313.908203 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.053602    0.000000 2313.908203 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035421    0.280727    0.341970 2314.250244 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.280727    0.000909 2314.251221 ^ io_east_out[6] (out)
                                           2314.251221   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.251221   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.499023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.829102 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.829102 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.408203 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.408203 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.008967    0.052795    2.445631 2313.854004 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.052795    0.000000 2313.854004 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035363    0.280294    0.341288 2314.195312 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.280294    0.000909 2314.196045 ^ io_east_out[4] (out)
                                           2314.196045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.196045   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.553711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.794189 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.794189 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.724609 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.724609 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005162    0.040084    2.013621 2313.738281 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.040084    0.000000 2313.738281 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.276744    0.332875 2314.071045 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.276744    0.000909 2314.072021 ^ io_south_out[22] (out)
                                           2314.072021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.072021   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.678223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.037109 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.037109 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.690918 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.690918 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005624    0.038751    1.997023 2313.687988 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.038751    0.000000 2313.687988 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035341    0.280098    0.334694 2314.022705 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.280098    0.000909 2314.023682 ^ io_east_out[12] (out)
                                           2314.023682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.023682   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.726074   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.602539 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.602539 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.686279 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.686279 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004775    0.035743    1.915623 2313.602051 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.035743    0.000000 2313.602051 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035492    0.281229    0.334012 2313.936035 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.281229    0.000909 2313.937012 ^ io_east_out[13] (out)
                                           2313.937012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.937012   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.812988   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.037109 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.037109 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.690918 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.690918 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.004827    0.039168    1.733952 2313.424805 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.039168    0.000227 2313.425049 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276383    0.332193 2313.757324 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.276383    0.000909 2313.758301 ^ io_south_out[28] (out)
                                           2313.758301   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.758301   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.991699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.602539 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.602539 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.686279 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.686279 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005154    0.041581    1.725084 2313.411377 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.041581    0.000000 2313.411377 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.276746    0.333557 2313.745117 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.276746    0.000909 2313.745850 ^ io_south_out[29] (out)
                                           2313.745850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.745850   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.003906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.829102 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.829102 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.408203 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.408203 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.004941    0.035769    1.997705 2313.406006 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035769    0.000000 2313.406006 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034877    0.276661    0.330829 2313.736816 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.276661    0.000909 2313.737793 ^ io_south_out[20] (out)
                                           2313.737793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.737793   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.012207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.936523 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.936523 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.672363 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.672363 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.004954    0.036233    1.632770 2313.305176 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.036233    0.000000 2313.305176 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.276304    0.330829 2313.635986 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.276304    0.000909 2313.636719 ^ io_south_out[23] (out)
                                           2313.636719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.636719   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.113281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.431641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.431641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2311.012695 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2311.012695 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007238    0.045423    2.116167 2313.128906 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.045423    0.000000 2313.128906 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.280444    0.337877 2313.466797 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.280444    0.000909 2313.467529 ^ io_east_out[5] (out)
                                           2313.467529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.467529   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.282227   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.716797 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.716797 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.574463 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.574463 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.146484 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.146484 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007062    0.044427    1.974286 2313.120605 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.044427    0.000000 2313.120605 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.276011    0.334467 2313.455078 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.276011    0.000909 2313.456055 ^ io_north_out[1] (out)
                                           2313.456055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.456055   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.293945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.431641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.431641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2311.012695 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2311.012695 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004719    0.043564    1.827857 2312.840576 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.043564    0.000227 2312.840820 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276390    0.334239 2313.175049 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.276390    0.000909 2313.176025 ^ io_south_out[21] (out)
                                           2313.176025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.176025   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.573730   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.716797 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.716797 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.574463 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.574463 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.146484 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.146484 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006587    0.045356    1.544777 2312.691162 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.045356    0.000000 2312.691162 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278658    0.336740 2313.027832 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.278658    0.000909 2313.028809 ^ io_west_out[17] (out)
                                           2313.028809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.028809   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.721191   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.936523 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.936523 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.008953    0.052566    2.459046 2312.395508 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.052566    0.000000 2312.395508 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.035035    0.277869    0.339469 2312.735107 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.277869    0.000909 2312.735840 ^ io_north_out[23] (out)
                                           2312.735840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.735840   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.014160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.794189 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.794189 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009097    0.053121    2.494289 2312.288574 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.053121    0.000000 2312.288574 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034931    0.277094    0.339014 2312.627441 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.277094    0.000909 2312.628418 ^ io_north_out[22] (out)
                                           2312.628418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.628418   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.121582   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.936523 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.936523 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006282    0.042244    2.279421 2312.216064 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.042244    0.000227 2312.216064 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035300    0.279765    0.336286 2312.552490 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.279765    0.000682 2312.553223 ^ io_east_out[23] (out)
                                           2312.553223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.553223   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.196777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.037109 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.037109 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011668    0.064455    2.041361 2312.078369 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064455    0.000000 2312.078369 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276588    0.344016 2312.422363 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.276588    0.000909 2312.423340 ^ io_north_out[28] (out)
                                           2312.423340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.423340   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.327148   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.829102 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.829102 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009997    0.057067    2.052275 2311.881592 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.057067    0.000000 2311.881592 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034869    0.276637    0.340606 2312.222168 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.276637    0.000909 2312.222900 ^ io_north_out[20] (out)
                                           2312.222900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.222900   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.526855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2310.037109 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2310.037109 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005644    0.038832    1.842409 2311.879395 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.038832    0.000227 2311.879639 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035271    0.279546    0.334467 2312.214111 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.279546    0.000682 2312.214844 ^ io_east_out[28] (out)
                                           2312.214844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.214844   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.535156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.602539 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.602539 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004513    0.034699    2.259867 2311.862305 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034699    0.000000 2311.862305 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.280027    0.332875 2312.195312 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.280027    0.000909 2312.196289 ^ io_east_out[29] (out)
                                           2312.196289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.196289   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.553711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.794189 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.794189 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009235    0.053689    2.014076 2311.808350 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.053689    0.000227 2311.808594 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035452    0.280918    0.342197 2312.150635 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.280918    0.000682 2312.151367 ^ io_east_out[22] (out)
                                           2312.151367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.151367   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.599121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.829102 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.829102 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009215    0.053868    1.930630 2311.759766 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.053868    0.000000 2311.759766 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035360    0.280266    0.341743 2312.101562 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.280266    0.000909 2312.102539 ^ io_east_out[20] (out)
                                           2312.102539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.102539   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.647461   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.602539 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.602539 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.013897    0.073901    1.965873 2311.568359 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.073901    0.000000 2311.568359 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034931    0.277127    0.348564 2311.916992 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.277127    0.000909 2311.917969 ^ io_north_out[29] (out)
                                           2311.917969   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.917969   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.832031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.716797 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.716797 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.574463 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.574463 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007121    0.044678    1.996568 2311.571045 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.044678    0.000000 2311.571045 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034924    0.277031    0.335149 2311.906250 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.277031    0.000909 2311.907227 ^ io_north_out[17] (out)
                                           2311.907227   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.907227   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.842773   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.431641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.431641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005268    0.036725    2.039542 2311.471191 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.036725    0.000000 2311.471191 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276544    0.331283 2311.802490 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.276544    0.000909 2311.803467 ^ io_north_out[21] (out)
                                           2311.803467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.803467   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.946289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.716797 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.716797 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.574463 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.574463 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004583    0.035549    1.789658 2311.364258 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.035549    0.000227 2311.364502 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035416    0.280625    0.333785 2311.698242 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.280625    0.000682 2311.698975 ^ io_east_out[17] (out)
                                           2311.698975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.698975   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.050781   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.431641 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.431641 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007151    0.045061    1.810804 2311.242676 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.045061    0.000000 2311.242676 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035232    0.279299    0.336968 2311.579590 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.279299    0.000909 2311.580322 ^ io_east_out[21] (out)
                                           2311.580322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.580322   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.169434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009102    0.053147    2.136631 2310.265625 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.053147    0.000000 2310.265625 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.035034    0.277867    0.339696 2310.605225 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.277867    0.000909 2310.606201 ^ io_north_out[6] (out)
                                           2310.606201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.606201   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.144043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011455    0.063567    2.076831 2310.215332 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.063567    0.000000 2310.215332 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.276622    0.343562 2310.558838 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.276622    0.000909 2310.559814 ^ io_north_out[12] (out)
                                           2310.559814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.559814   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.190430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008878    0.052242    2.287379 2310.100586 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.052242    0.000000 2310.100586 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276569    0.338332 2310.438721 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.276569    0.000909 2310.439697 ^ io_north_out[7] (out)
                                           2310.439697   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.439697   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.310547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009913    0.056699    2.065690 2309.941650 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.056699    0.000000 2309.941650 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.276019    0.339924 2310.281738 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.276019    0.000909 2310.282471 ^ io_north_out[4] (out)
                                           2310.282471   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.282471   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.467285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.385986 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.385986 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.138428 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.138428 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022343    0.113579    1.660510 2309.799072 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.113579    0.000000 2309.799072 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.279501    0.368800 2310.167725 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.279502    0.001137 2310.168945 ^ io_west_out[28] (out)
                                           2310.168945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.168945   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.581055   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.538574 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.538574 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.128906 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.128906 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009178    0.056589    1.555009 2309.683838 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.056589    0.000000 2309.683838 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278675    0.341743 2310.025635 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.278675    0.000909 2310.026611 ^ io_west_out[22] (out)
                                           2310.026611   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.026611   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.723633   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005055    0.035856    2.008164 2309.657959 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.035856    0.000000 2309.657959 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.276578    0.330829 2309.988770 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.276578    0.000909 2309.989746 ^ io_north_out[5] (out)
                                           2309.989746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.989746   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.760254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.149902 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.149902 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.875977 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.875977 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007472    0.049909    1.670742 2309.546875 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.049909    0.000000 2309.546875 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278666    0.338787 2309.885498 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.278666    0.000909 2309.886475 ^ io_west_out[20] (out)
                                           2309.886475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.886475   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.863770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.284912 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.284912 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.812988 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.812988 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009078    0.055356    1.624358 2309.437500 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.055356    0.000000 2309.437500 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035297    0.279836    0.341970 2309.779297 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.279836    0.001137 2309.780518 ^ io_west_out[23] (out)
                                           2309.780518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.780518   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.969727   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.146240 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.146240 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.649902 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.649902 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008387    0.062127    1.713488 2309.363281 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.062127    0.000000 2309.363281 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035408    0.280630    0.345835 2309.709229 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.280630    0.000909 2309.709961 ^ io_west_out[21] (out)
                                           2309.709961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.709961   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.040039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.716797 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.716797 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004477    0.035145    1.646185 2309.363037 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.035145    0.000000 2309.363037 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035415    0.280651    0.333557 2309.696533 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.280651    0.000909 2309.697510 ^ io_east_out[1] (out)
                                           2309.697510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.697510   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.052734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024773    0.126287    1.702347 2309.318359 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.126287    0.000000 2309.318359 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.278969    0.374257 2309.692627 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.278969    0.000909 2309.693359 ^ io_west_out[29] (out)
                                           2309.693359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.693359   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.056641   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.730713 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.730713 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.615967 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.615967 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013873    0.073791    1.667331 2309.283203 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.073791    0.000000 2309.283203 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276603    0.348109 2309.631348 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.276603    0.000909 2309.632324 ^ io_north_out[13] (out)
                                           2309.632324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.632324   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.117676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.716797 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.716797 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005155    0.038155    1.346507 2309.063477 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.038155    0.000227 2309.063721 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.276931    0.332193 2309.395752 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.276931    0.000909 2309.396729 ^ io_south_out[17] (out)
                                           2309.396729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.396729   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.353516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007963    0.034074   14.216994 2305.808350 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034074    0.000000 2305.808350 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006369    0.030725    1.938361 2307.746582 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.030725    0.000000 2307.746582 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034872    0.168567    0.328328 2308.074951 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.168570    0.000909 2308.075928 v io_north_out[19] (out)
                                           2308.075928   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.075928   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.674316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007963    0.050829   14.473700 2306.064941 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.050829    0.000000 2306.064941 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007722    0.049067    1.605486 2307.670410 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.049067    0.000000 2307.670410 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035288    0.279726    0.339242 2308.009766 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.279726    0.000909 2308.010742 ^ io_east_out[19] (out)
                                           2308.010742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.010742   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.739258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007163    0.047671    1.546823 2307.496094 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.047671    0.000000 2307.496094 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035487    0.281196    0.339696 2307.835938 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.281196    0.000909 2307.836670 ^ io_west_out[1] (out)
                                           2307.836670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.836670   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.913574   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.949219 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.949219 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005071    0.037829    1.467015 2307.416260 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.037829    0.000000 2307.416260 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.275793    0.331283 2307.747559 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.275793    0.000909 2307.748535 ^ io_south_out[1] (out)
                                           2307.748535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.748535   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.001953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006980    0.044801   14.712668 2306.303955 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.044801    0.000000 2306.303955 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035483    0.281176    0.338332 2306.642334 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.281176    0.000909 2306.643311 ^ io_east_out[8] (out)
                                           2306.643311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.643311   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.106934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006415    0.042508   14.657872 2306.249268 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.042508    0.000000 2306.249268 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035433    0.280795    0.336968 2306.586182 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.280795    0.000909 2306.587158 ^ io_east_out[11] (out)
                                           2306.587158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.587158   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.163086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007813    0.049444   14.582384 2306.173828 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.049444    0.000000 2306.173828 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035483    0.281184    0.340378 2306.514160 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.281184    0.000909 2306.514893 ^ io_east_out[3] (out)
                                           2306.514893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.514893   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.234863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007005    0.044835   14.551233 2306.142578 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.044835    0.000000 2306.142578 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035349    0.280173    0.337650 2306.480225 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.280173    0.000909 2306.481201 ^ io_east_out[9] (out)
                                           2306.481201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.481201   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.268555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004838    0.039937   14.339094 2305.930420 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.039937    0.000227 2305.930664 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.276934    0.332875 2306.263428 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.276934    0.000909 2306.264404 ^ io_south_out[24] (out)
                                           2306.264404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.264404   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.485840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006058    0.041189   14.195394 2305.786621 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.041189    0.000000 2305.786621 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.276447    0.333102 2306.119873 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.276447    0.000909 2306.120850 ^ io_south_out[27] (out)
                                           2306.120850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.120850   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.629395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005071    0.037099   14.132184 2305.723633 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.037099    0.000000 2305.723633 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.276305    0.331283 2306.054688 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.276305    0.000909 2306.055664 ^ io_south_out[19] (out)
                                           2306.055664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.055664   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.694336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004902    0.036102   14.138551 2305.729980 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.036102    0.000000 2305.729980 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.275790    0.330374 2306.060303 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.275790    0.000909 2306.061279 ^ io_south_out[25] (out)
                                           2306.061279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.061279   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.688965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008204    0.051051   13.877298 2305.468750 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.051051    0.000000 2305.468750 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.280051    0.340378 2305.809082 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.280051    0.000909 2305.809814 ^ io_east_out[2] (out)
                                           2305.809814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.809814   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.939941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005467    0.039157   13.790668 2305.382080 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.039157    0.000000 2305.382080 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035425    0.280733    0.335376 2305.717285 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.280733    0.000909 2305.718262 ^ io_east_out[10] (out)
                                           2305.718262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.718262   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.031738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006749    0.043867   13.775208 2305.366455 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.043867    0.000000 2305.366455 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035416    0.280676    0.337423 2305.703857 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.280676    0.000909 2305.704834 ^ io_east_out[0] (out)
                                           2305.704834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.704834   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.045410   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013273    0.071788   11.791144 2301.477783 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.071788    0.000000 2301.477783 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034925    0.277085    0.347654 2301.825439 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.277085    0.000909 2301.826416 ^ io_north_out[24] (out)
                                           2301.826416   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.826416   data arrival time
---------------------------------------------------------------------------------------------
                                           5697.923340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006959    0.044712   11.744987 2301.431641 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.044712    0.000000 2301.431641 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.280043    0.337423 2301.769043 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.280043    0.000909 2301.770020 ^ io_east_out[24] (out)
                                           2301.770020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.770020   data arrival time
---------------------------------------------------------------------------------------------
                                           5697.979980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006444    0.042627   11.690190 2301.376709 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042627    0.000227 2301.376953 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035409    0.280584    0.336968 2301.714111 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.280584    0.000682 2301.714600 ^ io_east_out[27] (out)
                                           2301.714600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.714600   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.035156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015341    0.080472   11.665861 2301.352539 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.080472    0.000000 2301.352539 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.276649    0.351292 2301.703857 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.276649    0.000909 2301.704590 ^ io_north_out[27] (out)
                                           2301.704590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.704590   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.045410   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010754    0.060463   11.602425 2301.289062 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.060463    0.000000 2301.289062 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.276025    0.341743 2301.630859 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.276025    0.000909 2301.631592 ^ io_north_out[25] (out)
                                           2301.631592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.631592   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.118164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007515    0.047009   11.585371 2301.271973 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.047009    0.000000 2301.271973 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035369    0.280322    0.338559 2301.610596 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.280322    0.000909 2301.611572 ^ io_east_out[25] (out)
                                           2301.611572   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.611572   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.138672   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008292    0.051415   10.910071 2300.596680 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.051415    0.000227 2300.596924 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035275    0.279591    0.340378 2300.937256 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.279591    0.000682 2300.937988 ^ io_east_out[18] (out)
                                           2300.937988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.937988   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.812012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005309    0.038532   10.822305 2300.509033 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.038532    0.000000 2300.509033 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035301    0.279807    0.334467 2300.843506 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.279807    0.000909 2300.844238 ^ io_east_out[26] (out)
                                           2300.844238   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.844238   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.905762   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006692    0.043631   10.807071 2300.493652 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.043631    0.000000 2300.493652 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035217    0.279146    0.336513 2300.830322 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.279146    0.000682 2300.830811 ^ io_east_out[16] (out)
                                           2300.830811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.830811   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.919434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005491    0.029079    7.882818 2299.474121 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.029079    0.000000 2299.474121 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.168123    0.327191 2299.801270 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.168125    0.000909 2299.802246 v io_south_out[18] (out)
                                           2299.802246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.802246   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.948242   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.591309 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.591309 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004326    0.027153    4.574531 2296.165771 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027153    0.000000 2296.165771 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.168387    0.326509 2296.492432 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.168389    0.000909 2296.493408 v io_south_out[26] (out)
                                           2296.493408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.493408   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.256836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005619    0.029311    5.656602 2295.343262 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029311    0.000000 2295.343262 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.168228    0.327418 2295.670654 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.168231    0.000909 2295.671631 v io_north_out[18] (out)
                                           2295.671631   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.671631   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.078613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.012069    0.042494    5.066113 2294.752686 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042494    0.000000 2294.752686 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034872    0.168510    0.333785 2295.086426 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.168513    0.000909 2295.087402 v io_north_out[26] (out)
                                           2295.087402   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.087402   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.663086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.882080 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.882080 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.209473 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.209473 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.979980 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.979980 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.343994 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.343994 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.686523 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.686523 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007702    0.047168    4.468802 2294.155518 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.047168    0.000000 2294.155518 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.276596    0.336058 2294.491455 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.276596    0.000909 2294.492432 ^ io_north_out[16] (out)
                                           2294.492432   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.492432   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.257812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006521    0.042103    1.812623 2269.766357 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.042103    0.000000 2269.766357 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276553    0.333785 2270.100098 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.276553    0.000909 2270.101074 ^ io_north_out[3] (out)
                                           2270.101074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2270.101074   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.648926   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.488037 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.488037 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.953857 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.953857 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008196    0.055484    1.719627 2269.673340 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.055484    0.000000 2269.673340 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.278925    0.341515 2270.014893 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.278925    0.000909 2270.015869 ^ io_west_out[19] (out)
                                           2270.015869   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2270.015869   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.733887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013162    0.071292   15.617389 2253.472900 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.071292    0.000000 2253.472900 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.276053    0.346745 2253.819580 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.276053    0.000909 2253.820557 ^ io_north_out[8] (out)
                                           2253.820557   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.820557   data arrival time
---------------------------------------------------------------------------------------------
                                           5745.929199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015313    0.080348   15.492560 2253.347900 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.080348    0.000000 2253.347900 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.276057    0.350838 2253.698730 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.276057    0.000909 2253.699707 ^ io_north_out[11] (out)
                                           2253.699707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.699707   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.050293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010776    0.060562   15.429351 2253.284668 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.060562    0.000000 2253.284668 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034930    0.277103    0.342425 2253.627197 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.277103    0.000909 2253.628174 ^ io_north_out[9] (out)
                                           2253.628174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.628174   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.122070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009787    0.060759   15.279057 2253.134521 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.060759    0.000000 2253.134521 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.278933    0.343789 2253.478271 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.278933    0.000909 2253.479248 ^ io_west_out[24] (out)
                                           2253.479248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.479248   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.270996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.026893    0.136240   15.169008 2253.024414 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.136240    0.000000 2253.024414 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278819    0.378805 2253.403320 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.278819    0.000909 2253.404053 ^ io_west_out[27] (out)
                                           2253.404053   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.404053   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.345703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010094    0.061027   15.171282 2253.026611 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.061027    0.000000 2253.026611 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035132    0.278605    0.343789 2253.370605 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.278605    0.000909 2253.371338 ^ io_west_out[25] (out)
                                           2253.371338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.371338   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.378906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005650    0.029367    9.483529 2247.338867 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029367    0.000000 2247.338867 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034930    0.168809    0.327873 2247.666748 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.168812    0.000909 2247.667725 v io_north_out[2] (out)
                                           2247.667725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.667725   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.082031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007696    0.056045    8.953976 2246.809326 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056045    0.000000 2246.809326 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035306    0.279898    0.342425 2247.151855 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.279898    0.001137 2247.153076 ^ io_west_out[18] (out)
                                           2247.153076   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.153076   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.596680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012221    0.066900    8.892585 2246.748047 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.066900    0.000000 2246.748047 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276592    0.344926 2247.093018 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.276592    0.000909 2247.093750 ^ io_north_out[10] (out)
                                           2247.093750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.093750   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.656250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007907    0.048051    8.474217 2246.329590 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.048051    0.000000 2246.329590 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.276562    0.336513 2246.666260 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.276562    0.000909 2246.666992 ^ io_north_out[0] (out)
                                           2246.666992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.666992   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.083008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007820    0.034586    5.558150 2243.413574 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034586    0.000000 2243.413574 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035555    0.171233    0.332420 2243.746094 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.171235    0.000909 2243.746826 v io_west_out[26] (out)
                                           2243.746826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.746826   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.002930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.422852 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.422852 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.451416 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.451416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.296387 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.296387 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.186035 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.186035 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.837891 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.837891 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.412354 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.412354 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.855469 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.855469 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005866    0.042963    1.489525 2239.344971 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042963    0.000000 2239.344971 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035407    0.280584    0.336968 2239.681885 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.280584    0.000909 2239.682861 ^ io_west_out[16] (out)
                                           2239.682861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.682861   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.067383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027487    0.138982    1.527269 2221.060791 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.138982    0.000000 2221.060791 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035607    0.282259    0.382670 2221.443359 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.282259    0.000909 2221.444336 ^ io_west_out[11] (out)
                                           2221.444336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.444336   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.305664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.280029 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.280029 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2200.083496 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2200.083496 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.935059 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.935059 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.717041 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.717041 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.101562 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.101562 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.533447 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.533447 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006022    0.041042    1.410626 2220.944092 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041042    0.000000 2220.944092 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.275797    0.332648 2221.276611 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.275797    0.000909 2221.277588 ^ io_south_out[11] (out)
                                           2221.277588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.277588   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.472656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010239    0.061624    1.526814 2198.024902 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.061624    0.000000 2198.024902 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035543    0.281636    0.346290 2198.371338 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.281636    0.000909 2198.372314 ^ io_west_out[9] (out)
                                           2198.372314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.372314   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.377441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2174.003662 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2174.003662 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.212891 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.212891 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2178.055664 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2178.055664 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2180.006592 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2180.006592 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.923584 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.923828 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.498291 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.498291 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005002    0.036499    1.352873 2197.851074 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.036499    0.000000 2197.851074 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.276928    0.331283 2198.182373 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.276928    0.000909 2198.183350 ^ io_south_out[9] (out)
                                           2198.183350   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.183350   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.566895   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009758    0.060643    1.646413 2173.699219 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.060643    0.000000 2173.699219 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035109    0.278439    0.343562 2174.042725 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.278439    0.000909 2174.043701 ^ io_west_out[8] (out)
                                           2174.043701   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2174.043701   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.706543   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.670166 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.670166 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2172.052734 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2172.052734 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004771    0.039698    1.565013 2173.617920 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.039698    0.000000 2173.617920 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.275796    0.331966 2173.949707 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.275796    0.000909 2173.950684 ^ io_south_out[8] (out)
                                           2173.950684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.950684   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.799316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008199    0.055501   15.234491 2161.241211 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.055501    0.000000 2161.241211 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.278673    0.341288 2161.582520 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.278673    0.000909 2161.583496 ^ io_west_out[3] (out)
                                           2161.583496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.583496   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.166504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005168    0.037485   14.991429 2160.998047 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.037485    0.000000 2160.998047 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034876    0.276662    0.331738 2161.329834 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.276662    0.000909 2161.330811 ^ io_south_out[3] (out)
                                           2161.330811   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.330811   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.419434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007664    0.055933    8.953748 2154.960449 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.055933    0.000000 2154.960449 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.279368    0.341970 2155.302490 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.279368    0.000909 2155.303223 ^ io_west_out[2] (out)
                                           2155.303223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.303223   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.446777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005574    0.029228    8.742064 2154.748779 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029228    0.000000 2154.748779 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.168735    0.327645 2155.076416 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.168737    0.000909 2155.077393 v io_south_out[2] (out)
                                           2155.077393   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.077393   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.672852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007330    0.033572    5.557013 2151.563721 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033572    0.000000 2151.563721 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035172    0.169759    0.330601 2151.894287 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.169762    0.000909 2151.895264 v io_west_out[10] (out)
                                           2151.895264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.895264   data arrival time
---------------------------------------------------------------------------------------------
                                           5847.854492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004515    0.027443    5.434004 2151.440674 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027443    0.000000 2151.440674 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.168432    0.326736 2151.767334 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.168434    0.000909 2151.768311 v io_south_out[10] (out)
                                           2151.768311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.768311   data arrival time
---------------------------------------------------------------------------------------------
                                           5847.981934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005439    0.041329    1.487933 2147.494629 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.041329    0.000000 2147.494629 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.278817    0.334921 2147.829590 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.278817    0.000909 2147.830566 ^ io_west_out[0] (out)
                                           2147.830566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.830566   data arrival time
---------------------------------------------------------------------------------------------
                                           5851.919434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2146.006592 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2146.006592 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006253    0.040997    1.317858 2147.324463 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040997    0.000227 2147.324707 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.276386    0.333102 2147.657959 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.276386    0.000909 2147.658691 ^ io_south_out[0] (out)
                                           2147.658691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.658691   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.091309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003802    0.038974    0.021146 2000.021240 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.038974    0.000000 2000.021240 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.154734    0.197133 2000.218384 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.154734    0.000227 2000.218506 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.611816 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.611816 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.429810 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.429810 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.779419 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.779419 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.736816 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.736816 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.526489 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.526489 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.957764 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.957764 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.589600 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.589600 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.407227 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.407227 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.635254 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.635254 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.405762 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.405762 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.769775 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.770020 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.811035 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.811035 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.680664 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.680908 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.470215 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.470215 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.118408 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.118408 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.255859 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.255859 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.160645 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.160889 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.838379 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.838379 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.605225 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.605225 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.334473 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.334473 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005071    0.036080    1.487479 2145.821777 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.036080    0.000000 2145.821777 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.276304    0.330829 2146.152588 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.276304    0.000909 2146.153564 ^ io_south_out[16] (out)
                                           2146.153564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.153564   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.596191   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.150664    0.103137    0.103137 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000    0.103137 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292524    0.395661 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000539    0.396200 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.343013    0.739214 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200229    0.007473    0.746687 ^ cell3/clk (fpgacell)
     2    0.027234    0.139254    1.922268    2.668956 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.139266    0.003636    2.672592 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035276    0.279760    0.381225    3.053817 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.279760    0.000699    3.054515 ^ config_data_out (out)
                                              3.054515   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.054515   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.695801   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010691    0.085864    0.055934 2000.056030 ^ config_en (in)
                                                         config_en (net)
                      0.085865    0.000000 2000.056030 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113238    0.212628    0.293767 2000.349731 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.212694    0.003183 2000.352905 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.163393    0.300223    0.370846 2000.723755 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.332008    0.074351 2000.798096 ^ cell0/config_en (fpgacell)
                                           2000.798096   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006366 10000.402344 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.344698 10000.747070 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.211395    0.009095 10000.755859 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.505859   clock uncertainty
                                  0.000000 10000.505859   clock reconvergence pessimism
                                 -2.448860 9998.056641   library setup time
                                           9998.056641   data required time
---------------------------------------------------------------------------------------------
                                           9998.056641   data required time
                                           -2000.798096   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.258301   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010691    0.085864    0.055934 2000.056030 ^ config_en (in)
                                                         config_en (net)
                      0.085865    0.000000 2000.056030 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113238    0.212628    0.293767 2000.349731 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.212694    0.003183 2000.352905 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.163393    0.300223    0.370846 2000.723755 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.324421    0.065256 2000.789062 ^ cell1/config_en (fpgacell)
                                           2000.789062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006366 10000.402344 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.344698 10000.747070 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214119    0.020918 10000.767578 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                 -2.448860 9998.068359   library setup time
                                           9998.068359   data required time
---------------------------------------------------------------------------------------------
                                           9998.068359   data required time
                                           -2000.789062   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.278809   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010691    0.085864    0.055934 2000.056030 ^ config_en (in)
                                                         config_en (net)
                      0.085865    0.000000 2000.056030 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113238    0.212628    0.293767 2000.349731 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.214154    0.014552 2000.364258 ^ cell2/config_en (fpgacell)
                                           2000.364258   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000909 10000.396484 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.342880 10000.739258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200389    0.008185 10000.748047 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.497070   clock uncertainty
                                  0.000000 10000.497070   clock reconvergence pessimism
                                 -2.448860 9998.047852   library setup time
                                           9998.047852   data required time
---------------------------------------------------------------------------------------------
                                           9998.047852   data required time
                                           -2000.364258   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.683594   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010691    0.085864    0.055934 2000.056030 ^ config_en (in)
                                                         config_en (net)
                      0.085865    0.000000 2000.056030 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113238    0.212628    0.293767 2000.349731 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.212747    0.004320 2000.354126 ^ cell3/config_en (fpgacell)
                                           2000.354126   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000909 10000.396484 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.342880 10000.739258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200229    0.007276 10000.747070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.497070   clock uncertainty
                                  0.000000 10000.497070   clock reconvergence pessimism
                                 -2.448860 9998.046875   library setup time
                                           9998.046875   data required time
---------------------------------------------------------------------------------------------
                                           9998.046875   data required time
                                           -2000.354126   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.692871   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011012    0.088065    0.057526 2000.057617 ^ nrst (in)
                                                         nrst (net)
                      0.088066    0.000000 2000.057617 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119457    0.222956    0.300361 2000.357910 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.223010    0.002956 2000.360840 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.169953    0.311365    0.378577 2000.739502 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.347143    0.080263 2000.819702 ^ cell0/nrst (fpgacell)
                                           2000.819702   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006366 10000.402344 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.344698 10000.747070 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.211395    0.009095 10000.755859 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.505859   clock uncertainty
                                  0.000000 10000.505859   clock reconvergence pessimism
                                 -1.055470 9999.450195   library setup time
                                           9999.450195   data required time
---------------------------------------------------------------------------------------------
                                           9999.450195   data required time
                                           -2000.819702   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.629395   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011012    0.088065    0.057526 2000.057617 ^ nrst (in)
                                                         nrst (net)
                      0.088066    0.000000 2000.057617 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119457    0.222956    0.300361 2000.357910 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.223010    0.002956 2000.360840 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.169953    0.311365    0.378577 2000.739502 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.337867    0.069122 2000.808594 ^ cell1/nrst (fpgacell)
                                           2000.808594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006366 10000.402344 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.344698 10000.747070 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214119    0.020918 10000.767578 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                 -1.055470 9999.461914   library setup time
                                           9999.461914   data required time
---------------------------------------------------------------------------------------------
                                           9999.461914   data required time
                                           -2000.808594   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.653320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011012    0.088065    0.057526 2000.057617 ^ nrst (in)
                                                         nrst (net)
                      0.088066    0.000000 2000.057617 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119457    0.222956    0.300361 2000.357910 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.225043    0.017280 2000.375244 ^ cell2/nrst (fpgacell)
                                           2000.375244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000909 10000.396484 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.342880 10000.739258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200389    0.008185 10000.748047 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.497070   clock uncertainty
                                  0.000000 10000.497070   clock reconvergence pessimism
                                 -1.055470 9999.441406   library setup time
                                           9999.441406   data required time
---------------------------------------------------------------------------------------------
                                           9999.441406   data required time
                                           -2000.375244   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.065918   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011012    0.088065    0.057526 2000.057617 ^ nrst (in)
                                                         nrst (net)
                      0.088066    0.000000 2000.057617 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119457    0.222956    0.300361 2000.357910 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.223111    0.005002 2000.362915 ^ cell3/nrst (fpgacell)
                                           2000.362915   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000909 10000.396484 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.342880 10000.739258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200229    0.007276 10000.747070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.497070   clock uncertainty
                                  0.000000 10000.497070   clock reconvergence pessimism
                                 -1.055470 9999.440430   library setup time
                                           9999.440430   data required time
---------------------------------------------------------------------------------------------
                                           9999.440430   data required time
                                           -2000.362915   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.078125   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.003914    0.022798    0.012733 2000.012817 v config_data_in (in)
                                                         config_data_in (net)
                      0.022798    0.000000 2000.012817 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037395    0.148828    0.310138 2000.322876 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.148852    0.001819 2000.324707 v cell0/config_data_in (fpgacell)
                                           2000.324707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006366 10000.402344 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.344698 10000.747070 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.211395    0.009095 10000.755859 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.505859   clock uncertainty
                                  0.000000 10000.505859   clock reconvergence pessimism
                                  0.225470 10000.731445   library setup time
                                           10000.731445   data required time
---------------------------------------------------------------------------------------------
                                           10000.731445   data required time
                                           -2000.324707   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.406738   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.150664    0.103137    0.103137 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000    0.103137 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292524    0.395661 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006045    0.401706 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.345032    0.746738 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214119    0.020976    0.767714 ^ cell1/clk (fpgacell)
     1    0.099406    0.479282    2.148799    2.916514 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.481044    0.025871    2.942385 ^ cell2/config_data_in (fpgacell)
                                              2.942385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000909 10000.396484 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.342880 10000.739258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200389    0.008185 10000.748047 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.497070   clock uncertainty
                                  0.000000 10000.497070   clock reconvergence pessimism
                                  0.387480 10000.884766   library setup time
                                           10000.884766   data required time
---------------------------------------------------------------------------------------------
                                           10000.884766   data required time
                                             -2.942385   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.942383   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.150664    0.103137    0.103137 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000    0.103137 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292524    0.395661 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006045    0.401706 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.345032    0.746738 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.211395    0.009115    0.755854 ^ cell0/clk (fpgacell)
     1    0.088571    0.428178    2.115926    2.871780 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.428929    0.015892    2.887672 ^ cell1/config_data_in (fpgacell)
                                              2.887672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102061    0.006366 10000.402344 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.210820    0.344698 10000.747070 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.214119    0.020918 10000.767578 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                  0.387480 10000.905273   library setup time
                                           10000.905273   data required time
---------------------------------------------------------------------------------------------
                                           10000.905273   data required time
                                             -2.887672   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.017578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.150664    0.103137    0.103137 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000    0.103137 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292524    0.395661 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000539    0.396200 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.343013    0.739214 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200389    0.008733    0.747947 ^ cell2/clk (fpgacell)
     1    0.086074    0.416354    2.108077    2.856024 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.417076    0.015373    2.871397 ^ cell3/config_data_in (fpgacell)
                                              2.871397   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.150664    0.102773 10000.102539 ^ clk (in)
                                                         clk (net)
                      0.150689    0.000000 10000.102539 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.101477    0.292857 10000.395508 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.101484    0.000909 10000.396484 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.199704    0.342880 10000.739258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.200229    0.007276 10000.747070 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.497070   clock uncertainty
                                  0.000000 10000.497070   clock reconvergence pessimism
                                  0.387480 10000.883789   library setup time
                                           10000.883789   data required time
---------------------------------------------------------------------------------------------
                                           10000.883789   data required time
                                             -2.871397   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.012695   slack (MET)



