
---------- Begin Simulation Statistics ----------
host_inst_rate                                 401264                       # Simulator instruction rate (inst/s)
host_mem_usage                                 360032                       # Number of bytes of host memory used
host_seconds                                    49.84                       # Real time elapsed on the host
host_tick_rate                              459537828                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022905                       # Number of seconds simulated
sim_ticks                                 22904698000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4694816                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32601.380016                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29013.603584                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4266995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    13947555000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.091126                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               427821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            292341                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3930734000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135479                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 64084.551666                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65070.850418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   12919701954                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088128                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              201604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           129403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4698180471                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72201                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32734.965145                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.008027                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           95395                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3122752000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6982454                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 42685.398505                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 41549.087399                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6353029                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     26867256954                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.090144                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                629425                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             421744                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   8628914471                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996610                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000250                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.528698                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.256402                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6982454                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 42685.398505                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 41549.087399                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6353029                       # number of overall hits
system.cpu.dcache.overall_miss_latency    26867256954                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.090144                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               629425                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            421744                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   8628914471                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207680                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167787                       # number of replacements
system.cpu.dcache.sampled_refs                 168811                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.400504                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6416173                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525091115000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72162                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13379241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65608.247423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 62495.652174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13378950                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       19092000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  291                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                60                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     14374000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        83000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               57917.532468                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       332000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13379241                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65608.247423                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 62495.652174                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13378950                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        19092000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   291                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 60                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     14374000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207207                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.090065                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13379241                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65608.247423                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 62495.652174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13378950                       # number of overall hits
system.cpu.icache.overall_miss_latency       19092000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  291                       # number of overall misses
system.cpu.icache.overall_mshr_hits                60                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     14374000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.090065                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13378950                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 41485.680929                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       646720280                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 15589                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70668.661770                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 58107.896870                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          250                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2337790000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.992499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      33081                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2246                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1791757000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.925115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 30835                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135711                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       69171.300340                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  57050.457866                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          94491                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             2851241000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.303734                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        41220                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3434                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2155594500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.278415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   37784                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38870                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    58386.518858                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 42539.670697                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2269483988                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38870                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1653517000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38870                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72162                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72162                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.477370                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169042                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        69837.969879                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   57525.634300                       # average overall mshr miss latency
system.l2.demand_hits                           94741                       # number of demand (read+write) hits
system.l2.demand_miss_latency              5189031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.439542                       # miss rate for demand accesses
system.l2.demand_misses                         74301                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       5680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         3947351500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.405929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    68619                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.103712                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.347204                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1699.224038                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5688.590911                       # Average occupied blocks per context
system.l2.overall_accesses                     169042                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       69837.969879                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  54556.239075                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          94741                       # number of overall hits
system.l2.overall_miss_latency             5189031000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.439542                       # miss rate for overall accesses
system.l2.overall_misses                        74301                       # number of overall misses
system.l2.overall_mshr_hits                      5680                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        4594071780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.498148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   84208                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.536917                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          8370                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        67793                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            15796                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        51997                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          74267                       # number of replacements
system.l2.sampled_refs                          83627                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7387.814949                       # Cycle average of tags in use
system.l2.total_refs                           123548                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42366                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31582650                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1834007                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1916320                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50823                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1923705                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1939243                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7567                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       224782                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     12630520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.794744                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.826673                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9709712     76.87%     76.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       737134      5.84%     82.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       570503      4.52%     87.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       484168      3.83%     91.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       391836      3.10%     94.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        83649      0.66%     94.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        77617      0.61%     95.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351119      2.78%     98.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       224782      1.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     12630520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50716                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7444514                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.422674                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.422674                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1039613                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7560                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     23187156                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7587706                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3946285                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1323726                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        56915                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4889456                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4700323                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189133                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3689751                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3503191                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186560                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199705                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197132                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2573                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1939243                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3374701                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8104361                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28927837                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        827811                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.136310                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3374865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1841574                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.033342                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13954246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.073049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.205607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9224615     66.11%     66.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         581515      4.17%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47312      0.34%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37742      0.27%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         521945      3.74%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43385      0.31%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         590881      4.23%     79.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         966327      6.92%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1940524     13.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13954246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                272499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1030823                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73416                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.129989                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6178204                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336648                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7709225                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14676763                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812896                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6266799                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.031632                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14879260                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62217                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        368816                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5066830                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       109860                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1857810                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17620890                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4841556                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       306603                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16076072                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1323726                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10083                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1171201                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1594                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64689                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2122937                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       561423                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64689                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57529                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.702902                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.702902                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8220598     50.18%     50.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4007      0.02%     50.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     50.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       866966      5.29%     55.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     55.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     55.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019679      6.22%     61.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          663      0.00%     61.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.74% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4916284     30.01%     91.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1351025      8.25%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16382677                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55929                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003414                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          768      1.37%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          660      1.18%      2.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.55% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42947     76.79%     79.34% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            6      0.01%     79.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10777     19.27%     98.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          771      1.38%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13954246                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.174028                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.826279                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      8461056     60.63%     60.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1623270     11.63%     72.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       727859      5.22%     77.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1190469      8.53%     86.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       906565      6.50%     92.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       259781      1.86%     94.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       696884      4.99%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        81083      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7279      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13954246                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.151541                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17547474                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16382677                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7474681                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10692                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3558021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3374732                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3374701                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              31                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       985792                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999001                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5066830                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1857810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14226745                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       776990                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21483                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7681963                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243362                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         3457                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     32214772                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     22696348                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15755097                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3907518                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1323726                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       264048                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      8715634                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       440409                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5535                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
