

================================================================
== Vitis HLS Report for 'linear_ap_fixed_32_16_5_3_0_ap_fixed_16_3_4_0_0_linear_config13_s'
================================================================
* Date:           Thu May 16 18:06:13 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.526 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  4.000 ns|  4.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 3 [1/1] (1.39ns)   --->   "%p_Val2_s = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 3 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (1.39ns)   --->   "%p_Val2_577 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 4 'read' 'p_Val2_577' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (1.39ns)   --->   "%p_Val2_580 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 5 'read' 'p_Val2_580' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (1.39ns)   --->   "%p_Val2_583 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 6 'read' 'p_Val2_583' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (1.39ns)   --->   "%p_Val2_586 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 7 'read' 'p_Val2_586' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (1.39ns)   --->   "%p_Val2_589 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 8 'read' 'p_Val2_589' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (1.39ns)   --->   "%p_Val2_592 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 9 'read' 'p_Val2_592' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%p_Val2_595 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 10 'read' 'p_Val2_595' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (1.39ns)   --->   "%p_Val2_598 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 11 'read' 'p_Val2_598' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (1.39ns)   --->   "%p_Val2_601 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 12 'read' 'p_Val2_601' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (1.39ns)   --->   "%p_Val2_604 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 13 'read' 'p_Val2_604' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%p_Val2_607 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 14 'read' 'p_Val2_607' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (1.39ns)   --->   "%p_Val2_610 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 15 'read' 'p_Val2_610' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (1.39ns)   --->   "%p_Val2_613 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 16 'read' 'p_Val2_613' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%p_Val2_616 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 17 'read' 'p_Val2_616' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%p_Val2_619 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 18 'read' 'p_Val2_619' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (1.39ns)   --->   "%p_Val2_622 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 19 'read' 'p_Val2_622' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (1.39ns)   --->   "%p_Val2_625 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 20 'read' 'p_Val2_625' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (1.39ns)   --->   "%p_Val2_628 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 21 'read' 'p_Val2_628' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (1.39ns)   --->   "%p_Val2_631 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 22 'read' 'p_Val2_631' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (1.39ns)   --->   "%p_Val2_634 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 23 'read' 'p_Val2_634' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (1.39ns)   --->   "%p_Val2_637 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 24 'read' 'p_Val2_637' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (1.39ns)   --->   "%p_Val2_640 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 25 'read' 'p_Val2_640' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (1.39ns)   --->   "%p_Val2_643 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 26 'read' 'p_Val2_643' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%p_Val2_646 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 27 'read' 'p_Val2_646' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (1.39ns)   --->   "%p_Val2_649 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 28 'read' 'p_Val2_649' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (1.39ns)   --->   "%p_Val2_652 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 29 'read' 'p_Val2_652' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (1.39ns)   --->   "%p_Val2_655 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 30 'read' 'p_Val2_655' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (1.39ns)   --->   "%p_Val2_658 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 31 'read' 'p_Val2_658' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (1.39ns)   --->   "%p_Val2_661 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 32 'read' 'p_Val2_661' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (1.39ns)   --->   "%p_Val2_664 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 33 'read' 'p_Val2_664' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (1.39ns)   --->   "%p_Val2_667 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 34 'read' 'p_Val2_667' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (1.39ns)   --->   "%p_Val2_670 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 35 'read' 'p_Val2_670' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (1.39ns)   --->   "%p_Val2_673 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 36 'read' 'p_Val2_673' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (1.39ns)   --->   "%p_Val2_676 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 37 'read' 'p_Val2_676' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (1.39ns)   --->   "%p_Val2_679 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 38 'read' 'p_Val2_679' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (1.39ns)   --->   "%p_Val2_682 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 39 'read' 'p_Val2_682' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (1.39ns)   --->   "%p_Val2_685 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 40 'read' 'p_Val2_685' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (1.39ns)   --->   "%p_Val2_688 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 41 'read' 'p_Val2_688' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (1.39ns)   --->   "%p_Val2_691 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 42 'read' 'p_Val2_691' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (1.39ns)   --->   "%p_Val2_694 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 43 'read' 'p_Val2_694' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (1.39ns)   --->   "%p_Val2_697 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 44 'read' 'p_Val2_697' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (1.39ns)   --->   "%p_Val2_700 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 45 'read' 'p_Val2_700' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (1.39ns)   --->   "%p_Val2_703 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 46 'read' 'p_Val2_703' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (1.39ns)   --->   "%p_Val2_706 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 47 'read' 'p_Val2_706' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (1.39ns)   --->   "%p_Val2_709 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 48 'read' 'p_Val2_709' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 49 [1/1] (1.39ns)   --->   "%p_Val2_712 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 49 'read' 'p_Val2_712' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (1.39ns)   --->   "%p_Val2_715 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 50 'read' 'p_Val2_715' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 51 [1/1] (1.39ns)   --->   "%p_Val2_718 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 51 'read' 'p_Val2_718' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (1.39ns)   --->   "%p_Val2_721 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 52 'read' 'p_Val2_721' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (1.39ns)   --->   "%p_Val2_724 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 53 'read' 'p_Val2_724' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (1.39ns)   --->   "%p_Val2_727 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 54 'read' 'p_Val2_727' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 55 [1/1] (1.39ns)   --->   "%p_Val2_730 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 55 'read' 'p_Val2_730' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 56 [1/1] (1.39ns)   --->   "%p_Val2_733 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 56 'read' 'p_Val2_733' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (1.39ns)   --->   "%p_Val2_736 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 57 'read' 'p_Val2_736' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 58 [1/1] (1.39ns)   --->   "%p_Val2_739 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 58 'read' 'p_Val2_739' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 59 [1/1] (1.39ns)   --->   "%p_Val2_742 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 59 'read' 'p_Val2_742' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (1.39ns)   --->   "%p_Val2_745 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 60 'read' 'p_Val2_745' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 61 [1/1] (1.39ns)   --->   "%p_Val2_748 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 61 'read' 'p_Val2_748' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 62 [1/1] (1.39ns)   --->   "%p_Val2_751 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 62 'read' 'p_Val2_751' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 63 [1/1] (1.39ns)   --->   "%p_Val2_754 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 63 'read' 'p_Val2_754' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 64 [1/1] (1.39ns)   --->   "%p_Val2_757 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 64 'read' 'p_Val2_757' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 65 [1/1] (1.39ns)   --->   "%p_Val2_760 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 65 'read' 'p_Val2_760' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 66 [1/1] (1.39ns)   --->   "%p_Val2_763 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %layer11_out_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 66 'read' 'p_Val2_763' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_2037 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31"   --->   Operation 67 'bitselect' 'p_Result_2037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1147)   --->   "%out_data_V_1146 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_s, i32 3, i32 18"   --->   Operation 68 'partselect' 'out_data_V_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1147)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1147)   --->   "%p_Result_2038 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 2"   --->   Operation 70 'bitselect' 'p_Result_2038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i32 %p_Val2_s"   --->   Operation 71 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.34ns)   --->   "%r = icmp_ne  i2 %trunc_ln828, i2 0"   --->   Operation 72 'icmp' 'r' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_2039 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 18"   --->   Operation 73 'bitselect' 'p_Result_2039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1147)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 74 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1147)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_2038"   --->   Operation 75 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1147)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 76 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1147 = add i16 %out_data_V_1146, i16 %zext_ln377"   --->   Operation 77 'add' 'out_data_V_1147' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_2040 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1147, i32 15"   --->   Operation 78 'bitselect' 'p_Result_2040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_s, i32 20, i32 31"   --->   Operation 79 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.62ns)   --->   "%Range2_all_ones = icmp_eq  i12 %tmp_s, i12 4095"   --->   Operation 80 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_s, i32 19, i32 31"   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.64ns)   --->   "%Range1_all_ones = icmp_eq  i13 %tmp_1, i13 8191"   --->   Operation 82 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.64ns)   --->   "%Range1_all_zeros = icmp_eq  i13 %tmp_1, i13 0"   --->   Operation 83 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_2041 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_577, i32 31"   --->   Operation 84 'bitselect' 'p_Result_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1149)   --->   "%out_data_V_1148 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_577, i32 3, i32 18"   --->   Operation 85 'partselect' 'out_data_V_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1149)   --->   "%p_Result_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_577, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 86 'bitselect' 'p_Result_1725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1149)   --->   "%p_Result_2042 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_577, i32 2"   --->   Operation 87 'bitselect' 'p_Result_2042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln828_191 = trunc i32 %p_Val2_577"   --->   Operation 88 'trunc' 'trunc_ln828_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.34ns)   --->   "%r_191 = icmp_ne  i2 %trunc_ln828_191, i2 0"   --->   Operation 89 'icmp' 'r_191' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_2043 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_577, i32 18"   --->   Operation 90 'bitselect' 'p_Result_2043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1149)   --->   "%or_ln374_191 = or i1 %p_Result_1725, i1 %r_191"   --->   Operation 91 'or' 'or_ln374_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1149)   --->   "%and_ln374_191 = and i1 %or_ln374_191, i1 %p_Result_2042"   --->   Operation 92 'and' 'and_ln374_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1149)   --->   "%zext_ln377_191 = zext i1 %and_ln374_191"   --->   Operation 93 'zext' 'zext_ln377_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1149 = add i16 %out_data_V_1148, i16 %zext_ln377_191"   --->   Operation 94 'add' 'out_data_V_1149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_2044 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1149, i32 15"   --->   Operation 95 'bitselect' 'p_Result_2044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_577, i32 20, i32 31"   --->   Operation 96 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.62ns)   --->   "%Range2_all_ones_1 = icmp_eq  i12 %tmp_2, i12 4095"   --->   Operation 97 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_577, i32 19, i32 31"   --->   Operation 98 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.64ns)   --->   "%Range1_all_ones_191 = icmp_eq  i13 %tmp_3, i13 8191"   --->   Operation 99 'icmp' 'Range1_all_ones_191' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.64ns)   --->   "%Range1_all_zeros_191 = icmp_eq  i13 %tmp_3, i13 0"   --->   Operation 100 'icmp' 'Range1_all_zeros_191' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_2045 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_580, i32 31"   --->   Operation 101 'bitselect' 'p_Result_2045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1151)   --->   "%out_data_V_1150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_580, i32 3, i32 18"   --->   Operation 102 'partselect' 'out_data_V_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1151)   --->   "%p_Result_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_580, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 103 'bitselect' 'p_Result_1730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1151)   --->   "%p_Result_2046 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_580, i32 2"   --->   Operation 104 'bitselect' 'p_Result_2046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln828_192 = trunc i32 %p_Val2_580"   --->   Operation 105 'trunc' 'trunc_ln828_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.34ns)   --->   "%r_192 = icmp_ne  i2 %trunc_ln828_192, i2 0"   --->   Operation 106 'icmp' 'r_192' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_2047 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_580, i32 18"   --->   Operation 107 'bitselect' 'p_Result_2047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1151)   --->   "%or_ln374_192 = or i1 %p_Result_1730, i1 %r_192"   --->   Operation 108 'or' 'or_ln374_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1151)   --->   "%and_ln374_192 = and i1 %or_ln374_192, i1 %p_Result_2046"   --->   Operation 109 'and' 'and_ln374_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1151)   --->   "%zext_ln377_192 = zext i1 %and_ln374_192"   --->   Operation 110 'zext' 'zext_ln377_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1151 = add i16 %out_data_V_1150, i16 %zext_ln377_192"   --->   Operation 111 'add' 'out_data_V_1151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_2048 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1151, i32 15"   --->   Operation 112 'bitselect' 'p_Result_2048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_580, i32 20, i32 31"   --->   Operation 113 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.62ns)   --->   "%Range2_all_ones_2 = icmp_eq  i12 %tmp_4, i12 4095"   --->   Operation 114 'icmp' 'Range2_all_ones_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_580, i32 19, i32 31"   --->   Operation 115 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.64ns)   --->   "%Range1_all_ones_192 = icmp_eq  i13 %tmp_5, i13 8191"   --->   Operation 116 'icmp' 'Range1_all_ones_192' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.64ns)   --->   "%Range1_all_zeros_192 = icmp_eq  i13 %tmp_5, i13 0"   --->   Operation 117 'icmp' 'Range1_all_zeros_192' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_2049 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_583, i32 31"   --->   Operation 118 'bitselect' 'p_Result_2049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1153)   --->   "%out_data_V_1152 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_583, i32 3, i32 18"   --->   Operation 119 'partselect' 'out_data_V_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1153)   --->   "%p_Result_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_583, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 120 'bitselect' 'p_Result_1735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1153)   --->   "%p_Result_2050 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_583, i32 2"   --->   Operation 121 'bitselect' 'p_Result_2050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln828_193 = trunc i32 %p_Val2_583"   --->   Operation 122 'trunc' 'trunc_ln828_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.34ns)   --->   "%r_193 = icmp_ne  i2 %trunc_ln828_193, i2 0"   --->   Operation 123 'icmp' 'r_193' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_2051 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_583, i32 18"   --->   Operation 124 'bitselect' 'p_Result_2051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1153)   --->   "%or_ln374_193 = or i1 %p_Result_1735, i1 %r_193"   --->   Operation 125 'or' 'or_ln374_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1153)   --->   "%and_ln374_193 = and i1 %or_ln374_193, i1 %p_Result_2050"   --->   Operation 126 'and' 'and_ln374_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1153)   --->   "%zext_ln377_193 = zext i1 %and_ln374_193"   --->   Operation 127 'zext' 'zext_ln377_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1153 = add i16 %out_data_V_1152, i16 %zext_ln377_193"   --->   Operation 128 'add' 'out_data_V_1153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_2052 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1153, i32 15"   --->   Operation 129 'bitselect' 'p_Result_2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_583, i32 20, i32 31"   --->   Operation 130 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.62ns)   --->   "%Range2_all_ones_3 = icmp_eq  i12 %tmp_6, i12 4095"   --->   Operation 131 'icmp' 'Range2_all_ones_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_583, i32 19, i32 31"   --->   Operation 132 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.64ns)   --->   "%Range1_all_ones_193 = icmp_eq  i13 %tmp_7, i13 8191"   --->   Operation 133 'icmp' 'Range1_all_ones_193' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.64ns)   --->   "%Range1_all_zeros_193 = icmp_eq  i13 %tmp_7, i13 0"   --->   Operation 134 'icmp' 'Range1_all_zeros_193' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_2053 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_586, i32 31"   --->   Operation 135 'bitselect' 'p_Result_2053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1155)   --->   "%out_data_V_1154 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_586, i32 3, i32 18"   --->   Operation 136 'partselect' 'out_data_V_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1155)   --->   "%p_Result_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_586, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 137 'bitselect' 'p_Result_1740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1155)   --->   "%p_Result_2054 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_586, i32 2"   --->   Operation 138 'bitselect' 'p_Result_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln828_194 = trunc i32 %p_Val2_586"   --->   Operation 139 'trunc' 'trunc_ln828_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.34ns)   --->   "%r_194 = icmp_ne  i2 %trunc_ln828_194, i2 0"   --->   Operation 140 'icmp' 'r_194' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_2055 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_586, i32 18"   --->   Operation 141 'bitselect' 'p_Result_2055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1155)   --->   "%or_ln374_194 = or i1 %p_Result_1740, i1 %r_194"   --->   Operation 142 'or' 'or_ln374_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1155)   --->   "%and_ln374_194 = and i1 %or_ln374_194, i1 %p_Result_2054"   --->   Operation 143 'and' 'and_ln374_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1155)   --->   "%zext_ln377_194 = zext i1 %and_ln374_194"   --->   Operation 144 'zext' 'zext_ln377_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1155 = add i16 %out_data_V_1154, i16 %zext_ln377_194"   --->   Operation 145 'add' 'out_data_V_1155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_2056 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1155, i32 15"   --->   Operation 146 'bitselect' 'p_Result_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_586, i32 20, i32 31"   --->   Operation 147 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.62ns)   --->   "%Range2_all_ones_4 = icmp_eq  i12 %tmp_8, i12 4095"   --->   Operation 148 'icmp' 'Range2_all_ones_4' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_586, i32 19, i32 31"   --->   Operation 149 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.64ns)   --->   "%Range1_all_ones_194 = icmp_eq  i13 %tmp_9, i13 8191"   --->   Operation 150 'icmp' 'Range1_all_ones_194' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.64ns)   --->   "%Range1_all_zeros_194 = icmp_eq  i13 %tmp_9, i13 0"   --->   Operation 151 'icmp' 'Range1_all_zeros_194' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_2057 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_589, i32 31"   --->   Operation 152 'bitselect' 'p_Result_2057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1157)   --->   "%out_data_V_1156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_589, i32 3, i32 18"   --->   Operation 153 'partselect' 'out_data_V_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1157)   --->   "%p_Result_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_589, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 154 'bitselect' 'p_Result_1745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1157)   --->   "%p_Result_2058 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_589, i32 2"   --->   Operation 155 'bitselect' 'p_Result_2058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln828_195 = trunc i32 %p_Val2_589"   --->   Operation 156 'trunc' 'trunc_ln828_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.34ns)   --->   "%r_195 = icmp_ne  i2 %trunc_ln828_195, i2 0"   --->   Operation 157 'icmp' 'r_195' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_2059 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_589, i32 18"   --->   Operation 158 'bitselect' 'p_Result_2059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1157)   --->   "%or_ln374_195 = or i1 %p_Result_1745, i1 %r_195"   --->   Operation 159 'or' 'or_ln374_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1157)   --->   "%and_ln374_195 = and i1 %or_ln374_195, i1 %p_Result_2058"   --->   Operation 160 'and' 'and_ln374_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1157)   --->   "%zext_ln377_195 = zext i1 %and_ln374_195"   --->   Operation 161 'zext' 'zext_ln377_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1157 = add i16 %out_data_V_1156, i16 %zext_ln377_195"   --->   Operation 162 'add' 'out_data_V_1157' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_2060 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1157, i32 15"   --->   Operation 163 'bitselect' 'p_Result_2060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_589, i32 20, i32 31"   --->   Operation 164 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.62ns)   --->   "%Range2_all_ones_5 = icmp_eq  i12 %tmp_10, i12 4095"   --->   Operation 165 'icmp' 'Range2_all_ones_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_589, i32 19, i32 31"   --->   Operation 166 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.64ns)   --->   "%Range1_all_ones_195 = icmp_eq  i13 %tmp_11, i13 8191"   --->   Operation 167 'icmp' 'Range1_all_ones_195' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.64ns)   --->   "%Range1_all_zeros_195 = icmp_eq  i13 %tmp_11, i13 0"   --->   Operation 168 'icmp' 'Range1_all_zeros_195' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_2061 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_592, i32 31"   --->   Operation 169 'bitselect' 'p_Result_2061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1159)   --->   "%out_data_V_1158 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_592, i32 3, i32 18"   --->   Operation 170 'partselect' 'out_data_V_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1159)   --->   "%p_Result_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_592, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 171 'bitselect' 'p_Result_1750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1159)   --->   "%p_Result_2062 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_592, i32 2"   --->   Operation 172 'bitselect' 'p_Result_2062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln828_196 = trunc i32 %p_Val2_592"   --->   Operation 173 'trunc' 'trunc_ln828_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.34ns)   --->   "%r_196 = icmp_ne  i2 %trunc_ln828_196, i2 0"   --->   Operation 174 'icmp' 'r_196' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_2063 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_592, i32 18"   --->   Operation 175 'bitselect' 'p_Result_2063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1159)   --->   "%or_ln374_196 = or i1 %p_Result_1750, i1 %r_196"   --->   Operation 176 'or' 'or_ln374_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1159)   --->   "%and_ln374_196 = and i1 %or_ln374_196, i1 %p_Result_2062"   --->   Operation 177 'and' 'and_ln374_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1159)   --->   "%zext_ln377_196 = zext i1 %and_ln374_196"   --->   Operation 178 'zext' 'zext_ln377_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1159 = add i16 %out_data_V_1158, i16 %zext_ln377_196"   --->   Operation 179 'add' 'out_data_V_1159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_2064 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1159, i32 15"   --->   Operation 180 'bitselect' 'p_Result_2064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_592, i32 20, i32 31"   --->   Operation 181 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.62ns)   --->   "%Range2_all_ones_6 = icmp_eq  i12 %tmp_12, i12 4095"   --->   Operation 182 'icmp' 'Range2_all_ones_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_592, i32 19, i32 31"   --->   Operation 183 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.64ns)   --->   "%Range1_all_ones_196 = icmp_eq  i13 %tmp_13, i13 8191"   --->   Operation 184 'icmp' 'Range1_all_ones_196' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.64ns)   --->   "%Range1_all_zeros_196 = icmp_eq  i13 %tmp_13, i13 0"   --->   Operation 185 'icmp' 'Range1_all_zeros_196' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_2065 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_595, i32 31"   --->   Operation 186 'bitselect' 'p_Result_2065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1161)   --->   "%out_data_V_1160 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_595, i32 3, i32 18"   --->   Operation 187 'partselect' 'out_data_V_1160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1161)   --->   "%p_Result_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_595, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 188 'bitselect' 'p_Result_1755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1161)   --->   "%p_Result_2066 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_595, i32 2"   --->   Operation 189 'bitselect' 'p_Result_2066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln828_197 = trunc i32 %p_Val2_595"   --->   Operation 190 'trunc' 'trunc_ln828_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.34ns)   --->   "%r_197 = icmp_ne  i2 %trunc_ln828_197, i2 0"   --->   Operation 191 'icmp' 'r_197' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_2067 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_595, i32 18"   --->   Operation 192 'bitselect' 'p_Result_2067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1161)   --->   "%or_ln374_197 = or i1 %p_Result_1755, i1 %r_197"   --->   Operation 193 'or' 'or_ln374_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1161)   --->   "%and_ln374_197 = and i1 %or_ln374_197, i1 %p_Result_2066"   --->   Operation 194 'and' 'and_ln374_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1161)   --->   "%zext_ln377_197 = zext i1 %and_ln374_197"   --->   Operation 195 'zext' 'zext_ln377_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1161 = add i16 %out_data_V_1160, i16 %zext_ln377_197"   --->   Operation 196 'add' 'out_data_V_1161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_2068 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1161, i32 15"   --->   Operation 197 'bitselect' 'p_Result_2068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_595, i32 20, i32 31"   --->   Operation 198 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.62ns)   --->   "%Range2_all_ones_7 = icmp_eq  i12 %tmp_14, i12 4095"   --->   Operation 199 'icmp' 'Range2_all_ones_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_595, i32 19, i32 31"   --->   Operation 200 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.64ns)   --->   "%Range1_all_ones_197 = icmp_eq  i13 %tmp_15, i13 8191"   --->   Operation 201 'icmp' 'Range1_all_ones_197' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.64ns)   --->   "%Range1_all_zeros_197 = icmp_eq  i13 %tmp_15, i13 0"   --->   Operation 202 'icmp' 'Range1_all_zeros_197' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_2069 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_598, i32 31"   --->   Operation 203 'bitselect' 'p_Result_2069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1163)   --->   "%out_data_V_1162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_598, i32 3, i32 18"   --->   Operation 204 'partselect' 'out_data_V_1162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1163)   --->   "%p_Result_1760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_598, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 205 'bitselect' 'p_Result_1760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1163)   --->   "%p_Result_2070 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_598, i32 2"   --->   Operation 206 'bitselect' 'p_Result_2070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln828_198 = trunc i32 %p_Val2_598"   --->   Operation 207 'trunc' 'trunc_ln828_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.34ns)   --->   "%r_198 = icmp_ne  i2 %trunc_ln828_198, i2 0"   --->   Operation 208 'icmp' 'r_198' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_2071 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_598, i32 18"   --->   Operation 209 'bitselect' 'p_Result_2071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1163)   --->   "%or_ln374_198 = or i1 %p_Result_1760, i1 %r_198"   --->   Operation 210 'or' 'or_ln374_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1163)   --->   "%and_ln374_198 = and i1 %or_ln374_198, i1 %p_Result_2070"   --->   Operation 211 'and' 'and_ln374_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1163)   --->   "%zext_ln377_198 = zext i1 %and_ln374_198"   --->   Operation 212 'zext' 'zext_ln377_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1163 = add i16 %out_data_V_1162, i16 %zext_ln377_198"   --->   Operation 213 'add' 'out_data_V_1163' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_2072 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1163, i32 15"   --->   Operation 214 'bitselect' 'p_Result_2072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_598, i32 20, i32 31"   --->   Operation 215 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.62ns)   --->   "%Range2_all_ones_8 = icmp_eq  i12 %tmp_16, i12 4095"   --->   Operation 216 'icmp' 'Range2_all_ones_8' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_598, i32 19, i32 31"   --->   Operation 217 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.64ns)   --->   "%Range1_all_ones_198 = icmp_eq  i13 %tmp_17, i13 8191"   --->   Operation 218 'icmp' 'Range1_all_ones_198' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.64ns)   --->   "%Range1_all_zeros_198 = icmp_eq  i13 %tmp_17, i13 0"   --->   Operation 219 'icmp' 'Range1_all_zeros_198' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_2073 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_601, i32 31"   --->   Operation 220 'bitselect' 'p_Result_2073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1165)   --->   "%out_data_V_1164 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_601, i32 3, i32 18"   --->   Operation 221 'partselect' 'out_data_V_1164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1165)   --->   "%p_Result_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_601, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 222 'bitselect' 'p_Result_1765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1165)   --->   "%p_Result_2074 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_601, i32 2"   --->   Operation 223 'bitselect' 'p_Result_2074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln828_199 = trunc i32 %p_Val2_601"   --->   Operation 224 'trunc' 'trunc_ln828_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.34ns)   --->   "%r_199 = icmp_ne  i2 %trunc_ln828_199, i2 0"   --->   Operation 225 'icmp' 'r_199' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_2075 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_601, i32 18"   --->   Operation 226 'bitselect' 'p_Result_2075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1165)   --->   "%or_ln374_199 = or i1 %p_Result_1765, i1 %r_199"   --->   Operation 227 'or' 'or_ln374_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1165)   --->   "%and_ln374_199 = and i1 %or_ln374_199, i1 %p_Result_2074"   --->   Operation 228 'and' 'and_ln374_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1165)   --->   "%zext_ln377_199 = zext i1 %and_ln374_199"   --->   Operation 229 'zext' 'zext_ln377_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1165 = add i16 %out_data_V_1164, i16 %zext_ln377_199"   --->   Operation 230 'add' 'out_data_V_1165' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_2076 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1165, i32 15"   --->   Operation 231 'bitselect' 'p_Result_2076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_601, i32 20, i32 31"   --->   Operation 232 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.62ns)   --->   "%Range2_all_ones_9 = icmp_eq  i12 %tmp_18, i12 4095"   --->   Operation 233 'icmp' 'Range2_all_ones_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_601, i32 19, i32 31"   --->   Operation 234 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.64ns)   --->   "%Range1_all_ones_199 = icmp_eq  i13 %tmp_19, i13 8191"   --->   Operation 235 'icmp' 'Range1_all_ones_199' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.64ns)   --->   "%Range1_all_zeros_199 = icmp_eq  i13 %tmp_19, i13 0"   --->   Operation 236 'icmp' 'Range1_all_zeros_199' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_2077 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_604, i32 31"   --->   Operation 237 'bitselect' 'p_Result_2077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1167)   --->   "%out_data_V_1166 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_604, i32 3, i32 18"   --->   Operation 238 'partselect' 'out_data_V_1166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1167)   --->   "%p_Result_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_604, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 239 'bitselect' 'p_Result_1770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1167)   --->   "%p_Result_2078 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_604, i32 2"   --->   Operation 240 'bitselect' 'p_Result_2078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln828_200 = trunc i32 %p_Val2_604"   --->   Operation 241 'trunc' 'trunc_ln828_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.34ns)   --->   "%r_200 = icmp_ne  i2 %trunc_ln828_200, i2 0"   --->   Operation 242 'icmp' 'r_200' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_2079 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_604, i32 18"   --->   Operation 243 'bitselect' 'p_Result_2079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1167)   --->   "%or_ln374_200 = or i1 %p_Result_1770, i1 %r_200"   --->   Operation 244 'or' 'or_ln374_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1167)   --->   "%and_ln374_200 = and i1 %or_ln374_200, i1 %p_Result_2078"   --->   Operation 245 'and' 'and_ln374_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1167)   --->   "%zext_ln377_200 = zext i1 %and_ln374_200"   --->   Operation 246 'zext' 'zext_ln377_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1167 = add i16 %out_data_V_1166, i16 %zext_ln377_200"   --->   Operation 247 'add' 'out_data_V_1167' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_2080 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1167, i32 15"   --->   Operation 248 'bitselect' 'p_Result_2080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_604, i32 20, i32 31"   --->   Operation 249 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.62ns)   --->   "%Range2_all_ones_10 = icmp_eq  i12 %tmp_20, i12 4095"   --->   Operation 250 'icmp' 'Range2_all_ones_10' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_604, i32 19, i32 31"   --->   Operation 251 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.64ns)   --->   "%Range1_all_ones_200 = icmp_eq  i13 %tmp_21, i13 8191"   --->   Operation 252 'icmp' 'Range1_all_ones_200' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.64ns)   --->   "%Range1_all_zeros_200 = icmp_eq  i13 %tmp_21, i13 0"   --->   Operation 253 'icmp' 'Range1_all_zeros_200' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_2081 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_607, i32 31"   --->   Operation 254 'bitselect' 'p_Result_2081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1169)   --->   "%out_data_V_1168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_607, i32 3, i32 18"   --->   Operation 255 'partselect' 'out_data_V_1168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1169)   --->   "%p_Result_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_607, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 256 'bitselect' 'p_Result_1775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1169)   --->   "%p_Result_2082 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_607, i32 2"   --->   Operation 257 'bitselect' 'p_Result_2082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln828_201 = trunc i32 %p_Val2_607"   --->   Operation 258 'trunc' 'trunc_ln828_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.34ns)   --->   "%r_201 = icmp_ne  i2 %trunc_ln828_201, i2 0"   --->   Operation 259 'icmp' 'r_201' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_2083 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_607, i32 18"   --->   Operation 260 'bitselect' 'p_Result_2083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1169)   --->   "%or_ln374_201 = or i1 %p_Result_1775, i1 %r_201"   --->   Operation 261 'or' 'or_ln374_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1169)   --->   "%and_ln374_201 = and i1 %or_ln374_201, i1 %p_Result_2082"   --->   Operation 262 'and' 'and_ln374_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1169)   --->   "%zext_ln377_201 = zext i1 %and_ln374_201"   --->   Operation 263 'zext' 'zext_ln377_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1169 = add i16 %out_data_V_1168, i16 %zext_ln377_201"   --->   Operation 264 'add' 'out_data_V_1169' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_2084 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1169, i32 15"   --->   Operation 265 'bitselect' 'p_Result_2084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_607, i32 20, i32 31"   --->   Operation 266 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.62ns)   --->   "%Range2_all_ones_11 = icmp_eq  i12 %tmp_22, i12 4095"   --->   Operation 267 'icmp' 'Range2_all_ones_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_607, i32 19, i32 31"   --->   Operation 268 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.64ns)   --->   "%Range1_all_ones_201 = icmp_eq  i13 %tmp_23, i13 8191"   --->   Operation 269 'icmp' 'Range1_all_ones_201' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.64ns)   --->   "%Range1_all_zeros_201 = icmp_eq  i13 %tmp_23, i13 0"   --->   Operation 270 'icmp' 'Range1_all_zeros_201' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_2085 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_610, i32 31"   --->   Operation 271 'bitselect' 'p_Result_2085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1171)   --->   "%out_data_V_1170 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_610, i32 3, i32 18"   --->   Operation 272 'partselect' 'out_data_V_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1171)   --->   "%p_Result_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_610, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 273 'bitselect' 'p_Result_1780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1171)   --->   "%p_Result_2086 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_610, i32 2"   --->   Operation 274 'bitselect' 'p_Result_2086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln828_202 = trunc i32 %p_Val2_610"   --->   Operation 275 'trunc' 'trunc_ln828_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.34ns)   --->   "%r_202 = icmp_ne  i2 %trunc_ln828_202, i2 0"   --->   Operation 276 'icmp' 'r_202' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_Result_2087 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_610, i32 18"   --->   Operation 277 'bitselect' 'p_Result_2087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1171)   --->   "%or_ln374_202 = or i1 %p_Result_1780, i1 %r_202"   --->   Operation 278 'or' 'or_ln374_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1171)   --->   "%and_ln374_202 = and i1 %or_ln374_202, i1 %p_Result_2086"   --->   Operation 279 'and' 'and_ln374_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1171)   --->   "%zext_ln377_202 = zext i1 %and_ln374_202"   --->   Operation 280 'zext' 'zext_ln377_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1171 = add i16 %out_data_V_1170, i16 %zext_ln377_202"   --->   Operation 281 'add' 'out_data_V_1171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_2088 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1171, i32 15"   --->   Operation 282 'bitselect' 'p_Result_2088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_610, i32 20, i32 31"   --->   Operation 283 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.62ns)   --->   "%Range2_all_ones_12 = icmp_eq  i12 %tmp_24, i12 4095"   --->   Operation 284 'icmp' 'Range2_all_ones_12' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_610, i32 19, i32 31"   --->   Operation 285 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.64ns)   --->   "%Range1_all_ones_202 = icmp_eq  i13 %tmp_25, i13 8191"   --->   Operation 286 'icmp' 'Range1_all_ones_202' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.64ns)   --->   "%Range1_all_zeros_202 = icmp_eq  i13 %tmp_25, i13 0"   --->   Operation 287 'icmp' 'Range1_all_zeros_202' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_2089 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_613, i32 31"   --->   Operation 288 'bitselect' 'p_Result_2089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1173)   --->   "%out_data_V_1172 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_613, i32 3, i32 18"   --->   Operation 289 'partselect' 'out_data_V_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1173)   --->   "%p_Result_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_613, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 290 'bitselect' 'p_Result_1785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1173)   --->   "%p_Result_2090 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_613, i32 2"   --->   Operation 291 'bitselect' 'p_Result_2090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln828_203 = trunc i32 %p_Val2_613"   --->   Operation 292 'trunc' 'trunc_ln828_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.34ns)   --->   "%r_203 = icmp_ne  i2 %trunc_ln828_203, i2 0"   --->   Operation 293 'icmp' 'r_203' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_2091 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_613, i32 18"   --->   Operation 294 'bitselect' 'p_Result_2091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1173)   --->   "%or_ln374_203 = or i1 %p_Result_1785, i1 %r_203"   --->   Operation 295 'or' 'or_ln374_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1173)   --->   "%and_ln374_203 = and i1 %or_ln374_203, i1 %p_Result_2090"   --->   Operation 296 'and' 'and_ln374_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1173)   --->   "%zext_ln377_203 = zext i1 %and_ln374_203"   --->   Operation 297 'zext' 'zext_ln377_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1173 = add i16 %out_data_V_1172, i16 %zext_ln377_203"   --->   Operation 298 'add' 'out_data_V_1173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_Result_2092 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1173, i32 15"   --->   Operation 299 'bitselect' 'p_Result_2092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_613, i32 20, i32 31"   --->   Operation 300 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.62ns)   --->   "%Range2_all_ones_13 = icmp_eq  i12 %tmp_26, i12 4095"   --->   Operation 301 'icmp' 'Range2_all_ones_13' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_613, i32 19, i32 31"   --->   Operation 302 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.64ns)   --->   "%Range1_all_ones_203 = icmp_eq  i13 %tmp_27, i13 8191"   --->   Operation 303 'icmp' 'Range1_all_ones_203' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.64ns)   --->   "%Range1_all_zeros_203 = icmp_eq  i13 %tmp_27, i13 0"   --->   Operation 304 'icmp' 'Range1_all_zeros_203' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_2093 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_616, i32 31"   --->   Operation 305 'bitselect' 'p_Result_2093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1175)   --->   "%out_data_V_1174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_616, i32 3, i32 18"   --->   Operation 306 'partselect' 'out_data_V_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1175)   --->   "%p_Result_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_616, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 307 'bitselect' 'p_Result_1790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1175)   --->   "%p_Result_2094 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_616, i32 2"   --->   Operation 308 'bitselect' 'p_Result_2094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln828_204 = trunc i32 %p_Val2_616"   --->   Operation 309 'trunc' 'trunc_ln828_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.34ns)   --->   "%r_204 = icmp_ne  i2 %trunc_ln828_204, i2 0"   --->   Operation 310 'icmp' 'r_204' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_2095 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_616, i32 18"   --->   Operation 311 'bitselect' 'p_Result_2095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1175)   --->   "%or_ln374_204 = or i1 %p_Result_1790, i1 %r_204"   --->   Operation 312 'or' 'or_ln374_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1175)   --->   "%and_ln374_204 = and i1 %or_ln374_204, i1 %p_Result_2094"   --->   Operation 313 'and' 'and_ln374_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1175)   --->   "%zext_ln377_204 = zext i1 %and_ln374_204"   --->   Operation 314 'zext' 'zext_ln377_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1175 = add i16 %out_data_V_1174, i16 %zext_ln377_204"   --->   Operation 315 'add' 'out_data_V_1175' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_2096 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1175, i32 15"   --->   Operation 316 'bitselect' 'p_Result_2096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_616, i32 20, i32 31"   --->   Operation 317 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.62ns)   --->   "%Range2_all_ones_14 = icmp_eq  i12 %tmp_28, i12 4095"   --->   Operation 318 'icmp' 'Range2_all_ones_14' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_616, i32 19, i32 31"   --->   Operation 319 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.64ns)   --->   "%Range1_all_ones_204 = icmp_eq  i13 %tmp_29, i13 8191"   --->   Operation 320 'icmp' 'Range1_all_ones_204' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.64ns)   --->   "%Range1_all_zeros_204 = icmp_eq  i13 %tmp_29, i13 0"   --->   Operation 321 'icmp' 'Range1_all_zeros_204' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_2097 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_619, i32 31"   --->   Operation 322 'bitselect' 'p_Result_2097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1177)   --->   "%out_data_V_1176 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_619, i32 3, i32 18"   --->   Operation 323 'partselect' 'out_data_V_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1177)   --->   "%p_Result_1795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_619, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 324 'bitselect' 'p_Result_1795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1177)   --->   "%p_Result_2098 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_619, i32 2"   --->   Operation 325 'bitselect' 'p_Result_2098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln828_205 = trunc i32 %p_Val2_619"   --->   Operation 326 'trunc' 'trunc_ln828_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.34ns)   --->   "%r_205 = icmp_ne  i2 %trunc_ln828_205, i2 0"   --->   Operation 327 'icmp' 'r_205' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_2099 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_619, i32 18"   --->   Operation 328 'bitselect' 'p_Result_2099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1177)   --->   "%or_ln374_205 = or i1 %p_Result_1795, i1 %r_205"   --->   Operation 329 'or' 'or_ln374_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1177)   --->   "%and_ln374_205 = and i1 %or_ln374_205, i1 %p_Result_2098"   --->   Operation 330 'and' 'and_ln374_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1177)   --->   "%zext_ln377_205 = zext i1 %and_ln374_205"   --->   Operation 331 'zext' 'zext_ln377_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1177 = add i16 %out_data_V_1176, i16 %zext_ln377_205"   --->   Operation 332 'add' 'out_data_V_1177' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_2100 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1177, i32 15"   --->   Operation 333 'bitselect' 'p_Result_2100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_619, i32 20, i32 31"   --->   Operation 334 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.62ns)   --->   "%Range2_all_ones_15 = icmp_eq  i12 %tmp_30, i12 4095"   --->   Operation 335 'icmp' 'Range2_all_ones_15' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_619, i32 19, i32 31"   --->   Operation 336 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.64ns)   --->   "%Range1_all_ones_205 = icmp_eq  i13 %tmp_31, i13 8191"   --->   Operation 337 'icmp' 'Range1_all_ones_205' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.64ns)   --->   "%Range1_all_zeros_205 = icmp_eq  i13 %tmp_31, i13 0"   --->   Operation 338 'icmp' 'Range1_all_zeros_205' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_2101 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_622, i32 31"   --->   Operation 339 'bitselect' 'p_Result_2101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1179)   --->   "%out_data_V_1178 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_622, i32 3, i32 18"   --->   Operation 340 'partselect' 'out_data_V_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1179)   --->   "%p_Result_1800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_622, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 341 'bitselect' 'p_Result_1800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1179)   --->   "%p_Result_2102 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_622, i32 2"   --->   Operation 342 'bitselect' 'p_Result_2102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln828_206 = trunc i32 %p_Val2_622"   --->   Operation 343 'trunc' 'trunc_ln828_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.34ns)   --->   "%r_206 = icmp_ne  i2 %trunc_ln828_206, i2 0"   --->   Operation 344 'icmp' 'r_206' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_2103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_622, i32 18"   --->   Operation 345 'bitselect' 'p_Result_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1179)   --->   "%or_ln374_206 = or i1 %p_Result_1800, i1 %r_206"   --->   Operation 346 'or' 'or_ln374_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1179)   --->   "%and_ln374_206 = and i1 %or_ln374_206, i1 %p_Result_2102"   --->   Operation 347 'and' 'and_ln374_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1179)   --->   "%zext_ln377_206 = zext i1 %and_ln374_206"   --->   Operation 348 'zext' 'zext_ln377_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1179 = add i16 %out_data_V_1178, i16 %zext_ln377_206"   --->   Operation 349 'add' 'out_data_V_1179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_2104 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1179, i32 15"   --->   Operation 350 'bitselect' 'p_Result_2104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_622, i32 20, i32 31"   --->   Operation 351 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.62ns)   --->   "%Range2_all_ones_16 = icmp_eq  i12 %tmp_32, i12 4095"   --->   Operation 352 'icmp' 'Range2_all_ones_16' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_622, i32 19, i32 31"   --->   Operation 353 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.64ns)   --->   "%Range1_all_ones_206 = icmp_eq  i13 %tmp_33, i13 8191"   --->   Operation 354 'icmp' 'Range1_all_ones_206' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.64ns)   --->   "%Range1_all_zeros_206 = icmp_eq  i13 %tmp_33, i13 0"   --->   Operation 355 'icmp' 'Range1_all_zeros_206' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_2105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_625, i32 31"   --->   Operation 356 'bitselect' 'p_Result_2105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1181)   --->   "%out_data_V_1180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_625, i32 3, i32 18"   --->   Operation 357 'partselect' 'out_data_V_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1181)   --->   "%p_Result_1805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_625, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 358 'bitselect' 'p_Result_1805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1181)   --->   "%p_Result_2106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_625, i32 2"   --->   Operation 359 'bitselect' 'p_Result_2106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln828_207 = trunc i32 %p_Val2_625"   --->   Operation 360 'trunc' 'trunc_ln828_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.34ns)   --->   "%r_207 = icmp_ne  i2 %trunc_ln828_207, i2 0"   --->   Operation 361 'icmp' 'r_207' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_2107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_625, i32 18"   --->   Operation 362 'bitselect' 'p_Result_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1181)   --->   "%or_ln374_207 = or i1 %p_Result_1805, i1 %r_207"   --->   Operation 363 'or' 'or_ln374_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1181)   --->   "%and_ln374_207 = and i1 %or_ln374_207, i1 %p_Result_2106"   --->   Operation 364 'and' 'and_ln374_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1181)   --->   "%zext_ln377_207 = zext i1 %and_ln374_207"   --->   Operation 365 'zext' 'zext_ln377_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1181 = add i16 %out_data_V_1180, i16 %zext_ln377_207"   --->   Operation 366 'add' 'out_data_V_1181' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%p_Result_2108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1181, i32 15"   --->   Operation 367 'bitselect' 'p_Result_2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_625, i32 20, i32 31"   --->   Operation 368 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.62ns)   --->   "%Range2_all_ones_17 = icmp_eq  i12 %tmp_34, i12 4095"   --->   Operation 369 'icmp' 'Range2_all_ones_17' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_625, i32 19, i32 31"   --->   Operation 370 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.64ns)   --->   "%Range1_all_ones_207 = icmp_eq  i13 %tmp_35, i13 8191"   --->   Operation 371 'icmp' 'Range1_all_ones_207' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.64ns)   --->   "%Range1_all_zeros_207 = icmp_eq  i13 %tmp_35, i13 0"   --->   Operation 372 'icmp' 'Range1_all_zeros_207' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%p_Result_2109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_628, i32 31"   --->   Operation 373 'bitselect' 'p_Result_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1183)   --->   "%out_data_V_1182 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_628, i32 3, i32 18"   --->   Operation 374 'partselect' 'out_data_V_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1183)   --->   "%p_Result_1810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_628, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 375 'bitselect' 'p_Result_1810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1183)   --->   "%p_Result_2110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_628, i32 2"   --->   Operation 376 'bitselect' 'p_Result_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln828_208 = trunc i32 %p_Val2_628"   --->   Operation 377 'trunc' 'trunc_ln828_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.34ns)   --->   "%r_208 = icmp_ne  i2 %trunc_ln828_208, i2 0"   --->   Operation 378 'icmp' 'r_208' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%p_Result_2111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_628, i32 18"   --->   Operation 379 'bitselect' 'p_Result_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1183)   --->   "%or_ln374_208 = or i1 %p_Result_1810, i1 %r_208"   --->   Operation 380 'or' 'or_ln374_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1183)   --->   "%and_ln374_208 = and i1 %or_ln374_208, i1 %p_Result_2110"   --->   Operation 381 'and' 'and_ln374_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1183)   --->   "%zext_ln377_208 = zext i1 %and_ln374_208"   --->   Operation 382 'zext' 'zext_ln377_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1183 = add i16 %out_data_V_1182, i16 %zext_ln377_208"   --->   Operation 383 'add' 'out_data_V_1183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_2112 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1183, i32 15"   --->   Operation 384 'bitselect' 'p_Result_2112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_628, i32 20, i32 31"   --->   Operation 385 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.62ns)   --->   "%Range2_all_ones_18 = icmp_eq  i12 %tmp_36, i12 4095"   --->   Operation 386 'icmp' 'Range2_all_ones_18' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_628, i32 19, i32 31"   --->   Operation 387 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.64ns)   --->   "%Range1_all_ones_208 = icmp_eq  i13 %tmp_37, i13 8191"   --->   Operation 388 'icmp' 'Range1_all_ones_208' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.64ns)   --->   "%Range1_all_zeros_208 = icmp_eq  i13 %tmp_37, i13 0"   --->   Operation 389 'icmp' 'Range1_all_zeros_208' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_2113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_631, i32 31"   --->   Operation 390 'bitselect' 'p_Result_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1185)   --->   "%out_data_V_1184 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_631, i32 3, i32 18"   --->   Operation 391 'partselect' 'out_data_V_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1185)   --->   "%p_Result_1815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_631, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 392 'bitselect' 'p_Result_1815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1185)   --->   "%p_Result_2114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_631, i32 2"   --->   Operation 393 'bitselect' 'p_Result_2114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln828_209 = trunc i32 %p_Val2_631"   --->   Operation 394 'trunc' 'trunc_ln828_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.34ns)   --->   "%r_209 = icmp_ne  i2 %trunc_ln828_209, i2 0"   --->   Operation 395 'icmp' 'r_209' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_2115 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_631, i32 18"   --->   Operation 396 'bitselect' 'p_Result_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1185)   --->   "%or_ln374_209 = or i1 %p_Result_1815, i1 %r_209"   --->   Operation 397 'or' 'or_ln374_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1185)   --->   "%and_ln374_209 = and i1 %or_ln374_209, i1 %p_Result_2114"   --->   Operation 398 'and' 'and_ln374_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1185)   --->   "%zext_ln377_209 = zext i1 %and_ln374_209"   --->   Operation 399 'zext' 'zext_ln377_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1185 = add i16 %out_data_V_1184, i16 %zext_ln377_209"   --->   Operation 400 'add' 'out_data_V_1185' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_2116 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1185, i32 15"   --->   Operation 401 'bitselect' 'p_Result_2116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_631, i32 20, i32 31"   --->   Operation 402 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.62ns)   --->   "%Range2_all_ones_19 = icmp_eq  i12 %tmp_38, i12 4095"   --->   Operation 403 'icmp' 'Range2_all_ones_19' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_631, i32 19, i32 31"   --->   Operation 404 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.64ns)   --->   "%Range1_all_ones_209 = icmp_eq  i13 %tmp_39, i13 8191"   --->   Operation 405 'icmp' 'Range1_all_ones_209' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.64ns)   --->   "%Range1_all_zeros_209 = icmp_eq  i13 %tmp_39, i13 0"   --->   Operation 406 'icmp' 'Range1_all_zeros_209' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%p_Result_2117 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_634, i32 31"   --->   Operation 407 'bitselect' 'p_Result_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1187)   --->   "%out_data_V_1186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_634, i32 3, i32 18"   --->   Operation 408 'partselect' 'out_data_V_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1187)   --->   "%p_Result_1820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_634, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 409 'bitselect' 'p_Result_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1187)   --->   "%p_Result_2118 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_634, i32 2"   --->   Operation 410 'bitselect' 'p_Result_2118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln828_210 = trunc i32 %p_Val2_634"   --->   Operation 411 'trunc' 'trunc_ln828_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.34ns)   --->   "%r_210 = icmp_ne  i2 %trunc_ln828_210, i2 0"   --->   Operation 412 'icmp' 'r_210' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_2119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_634, i32 18"   --->   Operation 413 'bitselect' 'p_Result_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1187)   --->   "%or_ln374_210 = or i1 %p_Result_1820, i1 %r_210"   --->   Operation 414 'or' 'or_ln374_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1187)   --->   "%and_ln374_210 = and i1 %or_ln374_210, i1 %p_Result_2118"   --->   Operation 415 'and' 'and_ln374_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1187)   --->   "%zext_ln377_210 = zext i1 %and_ln374_210"   --->   Operation 416 'zext' 'zext_ln377_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1187 = add i16 %out_data_V_1186, i16 %zext_ln377_210"   --->   Operation 417 'add' 'out_data_V_1187' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_2120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1187, i32 15"   --->   Operation 418 'bitselect' 'p_Result_2120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_634, i32 20, i32 31"   --->   Operation 419 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.62ns)   --->   "%Range2_all_ones_20 = icmp_eq  i12 %tmp_40, i12 4095"   --->   Operation 420 'icmp' 'Range2_all_ones_20' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_634, i32 19, i32 31"   --->   Operation 421 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.64ns)   --->   "%Range1_all_ones_210 = icmp_eq  i13 %tmp_41, i13 8191"   --->   Operation 422 'icmp' 'Range1_all_ones_210' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.64ns)   --->   "%Range1_all_zeros_210 = icmp_eq  i13 %tmp_41, i13 0"   --->   Operation 423 'icmp' 'Range1_all_zeros_210' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_2121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_637, i32 31"   --->   Operation 424 'bitselect' 'p_Result_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1189)   --->   "%out_data_V_1188 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_637, i32 3, i32 18"   --->   Operation 425 'partselect' 'out_data_V_1188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1189)   --->   "%p_Result_1825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_637, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 426 'bitselect' 'p_Result_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1189)   --->   "%p_Result_2122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_637, i32 2"   --->   Operation 427 'bitselect' 'p_Result_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln828_211 = trunc i32 %p_Val2_637"   --->   Operation 428 'trunc' 'trunc_ln828_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.34ns)   --->   "%r_211 = icmp_ne  i2 %trunc_ln828_211, i2 0"   --->   Operation 429 'icmp' 'r_211' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%p_Result_2123 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_637, i32 18"   --->   Operation 430 'bitselect' 'p_Result_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1189)   --->   "%or_ln374_211 = or i1 %p_Result_1825, i1 %r_211"   --->   Operation 431 'or' 'or_ln374_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1189)   --->   "%and_ln374_211 = and i1 %or_ln374_211, i1 %p_Result_2122"   --->   Operation 432 'and' 'and_ln374_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1189)   --->   "%zext_ln377_211 = zext i1 %and_ln374_211"   --->   Operation 433 'zext' 'zext_ln377_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1189 = add i16 %out_data_V_1188, i16 %zext_ln377_211"   --->   Operation 434 'add' 'out_data_V_1189' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%p_Result_2124 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1189, i32 15"   --->   Operation 435 'bitselect' 'p_Result_2124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_637, i32 20, i32 31"   --->   Operation 436 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.62ns)   --->   "%Range2_all_ones_21 = icmp_eq  i12 %tmp_42, i12 4095"   --->   Operation 437 'icmp' 'Range2_all_ones_21' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_637, i32 19, i32 31"   --->   Operation 438 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.64ns)   --->   "%Range1_all_ones_211 = icmp_eq  i13 %tmp_43, i13 8191"   --->   Operation 439 'icmp' 'Range1_all_ones_211' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.64ns)   --->   "%Range1_all_zeros_211 = icmp_eq  i13 %tmp_43, i13 0"   --->   Operation 440 'icmp' 'Range1_all_zeros_211' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%p_Result_2125 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_640, i32 31"   --->   Operation 441 'bitselect' 'p_Result_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1191)   --->   "%out_data_V_1190 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_640, i32 3, i32 18"   --->   Operation 442 'partselect' 'out_data_V_1190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1191)   --->   "%p_Result_1830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_640, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 443 'bitselect' 'p_Result_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1191)   --->   "%p_Result_2126 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_640, i32 2"   --->   Operation 444 'bitselect' 'p_Result_2126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln828_212 = trunc i32 %p_Val2_640"   --->   Operation 445 'trunc' 'trunc_ln828_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.34ns)   --->   "%r_212 = icmp_ne  i2 %trunc_ln828_212, i2 0"   --->   Operation 446 'icmp' 'r_212' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_2127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_640, i32 18"   --->   Operation 447 'bitselect' 'p_Result_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1191)   --->   "%or_ln374_212 = or i1 %p_Result_1830, i1 %r_212"   --->   Operation 448 'or' 'or_ln374_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1191)   --->   "%and_ln374_212 = and i1 %or_ln374_212, i1 %p_Result_2126"   --->   Operation 449 'and' 'and_ln374_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1191)   --->   "%zext_ln377_212 = zext i1 %and_ln374_212"   --->   Operation 450 'zext' 'zext_ln377_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1191 = add i16 %out_data_V_1190, i16 %zext_ln377_212"   --->   Operation 451 'add' 'out_data_V_1191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%p_Result_2128 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1191, i32 15"   --->   Operation 452 'bitselect' 'p_Result_2128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_640, i32 20, i32 31"   --->   Operation 453 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.62ns)   --->   "%Range2_all_ones_22 = icmp_eq  i12 %tmp_44, i12 4095"   --->   Operation 454 'icmp' 'Range2_all_ones_22' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_640, i32 19, i32 31"   --->   Operation 455 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.64ns)   --->   "%Range1_all_ones_212 = icmp_eq  i13 %tmp_45, i13 8191"   --->   Operation 456 'icmp' 'Range1_all_ones_212' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.64ns)   --->   "%Range1_all_zeros_212 = icmp_eq  i13 %tmp_45, i13 0"   --->   Operation 457 'icmp' 'Range1_all_zeros_212' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_2129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_643, i32 31"   --->   Operation 458 'bitselect' 'p_Result_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1193)   --->   "%out_data_V_1192 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_643, i32 3, i32 18"   --->   Operation 459 'partselect' 'out_data_V_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1193)   --->   "%p_Result_1835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_643, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 460 'bitselect' 'p_Result_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1193)   --->   "%p_Result_2130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_643, i32 2"   --->   Operation 461 'bitselect' 'p_Result_2130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln828_213 = trunc i32 %p_Val2_643"   --->   Operation 462 'trunc' 'trunc_ln828_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.34ns)   --->   "%r_213 = icmp_ne  i2 %trunc_ln828_213, i2 0"   --->   Operation 463 'icmp' 'r_213' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_2131 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_643, i32 18"   --->   Operation 464 'bitselect' 'p_Result_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1193)   --->   "%or_ln374_213 = or i1 %p_Result_1835, i1 %r_213"   --->   Operation 465 'or' 'or_ln374_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1193)   --->   "%and_ln374_213 = and i1 %or_ln374_213, i1 %p_Result_2130"   --->   Operation 466 'and' 'and_ln374_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1193)   --->   "%zext_ln377_213 = zext i1 %and_ln374_213"   --->   Operation 467 'zext' 'zext_ln377_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1193 = add i16 %out_data_V_1192, i16 %zext_ln377_213"   --->   Operation 468 'add' 'out_data_V_1193' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%p_Result_2132 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1193, i32 15"   --->   Operation 469 'bitselect' 'p_Result_2132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_643, i32 20, i32 31"   --->   Operation 470 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.62ns)   --->   "%Range2_all_ones_23 = icmp_eq  i12 %tmp_46, i12 4095"   --->   Operation 471 'icmp' 'Range2_all_ones_23' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_643, i32 19, i32 31"   --->   Operation 472 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.64ns)   --->   "%Range1_all_ones_213 = icmp_eq  i13 %tmp_47, i13 8191"   --->   Operation 473 'icmp' 'Range1_all_ones_213' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.64ns)   --->   "%Range1_all_zeros_213 = icmp_eq  i13 %tmp_47, i13 0"   --->   Operation 474 'icmp' 'Range1_all_zeros_213' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_2133 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_646, i32 31"   --->   Operation 475 'bitselect' 'p_Result_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1195)   --->   "%out_data_V_1194 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_646, i32 3, i32 18"   --->   Operation 476 'partselect' 'out_data_V_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1195)   --->   "%p_Result_1840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_646, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 477 'bitselect' 'p_Result_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1195)   --->   "%p_Result_2134 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_646, i32 2"   --->   Operation 478 'bitselect' 'p_Result_2134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln828_214 = trunc i32 %p_Val2_646"   --->   Operation 479 'trunc' 'trunc_ln828_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.34ns)   --->   "%r_214 = icmp_ne  i2 %trunc_ln828_214, i2 0"   --->   Operation 480 'icmp' 'r_214' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%p_Result_2135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_646, i32 18"   --->   Operation 481 'bitselect' 'p_Result_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1195)   --->   "%or_ln374_214 = or i1 %p_Result_1840, i1 %r_214"   --->   Operation 482 'or' 'or_ln374_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1195)   --->   "%and_ln374_214 = and i1 %or_ln374_214, i1 %p_Result_2134"   --->   Operation 483 'and' 'and_ln374_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1195)   --->   "%zext_ln377_214 = zext i1 %and_ln374_214"   --->   Operation 484 'zext' 'zext_ln377_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1195 = add i16 %out_data_V_1194, i16 %zext_ln377_214"   --->   Operation 485 'add' 'out_data_V_1195' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%p_Result_2136 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1195, i32 15"   --->   Operation 486 'bitselect' 'p_Result_2136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_646, i32 20, i32 31"   --->   Operation 487 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.62ns)   --->   "%Range2_all_ones_24 = icmp_eq  i12 %tmp_48, i12 4095"   --->   Operation 488 'icmp' 'Range2_all_ones_24' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_646, i32 19, i32 31"   --->   Operation 489 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.64ns)   --->   "%Range1_all_ones_214 = icmp_eq  i13 %tmp_49, i13 8191"   --->   Operation 490 'icmp' 'Range1_all_ones_214' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.64ns)   --->   "%Range1_all_zeros_214 = icmp_eq  i13 %tmp_49, i13 0"   --->   Operation 491 'icmp' 'Range1_all_zeros_214' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_2137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_649, i32 31"   --->   Operation 492 'bitselect' 'p_Result_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1197)   --->   "%out_data_V_1196 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_649, i32 3, i32 18"   --->   Operation 493 'partselect' 'out_data_V_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1197)   --->   "%p_Result_1845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_649, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 494 'bitselect' 'p_Result_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1197)   --->   "%p_Result_2138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_649, i32 2"   --->   Operation 495 'bitselect' 'p_Result_2138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln828_215 = trunc i32 %p_Val2_649"   --->   Operation 496 'trunc' 'trunc_ln828_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.34ns)   --->   "%r_215 = icmp_ne  i2 %trunc_ln828_215, i2 0"   --->   Operation 497 'icmp' 'r_215' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_2139 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_649, i32 18"   --->   Operation 498 'bitselect' 'p_Result_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1197)   --->   "%or_ln374_215 = or i1 %p_Result_1845, i1 %r_215"   --->   Operation 499 'or' 'or_ln374_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1197)   --->   "%and_ln374_215 = and i1 %or_ln374_215, i1 %p_Result_2138"   --->   Operation 500 'and' 'and_ln374_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1197)   --->   "%zext_ln377_215 = zext i1 %and_ln374_215"   --->   Operation 501 'zext' 'zext_ln377_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1197 = add i16 %out_data_V_1196, i16 %zext_ln377_215"   --->   Operation 502 'add' 'out_data_V_1197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_2140 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1197, i32 15"   --->   Operation 503 'bitselect' 'p_Result_2140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_649, i32 20, i32 31"   --->   Operation 504 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.62ns)   --->   "%Range2_all_ones_25 = icmp_eq  i12 %tmp_50, i12 4095"   --->   Operation 505 'icmp' 'Range2_all_ones_25' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_649, i32 19, i32 31"   --->   Operation 506 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.64ns)   --->   "%Range1_all_ones_215 = icmp_eq  i13 %tmp_51, i13 8191"   --->   Operation 507 'icmp' 'Range1_all_ones_215' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.64ns)   --->   "%Range1_all_zeros_215 = icmp_eq  i13 %tmp_51, i13 0"   --->   Operation 508 'icmp' 'Range1_all_zeros_215' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_2141 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_652, i32 31"   --->   Operation 509 'bitselect' 'p_Result_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1199)   --->   "%out_data_V_1198 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_652, i32 3, i32 18"   --->   Operation 510 'partselect' 'out_data_V_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1199)   --->   "%p_Result_1850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_652, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 511 'bitselect' 'p_Result_1850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1199)   --->   "%p_Result_2142 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_652, i32 2"   --->   Operation 512 'bitselect' 'p_Result_2142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln828_216 = trunc i32 %p_Val2_652"   --->   Operation 513 'trunc' 'trunc_ln828_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.34ns)   --->   "%r_216 = icmp_ne  i2 %trunc_ln828_216, i2 0"   --->   Operation 514 'icmp' 'r_216' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_2143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_652, i32 18"   --->   Operation 515 'bitselect' 'p_Result_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1199)   --->   "%or_ln374_216 = or i1 %p_Result_1850, i1 %r_216"   --->   Operation 516 'or' 'or_ln374_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1199)   --->   "%and_ln374_216 = and i1 %or_ln374_216, i1 %p_Result_2142"   --->   Operation 517 'and' 'and_ln374_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1199)   --->   "%zext_ln377_216 = zext i1 %and_ln374_216"   --->   Operation 518 'zext' 'zext_ln377_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1199 = add i16 %out_data_V_1198, i16 %zext_ln377_216"   --->   Operation 519 'add' 'out_data_V_1199' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%p_Result_2144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1199, i32 15"   --->   Operation 520 'bitselect' 'p_Result_2144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_652, i32 20, i32 31"   --->   Operation 521 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.62ns)   --->   "%Range2_all_ones_26 = icmp_eq  i12 %tmp_52, i12 4095"   --->   Operation 522 'icmp' 'Range2_all_ones_26' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_652, i32 19, i32 31"   --->   Operation 523 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.64ns)   --->   "%Range1_all_ones_216 = icmp_eq  i13 %tmp_53, i13 8191"   --->   Operation 524 'icmp' 'Range1_all_ones_216' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.64ns)   --->   "%Range1_all_zeros_216 = icmp_eq  i13 %tmp_53, i13 0"   --->   Operation 525 'icmp' 'Range1_all_zeros_216' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_2145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_655, i32 31"   --->   Operation 526 'bitselect' 'p_Result_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1201)   --->   "%out_data_V_1200 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_655, i32 3, i32 18"   --->   Operation 527 'partselect' 'out_data_V_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1201)   --->   "%p_Result_1855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_655, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 528 'bitselect' 'p_Result_1855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1201)   --->   "%p_Result_2146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_655, i32 2"   --->   Operation 529 'bitselect' 'p_Result_2146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln828_217 = trunc i32 %p_Val2_655"   --->   Operation 530 'trunc' 'trunc_ln828_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.34ns)   --->   "%r_217 = icmp_ne  i2 %trunc_ln828_217, i2 0"   --->   Operation 531 'icmp' 'r_217' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%p_Result_2147 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_655, i32 18"   --->   Operation 532 'bitselect' 'p_Result_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1201)   --->   "%or_ln374_217 = or i1 %p_Result_1855, i1 %r_217"   --->   Operation 533 'or' 'or_ln374_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1201)   --->   "%and_ln374_217 = and i1 %or_ln374_217, i1 %p_Result_2146"   --->   Operation 534 'and' 'and_ln374_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1201)   --->   "%zext_ln377_217 = zext i1 %and_ln374_217"   --->   Operation 535 'zext' 'zext_ln377_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1201 = add i16 %out_data_V_1200, i16 %zext_ln377_217"   --->   Operation 536 'add' 'out_data_V_1201' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_2148 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1201, i32 15"   --->   Operation 537 'bitselect' 'p_Result_2148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_655, i32 20, i32 31"   --->   Operation 538 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.62ns)   --->   "%Range2_all_ones_27 = icmp_eq  i12 %tmp_54, i12 4095"   --->   Operation 539 'icmp' 'Range2_all_ones_27' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_655, i32 19, i32 31"   --->   Operation 540 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.64ns)   --->   "%Range1_all_ones_217 = icmp_eq  i13 %tmp_55, i13 8191"   --->   Operation 541 'icmp' 'Range1_all_ones_217' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.64ns)   --->   "%Range1_all_zeros_217 = icmp_eq  i13 %tmp_55, i13 0"   --->   Operation 542 'icmp' 'Range1_all_zeros_217' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_2149 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_658, i32 31"   --->   Operation 543 'bitselect' 'p_Result_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1203)   --->   "%out_data_V_1202 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_658, i32 3, i32 18"   --->   Operation 544 'partselect' 'out_data_V_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1203)   --->   "%p_Result_1860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_658, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 545 'bitselect' 'p_Result_1860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1203)   --->   "%p_Result_2150 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_658, i32 2"   --->   Operation 546 'bitselect' 'p_Result_2150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln828_218 = trunc i32 %p_Val2_658"   --->   Operation 547 'trunc' 'trunc_ln828_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.34ns)   --->   "%r_218 = icmp_ne  i2 %trunc_ln828_218, i2 0"   --->   Operation 548 'icmp' 'r_218' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_2151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_658, i32 18"   --->   Operation 549 'bitselect' 'p_Result_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1203)   --->   "%or_ln374_218 = or i1 %p_Result_1860, i1 %r_218"   --->   Operation 550 'or' 'or_ln374_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1203)   --->   "%and_ln374_218 = and i1 %or_ln374_218, i1 %p_Result_2150"   --->   Operation 551 'and' 'and_ln374_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1203)   --->   "%zext_ln377_218 = zext i1 %and_ln374_218"   --->   Operation 552 'zext' 'zext_ln377_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1203 = add i16 %out_data_V_1202, i16 %zext_ln377_218"   --->   Operation 553 'add' 'out_data_V_1203' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%p_Result_2152 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1203, i32 15"   --->   Operation 554 'bitselect' 'p_Result_2152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_658, i32 20, i32 31"   --->   Operation 555 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.62ns)   --->   "%Range2_all_ones_28 = icmp_eq  i12 %tmp_56, i12 4095"   --->   Operation 556 'icmp' 'Range2_all_ones_28' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_658, i32 19, i32 31"   --->   Operation 557 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.64ns)   --->   "%Range1_all_ones_218 = icmp_eq  i13 %tmp_57, i13 8191"   --->   Operation 558 'icmp' 'Range1_all_ones_218' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.64ns)   --->   "%Range1_all_zeros_218 = icmp_eq  i13 %tmp_57, i13 0"   --->   Operation 559 'icmp' 'Range1_all_zeros_218' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%p_Result_2153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_661, i32 31"   --->   Operation 560 'bitselect' 'p_Result_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1205)   --->   "%out_data_V_1204 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_661, i32 3, i32 18"   --->   Operation 561 'partselect' 'out_data_V_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1205)   --->   "%p_Result_1865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_661, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 562 'bitselect' 'p_Result_1865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1205)   --->   "%p_Result_2154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_661, i32 2"   --->   Operation 563 'bitselect' 'p_Result_2154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln828_219 = trunc i32 %p_Val2_661"   --->   Operation 564 'trunc' 'trunc_ln828_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.34ns)   --->   "%r_219 = icmp_ne  i2 %trunc_ln828_219, i2 0"   --->   Operation 565 'icmp' 'r_219' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%p_Result_2155 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_661, i32 18"   --->   Operation 566 'bitselect' 'p_Result_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1205)   --->   "%or_ln374_219 = or i1 %p_Result_1865, i1 %r_219"   --->   Operation 567 'or' 'or_ln374_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1205)   --->   "%and_ln374_219 = and i1 %or_ln374_219, i1 %p_Result_2154"   --->   Operation 568 'and' 'and_ln374_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1205)   --->   "%zext_ln377_219 = zext i1 %and_ln374_219"   --->   Operation 569 'zext' 'zext_ln377_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1205 = add i16 %out_data_V_1204, i16 %zext_ln377_219"   --->   Operation 570 'add' 'out_data_V_1205' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%p_Result_2156 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1205, i32 15"   --->   Operation 571 'bitselect' 'p_Result_2156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_661, i32 20, i32 31"   --->   Operation 572 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.62ns)   --->   "%Range2_all_ones_29 = icmp_eq  i12 %tmp_58, i12 4095"   --->   Operation 573 'icmp' 'Range2_all_ones_29' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_661, i32 19, i32 31"   --->   Operation 574 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.64ns)   --->   "%Range1_all_ones_219 = icmp_eq  i13 %tmp_59, i13 8191"   --->   Operation 575 'icmp' 'Range1_all_ones_219' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.64ns)   --->   "%Range1_all_zeros_219 = icmp_eq  i13 %tmp_59, i13 0"   --->   Operation 576 'icmp' 'Range1_all_zeros_219' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%p_Result_2157 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_664, i32 31"   --->   Operation 577 'bitselect' 'p_Result_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1207)   --->   "%out_data_V_1206 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_664, i32 3, i32 18"   --->   Operation 578 'partselect' 'out_data_V_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1207)   --->   "%p_Result_1870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_664, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 579 'bitselect' 'p_Result_1870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1207)   --->   "%p_Result_2158 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_664, i32 2"   --->   Operation 580 'bitselect' 'p_Result_2158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln828_220 = trunc i32 %p_Val2_664"   --->   Operation 581 'trunc' 'trunc_ln828_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.34ns)   --->   "%r_220 = icmp_ne  i2 %trunc_ln828_220, i2 0"   --->   Operation 582 'icmp' 'r_220' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%p_Result_2159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_664, i32 18"   --->   Operation 583 'bitselect' 'p_Result_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1207)   --->   "%or_ln374_220 = or i1 %p_Result_1870, i1 %r_220"   --->   Operation 584 'or' 'or_ln374_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1207)   --->   "%and_ln374_220 = and i1 %or_ln374_220, i1 %p_Result_2158"   --->   Operation 585 'and' 'and_ln374_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1207)   --->   "%zext_ln377_220 = zext i1 %and_ln374_220"   --->   Operation 586 'zext' 'zext_ln377_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1207 = add i16 %out_data_V_1206, i16 %zext_ln377_220"   --->   Operation 587 'add' 'out_data_V_1207' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_2160 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1207, i32 15"   --->   Operation 588 'bitselect' 'p_Result_2160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_664, i32 20, i32 31"   --->   Operation 589 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.62ns)   --->   "%Range2_all_ones_30 = icmp_eq  i12 %tmp_60, i12 4095"   --->   Operation 590 'icmp' 'Range2_all_ones_30' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_664, i32 19, i32 31"   --->   Operation 591 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.64ns)   --->   "%Range1_all_ones_220 = icmp_eq  i13 %tmp_61, i13 8191"   --->   Operation 592 'icmp' 'Range1_all_ones_220' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.64ns)   --->   "%Range1_all_zeros_220 = icmp_eq  i13 %tmp_61, i13 0"   --->   Operation 593 'icmp' 'Range1_all_zeros_220' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%p_Result_2161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_667, i32 31"   --->   Operation 594 'bitselect' 'p_Result_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1209)   --->   "%out_data_V_1208 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_667, i32 3, i32 18"   --->   Operation 595 'partselect' 'out_data_V_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1209)   --->   "%p_Result_1875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_667, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 596 'bitselect' 'p_Result_1875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1209)   --->   "%p_Result_2162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_667, i32 2"   --->   Operation 597 'bitselect' 'p_Result_2162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln828_221 = trunc i32 %p_Val2_667"   --->   Operation 598 'trunc' 'trunc_ln828_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.34ns)   --->   "%r_221 = icmp_ne  i2 %trunc_ln828_221, i2 0"   --->   Operation 599 'icmp' 'r_221' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%p_Result_2163 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_667, i32 18"   --->   Operation 600 'bitselect' 'p_Result_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1209)   --->   "%or_ln374_221 = or i1 %p_Result_1875, i1 %r_221"   --->   Operation 601 'or' 'or_ln374_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1209)   --->   "%and_ln374_221 = and i1 %or_ln374_221, i1 %p_Result_2162"   --->   Operation 602 'and' 'and_ln374_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1209)   --->   "%zext_ln377_221 = zext i1 %and_ln374_221"   --->   Operation 603 'zext' 'zext_ln377_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1209 = add i16 %out_data_V_1208, i16 %zext_ln377_221"   --->   Operation 604 'add' 'out_data_V_1209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%p_Result_2164 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1209, i32 15"   --->   Operation 605 'bitselect' 'p_Result_2164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_667, i32 20, i32 31"   --->   Operation 606 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.62ns)   --->   "%Range2_all_ones_31 = icmp_eq  i12 %tmp_62, i12 4095"   --->   Operation 607 'icmp' 'Range2_all_ones_31' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_667, i32 19, i32 31"   --->   Operation 608 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.64ns)   --->   "%Range1_all_ones_221 = icmp_eq  i13 %tmp_63, i13 8191"   --->   Operation 609 'icmp' 'Range1_all_ones_221' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.64ns)   --->   "%Range1_all_zeros_221 = icmp_eq  i13 %tmp_63, i13 0"   --->   Operation 610 'icmp' 'Range1_all_zeros_221' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%p_Result_2165 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_670, i32 31"   --->   Operation 611 'bitselect' 'p_Result_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1211)   --->   "%out_data_V_1210 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_670, i32 3, i32 18"   --->   Operation 612 'partselect' 'out_data_V_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1211)   --->   "%p_Result_1880 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_670, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 613 'bitselect' 'p_Result_1880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1211)   --->   "%p_Result_2166 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_670, i32 2"   --->   Operation 614 'bitselect' 'p_Result_2166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln828_222 = trunc i32 %p_Val2_670"   --->   Operation 615 'trunc' 'trunc_ln828_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.34ns)   --->   "%r_222 = icmp_ne  i2 %trunc_ln828_222, i2 0"   --->   Operation 616 'icmp' 'r_222' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%p_Result_2167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_670, i32 18"   --->   Operation 617 'bitselect' 'p_Result_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1211)   --->   "%or_ln374_222 = or i1 %p_Result_1880, i1 %r_222"   --->   Operation 618 'or' 'or_ln374_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1211)   --->   "%and_ln374_222 = and i1 %or_ln374_222, i1 %p_Result_2166"   --->   Operation 619 'and' 'and_ln374_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1211)   --->   "%zext_ln377_222 = zext i1 %and_ln374_222"   --->   Operation 620 'zext' 'zext_ln377_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1211 = add i16 %out_data_V_1210, i16 %zext_ln377_222"   --->   Operation 621 'add' 'out_data_V_1211' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%p_Result_2168 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1211, i32 15"   --->   Operation 622 'bitselect' 'p_Result_2168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_670, i32 20, i32 31"   --->   Operation 623 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.62ns)   --->   "%Range2_all_ones_32 = icmp_eq  i12 %tmp_64, i12 4095"   --->   Operation 624 'icmp' 'Range2_all_ones_32' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_670, i32 19, i32 31"   --->   Operation 625 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.64ns)   --->   "%Range1_all_ones_222 = icmp_eq  i13 %tmp_65, i13 8191"   --->   Operation 626 'icmp' 'Range1_all_ones_222' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.64ns)   --->   "%Range1_all_zeros_222 = icmp_eq  i13 %tmp_65, i13 0"   --->   Operation 627 'icmp' 'Range1_all_zeros_222' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%p_Result_2169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_673, i32 31"   --->   Operation 628 'bitselect' 'p_Result_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1213)   --->   "%out_data_V_1212 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_673, i32 3, i32 18"   --->   Operation 629 'partselect' 'out_data_V_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1213)   --->   "%p_Result_1885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_673, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 630 'bitselect' 'p_Result_1885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1213)   --->   "%p_Result_2170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_673, i32 2"   --->   Operation 631 'bitselect' 'p_Result_2170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln828_223 = trunc i32 %p_Val2_673"   --->   Operation 632 'trunc' 'trunc_ln828_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.34ns)   --->   "%r_223 = icmp_ne  i2 %trunc_ln828_223, i2 0"   --->   Operation 633 'icmp' 'r_223' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%p_Result_2171 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_673, i32 18"   --->   Operation 634 'bitselect' 'p_Result_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1213)   --->   "%or_ln374_223 = or i1 %p_Result_1885, i1 %r_223"   --->   Operation 635 'or' 'or_ln374_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1213)   --->   "%and_ln374_223 = and i1 %or_ln374_223, i1 %p_Result_2170"   --->   Operation 636 'and' 'and_ln374_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1213)   --->   "%zext_ln377_223 = zext i1 %and_ln374_223"   --->   Operation 637 'zext' 'zext_ln377_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1213 = add i16 %out_data_V_1212, i16 %zext_ln377_223"   --->   Operation 638 'add' 'out_data_V_1213' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_2172 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1213, i32 15"   --->   Operation 639 'bitselect' 'p_Result_2172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_673, i32 20, i32 31"   --->   Operation 640 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.62ns)   --->   "%Range2_all_ones_33 = icmp_eq  i12 %tmp_66, i12 4095"   --->   Operation 641 'icmp' 'Range2_all_ones_33' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_673, i32 19, i32 31"   --->   Operation 642 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.64ns)   --->   "%Range1_all_ones_223 = icmp_eq  i13 %tmp_67, i13 8191"   --->   Operation 643 'icmp' 'Range1_all_ones_223' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.64ns)   --->   "%Range1_all_zeros_223 = icmp_eq  i13 %tmp_67, i13 0"   --->   Operation 644 'icmp' 'Range1_all_zeros_223' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_2173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_676, i32 31"   --->   Operation 645 'bitselect' 'p_Result_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1215)   --->   "%out_data_V_1214 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_676, i32 3, i32 18"   --->   Operation 646 'partselect' 'out_data_V_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1215)   --->   "%p_Result_1890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_676, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 647 'bitselect' 'p_Result_1890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1215)   --->   "%p_Result_2174 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_676, i32 2"   --->   Operation 648 'bitselect' 'p_Result_2174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln828_224 = trunc i32 %p_Val2_676"   --->   Operation 649 'trunc' 'trunc_ln828_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.34ns)   --->   "%r_224 = icmp_ne  i2 %trunc_ln828_224, i2 0"   --->   Operation 650 'icmp' 'r_224' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%p_Result_2175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_676, i32 18"   --->   Operation 651 'bitselect' 'p_Result_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1215)   --->   "%or_ln374_224 = or i1 %p_Result_1890, i1 %r_224"   --->   Operation 652 'or' 'or_ln374_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1215)   --->   "%and_ln374_224 = and i1 %or_ln374_224, i1 %p_Result_2174"   --->   Operation 653 'and' 'and_ln374_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1215)   --->   "%zext_ln377_224 = zext i1 %and_ln374_224"   --->   Operation 654 'zext' 'zext_ln377_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1215 = add i16 %out_data_V_1214, i16 %zext_ln377_224"   --->   Operation 655 'add' 'out_data_V_1215' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%p_Result_2176 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1215, i32 15"   --->   Operation 656 'bitselect' 'p_Result_2176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_676, i32 20, i32 31"   --->   Operation 657 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.62ns)   --->   "%Range2_all_ones_34 = icmp_eq  i12 %tmp_68, i12 4095"   --->   Operation 658 'icmp' 'Range2_all_ones_34' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_676, i32 19, i32 31"   --->   Operation 659 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.64ns)   --->   "%Range1_all_ones_224 = icmp_eq  i13 %tmp_69, i13 8191"   --->   Operation 660 'icmp' 'Range1_all_ones_224' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.64ns)   --->   "%Range1_all_zeros_224 = icmp_eq  i13 %tmp_69, i13 0"   --->   Operation 661 'icmp' 'Range1_all_zeros_224' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%p_Result_2177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_679, i32 31"   --->   Operation 662 'bitselect' 'p_Result_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1217)   --->   "%out_data_V_1216 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_679, i32 3, i32 18"   --->   Operation 663 'partselect' 'out_data_V_1216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1217)   --->   "%p_Result_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_679, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 664 'bitselect' 'p_Result_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1217)   --->   "%p_Result_2178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_679, i32 2"   --->   Operation 665 'bitselect' 'p_Result_2178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln828_225 = trunc i32 %p_Val2_679"   --->   Operation 666 'trunc' 'trunc_ln828_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.34ns)   --->   "%r_225 = icmp_ne  i2 %trunc_ln828_225, i2 0"   --->   Operation 667 'icmp' 'r_225' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%p_Result_2179 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_679, i32 18"   --->   Operation 668 'bitselect' 'p_Result_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1217)   --->   "%or_ln374_225 = or i1 %p_Result_1895, i1 %r_225"   --->   Operation 669 'or' 'or_ln374_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1217)   --->   "%and_ln374_225 = and i1 %or_ln374_225, i1 %p_Result_2178"   --->   Operation 670 'and' 'and_ln374_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1217)   --->   "%zext_ln377_225 = zext i1 %and_ln374_225"   --->   Operation 671 'zext' 'zext_ln377_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1217 = add i16 %out_data_V_1216, i16 %zext_ln377_225"   --->   Operation 672 'add' 'out_data_V_1217' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%p_Result_2180 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1217, i32 15"   --->   Operation 673 'bitselect' 'p_Result_2180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_679, i32 20, i32 31"   --->   Operation 674 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.62ns)   --->   "%Range2_all_ones_35 = icmp_eq  i12 %tmp_70, i12 4095"   --->   Operation 675 'icmp' 'Range2_all_ones_35' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_679, i32 19, i32 31"   --->   Operation 676 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.64ns)   --->   "%Range1_all_ones_225 = icmp_eq  i13 %tmp_71, i13 8191"   --->   Operation 677 'icmp' 'Range1_all_ones_225' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.64ns)   --->   "%Range1_all_zeros_225 = icmp_eq  i13 %tmp_71, i13 0"   --->   Operation 678 'icmp' 'Range1_all_zeros_225' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%p_Result_2181 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_682, i32 31"   --->   Operation 679 'bitselect' 'p_Result_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1219)   --->   "%out_data_V_1218 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_682, i32 3, i32 18"   --->   Operation 680 'partselect' 'out_data_V_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1219)   --->   "%p_Result_1900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_682, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 681 'bitselect' 'p_Result_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1219)   --->   "%p_Result_2182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_682, i32 2"   --->   Operation 682 'bitselect' 'p_Result_2182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln828_226 = trunc i32 %p_Val2_682"   --->   Operation 683 'trunc' 'trunc_ln828_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.34ns)   --->   "%r_226 = icmp_ne  i2 %trunc_ln828_226, i2 0"   --->   Operation 684 'icmp' 'r_226' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%p_Result_2183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_682, i32 18"   --->   Operation 685 'bitselect' 'p_Result_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1219)   --->   "%or_ln374_226 = or i1 %p_Result_1900, i1 %r_226"   --->   Operation 686 'or' 'or_ln374_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1219)   --->   "%and_ln374_226 = and i1 %or_ln374_226, i1 %p_Result_2182"   --->   Operation 687 'and' 'and_ln374_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1219)   --->   "%zext_ln377_226 = zext i1 %and_ln374_226"   --->   Operation 688 'zext' 'zext_ln377_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1219 = add i16 %out_data_V_1218, i16 %zext_ln377_226"   --->   Operation 689 'add' 'out_data_V_1219' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%p_Result_2184 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1219, i32 15"   --->   Operation 690 'bitselect' 'p_Result_2184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_682, i32 20, i32 31"   --->   Operation 691 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.62ns)   --->   "%Range2_all_ones_36 = icmp_eq  i12 %tmp_72, i12 4095"   --->   Operation 692 'icmp' 'Range2_all_ones_36' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_682, i32 19, i32 31"   --->   Operation 693 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.64ns)   --->   "%Range1_all_ones_226 = icmp_eq  i13 %tmp_73, i13 8191"   --->   Operation 694 'icmp' 'Range1_all_ones_226' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.64ns)   --->   "%Range1_all_zeros_226 = icmp_eq  i13 %tmp_73, i13 0"   --->   Operation 695 'icmp' 'Range1_all_zeros_226' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_2185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_685, i32 31"   --->   Operation 696 'bitselect' 'p_Result_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1221)   --->   "%out_data_V_1220 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_685, i32 3, i32 18"   --->   Operation 697 'partselect' 'out_data_V_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1221)   --->   "%p_Result_1905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_685, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 698 'bitselect' 'p_Result_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1221)   --->   "%p_Result_2186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_685, i32 2"   --->   Operation 699 'bitselect' 'p_Result_2186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln828_227 = trunc i32 %p_Val2_685"   --->   Operation 700 'trunc' 'trunc_ln828_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.34ns)   --->   "%r_227 = icmp_ne  i2 %trunc_ln828_227, i2 0"   --->   Operation 701 'icmp' 'r_227' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_2187 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_685, i32 18"   --->   Operation 702 'bitselect' 'p_Result_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1221)   --->   "%or_ln374_227 = or i1 %p_Result_1905, i1 %r_227"   --->   Operation 703 'or' 'or_ln374_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1221)   --->   "%and_ln374_227 = and i1 %or_ln374_227, i1 %p_Result_2186"   --->   Operation 704 'and' 'and_ln374_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1221)   --->   "%zext_ln377_227 = zext i1 %and_ln374_227"   --->   Operation 705 'zext' 'zext_ln377_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1221 = add i16 %out_data_V_1220, i16 %zext_ln377_227"   --->   Operation 706 'add' 'out_data_V_1221' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%p_Result_2188 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1221, i32 15"   --->   Operation 707 'bitselect' 'p_Result_2188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_685, i32 20, i32 31"   --->   Operation 708 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.62ns)   --->   "%Range2_all_ones_37 = icmp_eq  i12 %tmp_74, i12 4095"   --->   Operation 709 'icmp' 'Range2_all_ones_37' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_685, i32 19, i32 31"   --->   Operation 710 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.64ns)   --->   "%Range1_all_ones_227 = icmp_eq  i13 %tmp_75, i13 8191"   --->   Operation 711 'icmp' 'Range1_all_ones_227' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.64ns)   --->   "%Range1_all_zeros_227 = icmp_eq  i13 %tmp_75, i13 0"   --->   Operation 712 'icmp' 'Range1_all_zeros_227' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%p_Result_2189 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_688, i32 31"   --->   Operation 713 'bitselect' 'p_Result_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1223)   --->   "%out_data_V_1222 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_688, i32 3, i32 18"   --->   Operation 714 'partselect' 'out_data_V_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1223)   --->   "%p_Result_1910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_688, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 715 'bitselect' 'p_Result_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1223)   --->   "%p_Result_2190 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_688, i32 2"   --->   Operation 716 'bitselect' 'p_Result_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln828_228 = trunc i32 %p_Val2_688"   --->   Operation 717 'trunc' 'trunc_ln828_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.34ns)   --->   "%r_228 = icmp_ne  i2 %trunc_ln828_228, i2 0"   --->   Operation 718 'icmp' 'r_228' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%p_Result_2191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_688, i32 18"   --->   Operation 719 'bitselect' 'p_Result_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1223)   --->   "%or_ln374_228 = or i1 %p_Result_1910, i1 %r_228"   --->   Operation 720 'or' 'or_ln374_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1223)   --->   "%and_ln374_228 = and i1 %or_ln374_228, i1 %p_Result_2190"   --->   Operation 721 'and' 'and_ln374_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1223)   --->   "%zext_ln377_228 = zext i1 %and_ln374_228"   --->   Operation 722 'zext' 'zext_ln377_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1223 = add i16 %out_data_V_1222, i16 %zext_ln377_228"   --->   Operation 723 'add' 'out_data_V_1223' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%p_Result_2192 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1223, i32 15"   --->   Operation 724 'bitselect' 'p_Result_2192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_688, i32 20, i32 31"   --->   Operation 725 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.62ns)   --->   "%Range2_all_ones_38 = icmp_eq  i12 %tmp_76, i12 4095"   --->   Operation 726 'icmp' 'Range2_all_ones_38' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_688, i32 19, i32 31"   --->   Operation 727 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.64ns)   --->   "%Range1_all_ones_228 = icmp_eq  i13 %tmp_77, i13 8191"   --->   Operation 728 'icmp' 'Range1_all_ones_228' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.64ns)   --->   "%Range1_all_zeros_228 = icmp_eq  i13 %tmp_77, i13 0"   --->   Operation 729 'icmp' 'Range1_all_zeros_228' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_2193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_691, i32 31"   --->   Operation 730 'bitselect' 'p_Result_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1225)   --->   "%out_data_V_1224 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_691, i32 3, i32 18"   --->   Operation 731 'partselect' 'out_data_V_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1225)   --->   "%p_Result_1915 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_691, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 732 'bitselect' 'p_Result_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1225)   --->   "%p_Result_2194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_691, i32 2"   --->   Operation 733 'bitselect' 'p_Result_2194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln828_229 = trunc i32 %p_Val2_691"   --->   Operation 734 'trunc' 'trunc_ln828_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.34ns)   --->   "%r_229 = icmp_ne  i2 %trunc_ln828_229, i2 0"   --->   Operation 735 'icmp' 'r_229' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%p_Result_2195 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_691, i32 18"   --->   Operation 736 'bitselect' 'p_Result_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1225)   --->   "%or_ln374_229 = or i1 %p_Result_1915, i1 %r_229"   --->   Operation 737 'or' 'or_ln374_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1225)   --->   "%and_ln374_229 = and i1 %or_ln374_229, i1 %p_Result_2194"   --->   Operation 738 'and' 'and_ln374_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1225)   --->   "%zext_ln377_229 = zext i1 %and_ln374_229"   --->   Operation 739 'zext' 'zext_ln377_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1225 = add i16 %out_data_V_1224, i16 %zext_ln377_229"   --->   Operation 740 'add' 'out_data_V_1225' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%p_Result_2196 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1225, i32 15"   --->   Operation 741 'bitselect' 'p_Result_2196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_691, i32 20, i32 31"   --->   Operation 742 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.62ns)   --->   "%Range2_all_ones_39 = icmp_eq  i12 %tmp_78, i12 4095"   --->   Operation 743 'icmp' 'Range2_all_ones_39' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_691, i32 19, i32 31"   --->   Operation 744 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.64ns)   --->   "%Range1_all_ones_229 = icmp_eq  i13 %tmp_79, i13 8191"   --->   Operation 745 'icmp' 'Range1_all_ones_229' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.64ns)   --->   "%Range1_all_zeros_229 = icmp_eq  i13 %tmp_79, i13 0"   --->   Operation 746 'icmp' 'Range1_all_zeros_229' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_2197 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_694, i32 31"   --->   Operation 747 'bitselect' 'p_Result_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1227)   --->   "%out_data_V_1226 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_694, i32 3, i32 18"   --->   Operation 748 'partselect' 'out_data_V_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1227)   --->   "%p_Result_1920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_694, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 749 'bitselect' 'p_Result_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1227)   --->   "%p_Result_2198 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_694, i32 2"   --->   Operation 750 'bitselect' 'p_Result_2198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln828_230 = trunc i32 %p_Val2_694"   --->   Operation 751 'trunc' 'trunc_ln828_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.34ns)   --->   "%r_230 = icmp_ne  i2 %trunc_ln828_230, i2 0"   --->   Operation 752 'icmp' 'r_230' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%p_Result_2199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_694, i32 18"   --->   Operation 753 'bitselect' 'p_Result_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1227)   --->   "%or_ln374_230 = or i1 %p_Result_1920, i1 %r_230"   --->   Operation 754 'or' 'or_ln374_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1227)   --->   "%and_ln374_230 = and i1 %or_ln374_230, i1 %p_Result_2198"   --->   Operation 755 'and' 'and_ln374_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1227)   --->   "%zext_ln377_230 = zext i1 %and_ln374_230"   --->   Operation 756 'zext' 'zext_ln377_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1227 = add i16 %out_data_V_1226, i16 %zext_ln377_230"   --->   Operation 757 'add' 'out_data_V_1227' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_2200 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1227, i32 15"   --->   Operation 758 'bitselect' 'p_Result_2200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_694, i32 20, i32 31"   --->   Operation 759 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.62ns)   --->   "%Range2_all_ones_40 = icmp_eq  i12 %tmp_80, i12 4095"   --->   Operation 760 'icmp' 'Range2_all_ones_40' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_694, i32 19, i32 31"   --->   Operation 761 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.64ns)   --->   "%Range1_all_ones_230 = icmp_eq  i13 %tmp_81, i13 8191"   --->   Operation 762 'icmp' 'Range1_all_ones_230' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.64ns)   --->   "%Range1_all_zeros_230 = icmp_eq  i13 %tmp_81, i13 0"   --->   Operation 763 'icmp' 'Range1_all_zeros_230' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%p_Result_2201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_697, i32 31"   --->   Operation 764 'bitselect' 'p_Result_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1229)   --->   "%out_data_V_1228 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_697, i32 3, i32 18"   --->   Operation 765 'partselect' 'out_data_V_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1229)   --->   "%p_Result_1925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_697, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 766 'bitselect' 'p_Result_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1229)   --->   "%p_Result_2202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_697, i32 2"   --->   Operation 767 'bitselect' 'p_Result_2202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln828_231 = trunc i32 %p_Val2_697"   --->   Operation 768 'trunc' 'trunc_ln828_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.34ns)   --->   "%r_231 = icmp_ne  i2 %trunc_ln828_231, i2 0"   --->   Operation 769 'icmp' 'r_231' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%p_Result_2203 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_697, i32 18"   --->   Operation 770 'bitselect' 'p_Result_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1229)   --->   "%or_ln374_231 = or i1 %p_Result_1925, i1 %r_231"   --->   Operation 771 'or' 'or_ln374_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1229)   --->   "%and_ln374_231 = and i1 %or_ln374_231, i1 %p_Result_2202"   --->   Operation 772 'and' 'and_ln374_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1229)   --->   "%zext_ln377_231 = zext i1 %and_ln374_231"   --->   Operation 773 'zext' 'zext_ln377_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1229 = add i16 %out_data_V_1228, i16 %zext_ln377_231"   --->   Operation 774 'add' 'out_data_V_1229' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%p_Result_2204 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1229, i32 15"   --->   Operation 775 'bitselect' 'p_Result_2204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_697, i32 20, i32 31"   --->   Operation 776 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.62ns)   --->   "%Range2_all_ones_41 = icmp_eq  i12 %tmp_82, i12 4095"   --->   Operation 777 'icmp' 'Range2_all_ones_41' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_697, i32 19, i32 31"   --->   Operation 778 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.64ns)   --->   "%Range1_all_ones_231 = icmp_eq  i13 %tmp_83, i13 8191"   --->   Operation 779 'icmp' 'Range1_all_ones_231' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.64ns)   --->   "%Range1_all_zeros_231 = icmp_eq  i13 %tmp_83, i13 0"   --->   Operation 780 'icmp' 'Range1_all_zeros_231' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%p_Result_2205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_700, i32 31"   --->   Operation 781 'bitselect' 'p_Result_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1231)   --->   "%out_data_V_1230 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_700, i32 3, i32 18"   --->   Operation 782 'partselect' 'out_data_V_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1231)   --->   "%p_Result_1930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_700, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 783 'bitselect' 'p_Result_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1231)   --->   "%p_Result_2206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_700, i32 2"   --->   Operation 784 'bitselect' 'p_Result_2206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln828_232 = trunc i32 %p_Val2_700"   --->   Operation 785 'trunc' 'trunc_ln828_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.34ns)   --->   "%r_232 = icmp_ne  i2 %trunc_ln828_232, i2 0"   --->   Operation 786 'icmp' 'r_232' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%p_Result_2207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_700, i32 18"   --->   Operation 787 'bitselect' 'p_Result_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1231)   --->   "%or_ln374_232 = or i1 %p_Result_1930, i1 %r_232"   --->   Operation 788 'or' 'or_ln374_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1231)   --->   "%and_ln374_232 = and i1 %or_ln374_232, i1 %p_Result_2206"   --->   Operation 789 'and' 'and_ln374_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1231)   --->   "%zext_ln377_232 = zext i1 %and_ln374_232"   --->   Operation 790 'zext' 'zext_ln377_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1231 = add i16 %out_data_V_1230, i16 %zext_ln377_232"   --->   Operation 791 'add' 'out_data_V_1231' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_2208 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1231, i32 15"   --->   Operation 792 'bitselect' 'p_Result_2208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_700, i32 20, i32 31"   --->   Operation 793 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.62ns)   --->   "%Range2_all_ones_42 = icmp_eq  i12 %tmp_84, i12 4095"   --->   Operation 794 'icmp' 'Range2_all_ones_42' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_700, i32 19, i32 31"   --->   Operation 795 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.64ns)   --->   "%Range1_all_ones_232 = icmp_eq  i13 %tmp_85, i13 8191"   --->   Operation 796 'icmp' 'Range1_all_ones_232' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.64ns)   --->   "%Range1_all_zeros_232 = icmp_eq  i13 %tmp_85, i13 0"   --->   Operation 797 'icmp' 'Range1_all_zeros_232' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%p_Result_2209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_703, i32 31"   --->   Operation 798 'bitselect' 'p_Result_2209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1233)   --->   "%out_data_V_1232 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_703, i32 3, i32 18"   --->   Operation 799 'partselect' 'out_data_V_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1233)   --->   "%p_Result_1935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_703, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 800 'bitselect' 'p_Result_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1233)   --->   "%p_Result_2210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_703, i32 2"   --->   Operation 801 'bitselect' 'p_Result_2210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln828_233 = trunc i32 %p_Val2_703"   --->   Operation 802 'trunc' 'trunc_ln828_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.34ns)   --->   "%r_233 = icmp_ne  i2 %trunc_ln828_233, i2 0"   --->   Operation 803 'icmp' 'r_233' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%p_Result_2211 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_703, i32 18"   --->   Operation 804 'bitselect' 'p_Result_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1233)   --->   "%or_ln374_233 = or i1 %p_Result_1935, i1 %r_233"   --->   Operation 805 'or' 'or_ln374_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1233)   --->   "%and_ln374_233 = and i1 %or_ln374_233, i1 %p_Result_2210"   --->   Operation 806 'and' 'and_ln374_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1233)   --->   "%zext_ln377_233 = zext i1 %and_ln374_233"   --->   Operation 807 'zext' 'zext_ln377_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1233 = add i16 %out_data_V_1232, i16 %zext_ln377_233"   --->   Operation 808 'add' 'out_data_V_1233' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%p_Result_2212 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1233, i32 15"   --->   Operation 809 'bitselect' 'p_Result_2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_703, i32 20, i32 31"   --->   Operation 810 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.62ns)   --->   "%Range2_all_ones_43 = icmp_eq  i12 %tmp_86, i12 4095"   --->   Operation 811 'icmp' 'Range2_all_ones_43' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_703, i32 19, i32 31"   --->   Operation 812 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.64ns)   --->   "%Range1_all_ones_233 = icmp_eq  i13 %tmp_87, i13 8191"   --->   Operation 813 'icmp' 'Range1_all_ones_233' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.64ns)   --->   "%Range1_all_zeros_233 = icmp_eq  i13 %tmp_87, i13 0"   --->   Operation 814 'icmp' 'Range1_all_zeros_233' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%p_Result_2213 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_706, i32 31"   --->   Operation 815 'bitselect' 'p_Result_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1235)   --->   "%out_data_V_1234 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_706, i32 3, i32 18"   --->   Operation 816 'partselect' 'out_data_V_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1235)   --->   "%p_Result_1940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_706, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 817 'bitselect' 'p_Result_1940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1235)   --->   "%p_Result_2214 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_706, i32 2"   --->   Operation 818 'bitselect' 'p_Result_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln828_234 = trunc i32 %p_Val2_706"   --->   Operation 819 'trunc' 'trunc_ln828_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.34ns)   --->   "%r_234 = icmp_ne  i2 %trunc_ln828_234, i2 0"   --->   Operation 820 'icmp' 'r_234' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%p_Result_2215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_706, i32 18"   --->   Operation 821 'bitselect' 'p_Result_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1235)   --->   "%or_ln374_234 = or i1 %p_Result_1940, i1 %r_234"   --->   Operation 822 'or' 'or_ln374_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1235)   --->   "%and_ln374_234 = and i1 %or_ln374_234, i1 %p_Result_2214"   --->   Operation 823 'and' 'and_ln374_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1235)   --->   "%zext_ln377_234 = zext i1 %and_ln374_234"   --->   Operation 824 'zext' 'zext_ln377_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1235 = add i16 %out_data_V_1234, i16 %zext_ln377_234"   --->   Operation 825 'add' 'out_data_V_1235' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%p_Result_2216 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1235, i32 15"   --->   Operation 826 'bitselect' 'p_Result_2216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_706, i32 20, i32 31"   --->   Operation 827 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.62ns)   --->   "%Range2_all_ones_44 = icmp_eq  i12 %tmp_88, i12 4095"   --->   Operation 828 'icmp' 'Range2_all_ones_44' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_706, i32 19, i32 31"   --->   Operation 829 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.64ns)   --->   "%Range1_all_ones_234 = icmp_eq  i13 %tmp_89, i13 8191"   --->   Operation 830 'icmp' 'Range1_all_ones_234' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.64ns)   --->   "%Range1_all_zeros_234 = icmp_eq  i13 %tmp_89, i13 0"   --->   Operation 831 'icmp' 'Range1_all_zeros_234' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%p_Result_2217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_709, i32 31"   --->   Operation 832 'bitselect' 'p_Result_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1237)   --->   "%out_data_V_1236 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_709, i32 3, i32 18"   --->   Operation 833 'partselect' 'out_data_V_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1237)   --->   "%p_Result_1945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_709, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 834 'bitselect' 'p_Result_1945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1237)   --->   "%p_Result_2218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_709, i32 2"   --->   Operation 835 'bitselect' 'p_Result_2218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln828_235 = trunc i32 %p_Val2_709"   --->   Operation 836 'trunc' 'trunc_ln828_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.34ns)   --->   "%r_235 = icmp_ne  i2 %trunc_ln828_235, i2 0"   --->   Operation 837 'icmp' 'r_235' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%p_Result_2219 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_709, i32 18"   --->   Operation 838 'bitselect' 'p_Result_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1237)   --->   "%or_ln374_235 = or i1 %p_Result_1945, i1 %r_235"   --->   Operation 839 'or' 'or_ln374_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1237)   --->   "%and_ln374_235 = and i1 %or_ln374_235, i1 %p_Result_2218"   --->   Operation 840 'and' 'and_ln374_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1237)   --->   "%zext_ln377_235 = zext i1 %and_ln374_235"   --->   Operation 841 'zext' 'zext_ln377_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1237 = add i16 %out_data_V_1236, i16 %zext_ln377_235"   --->   Operation 842 'add' 'out_data_V_1237' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%p_Result_2220 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1237, i32 15"   --->   Operation 843 'bitselect' 'p_Result_2220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_709, i32 20, i32 31"   --->   Operation 844 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.62ns)   --->   "%Range2_all_ones_45 = icmp_eq  i12 %tmp_90, i12 4095"   --->   Operation 845 'icmp' 'Range2_all_ones_45' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_709, i32 19, i32 31"   --->   Operation 846 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.64ns)   --->   "%Range1_all_ones_235 = icmp_eq  i13 %tmp_91, i13 8191"   --->   Operation 847 'icmp' 'Range1_all_ones_235' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.64ns)   --->   "%Range1_all_zeros_235 = icmp_eq  i13 %tmp_91, i13 0"   --->   Operation 848 'icmp' 'Range1_all_zeros_235' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%p_Result_2221 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_712, i32 31"   --->   Operation 849 'bitselect' 'p_Result_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1239)   --->   "%out_data_V_1238 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_712, i32 3, i32 18"   --->   Operation 850 'partselect' 'out_data_V_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1239)   --->   "%p_Result_1950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_712, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 851 'bitselect' 'p_Result_1950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1239)   --->   "%p_Result_2222 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_712, i32 2"   --->   Operation 852 'bitselect' 'p_Result_2222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln828_236 = trunc i32 %p_Val2_712"   --->   Operation 853 'trunc' 'trunc_ln828_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.34ns)   --->   "%r_236 = icmp_ne  i2 %trunc_ln828_236, i2 0"   --->   Operation 854 'icmp' 'r_236' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_2223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_712, i32 18"   --->   Operation 855 'bitselect' 'p_Result_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1239)   --->   "%or_ln374_236 = or i1 %p_Result_1950, i1 %r_236"   --->   Operation 856 'or' 'or_ln374_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1239)   --->   "%and_ln374_236 = and i1 %or_ln374_236, i1 %p_Result_2222"   --->   Operation 857 'and' 'and_ln374_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1239)   --->   "%zext_ln377_236 = zext i1 %and_ln374_236"   --->   Operation 858 'zext' 'zext_ln377_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1239 = add i16 %out_data_V_1238, i16 %zext_ln377_236"   --->   Operation 859 'add' 'out_data_V_1239' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%p_Result_2224 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1239, i32 15"   --->   Operation 860 'bitselect' 'p_Result_2224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_712, i32 20, i32 31"   --->   Operation 861 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.62ns)   --->   "%Range2_all_ones_46 = icmp_eq  i12 %tmp_92, i12 4095"   --->   Operation 862 'icmp' 'Range2_all_ones_46' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_712, i32 19, i32 31"   --->   Operation 863 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.64ns)   --->   "%Range1_all_ones_236 = icmp_eq  i13 %tmp_93, i13 8191"   --->   Operation 864 'icmp' 'Range1_all_ones_236' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.64ns)   --->   "%Range1_all_zeros_236 = icmp_eq  i13 %tmp_93, i13 0"   --->   Operation 865 'icmp' 'Range1_all_zeros_236' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_2225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_715, i32 31"   --->   Operation 866 'bitselect' 'p_Result_2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1241)   --->   "%out_data_V_1240 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_715, i32 3, i32 18"   --->   Operation 867 'partselect' 'out_data_V_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1241)   --->   "%p_Result_1955 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_715, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 868 'bitselect' 'p_Result_1955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1241)   --->   "%p_Result_2226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_715, i32 2"   --->   Operation 869 'bitselect' 'p_Result_2226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln828_237 = trunc i32 %p_Val2_715"   --->   Operation 870 'trunc' 'trunc_ln828_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.34ns)   --->   "%r_237 = icmp_ne  i2 %trunc_ln828_237, i2 0"   --->   Operation 871 'icmp' 'r_237' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%p_Result_2227 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_715, i32 18"   --->   Operation 872 'bitselect' 'p_Result_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1241)   --->   "%or_ln374_237 = or i1 %p_Result_1955, i1 %r_237"   --->   Operation 873 'or' 'or_ln374_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1241)   --->   "%and_ln374_237 = and i1 %or_ln374_237, i1 %p_Result_2226"   --->   Operation 874 'and' 'and_ln374_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1241)   --->   "%zext_ln377_237 = zext i1 %and_ln374_237"   --->   Operation 875 'zext' 'zext_ln377_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1241 = add i16 %out_data_V_1240, i16 %zext_ln377_237"   --->   Operation 876 'add' 'out_data_V_1241' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%p_Result_2228 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1241, i32 15"   --->   Operation 877 'bitselect' 'p_Result_2228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_715, i32 20, i32 31"   --->   Operation 878 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.62ns)   --->   "%Range2_all_ones_47 = icmp_eq  i12 %tmp_94, i12 4095"   --->   Operation 879 'icmp' 'Range2_all_ones_47' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_715, i32 19, i32 31"   --->   Operation 880 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.64ns)   --->   "%Range1_all_ones_237 = icmp_eq  i13 %tmp_95, i13 8191"   --->   Operation 881 'icmp' 'Range1_all_ones_237' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.64ns)   --->   "%Range1_all_zeros_237 = icmp_eq  i13 %tmp_95, i13 0"   --->   Operation 882 'icmp' 'Range1_all_zeros_237' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%p_Result_2229 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_718, i32 31"   --->   Operation 883 'bitselect' 'p_Result_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1243)   --->   "%out_data_V_1242 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_718, i32 3, i32 18"   --->   Operation 884 'partselect' 'out_data_V_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1243)   --->   "%p_Result_1960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_718, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 885 'bitselect' 'p_Result_1960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1243)   --->   "%p_Result_2230 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_718, i32 2"   --->   Operation 886 'bitselect' 'p_Result_2230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln828_238 = trunc i32 %p_Val2_718"   --->   Operation 887 'trunc' 'trunc_ln828_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.34ns)   --->   "%r_238 = icmp_ne  i2 %trunc_ln828_238, i2 0"   --->   Operation 888 'icmp' 'r_238' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%p_Result_2231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_718, i32 18"   --->   Operation 889 'bitselect' 'p_Result_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1243)   --->   "%or_ln374_238 = or i1 %p_Result_1960, i1 %r_238"   --->   Operation 890 'or' 'or_ln374_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1243)   --->   "%and_ln374_238 = and i1 %or_ln374_238, i1 %p_Result_2230"   --->   Operation 891 'and' 'and_ln374_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1243)   --->   "%zext_ln377_238 = zext i1 %and_ln374_238"   --->   Operation 892 'zext' 'zext_ln377_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1243 = add i16 %out_data_V_1242, i16 %zext_ln377_238"   --->   Operation 893 'add' 'out_data_V_1243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%p_Result_2232 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1243, i32 15"   --->   Operation 894 'bitselect' 'p_Result_2232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_718, i32 20, i32 31"   --->   Operation 895 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.62ns)   --->   "%Range2_all_ones_48 = icmp_eq  i12 %tmp_96, i12 4095"   --->   Operation 896 'icmp' 'Range2_all_ones_48' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_718, i32 19, i32 31"   --->   Operation 897 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.64ns)   --->   "%Range1_all_ones_238 = icmp_eq  i13 %tmp_97, i13 8191"   --->   Operation 898 'icmp' 'Range1_all_ones_238' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.64ns)   --->   "%Range1_all_zeros_238 = icmp_eq  i13 %tmp_97, i13 0"   --->   Operation 899 'icmp' 'Range1_all_zeros_238' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%p_Result_2233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_721, i32 31"   --->   Operation 900 'bitselect' 'p_Result_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1245)   --->   "%out_data_V_1244 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_721, i32 3, i32 18"   --->   Operation 901 'partselect' 'out_data_V_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1245)   --->   "%p_Result_1965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_721, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 902 'bitselect' 'p_Result_1965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1245)   --->   "%p_Result_2234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_721, i32 2"   --->   Operation 903 'bitselect' 'p_Result_2234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln828_239 = trunc i32 %p_Val2_721"   --->   Operation 904 'trunc' 'trunc_ln828_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.34ns)   --->   "%r_239 = icmp_ne  i2 %trunc_ln828_239, i2 0"   --->   Operation 905 'icmp' 'r_239' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%p_Result_2235 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_721, i32 18"   --->   Operation 906 'bitselect' 'p_Result_2235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1245)   --->   "%or_ln374_239 = or i1 %p_Result_1965, i1 %r_239"   --->   Operation 907 'or' 'or_ln374_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1245)   --->   "%and_ln374_239 = and i1 %or_ln374_239, i1 %p_Result_2234"   --->   Operation 908 'and' 'and_ln374_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1245)   --->   "%zext_ln377_239 = zext i1 %and_ln374_239"   --->   Operation 909 'zext' 'zext_ln377_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1245 = add i16 %out_data_V_1244, i16 %zext_ln377_239"   --->   Operation 910 'add' 'out_data_V_1245' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%p_Result_2236 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1245, i32 15"   --->   Operation 911 'bitselect' 'p_Result_2236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_721, i32 20, i32 31"   --->   Operation 912 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.62ns)   --->   "%Range2_all_ones_49 = icmp_eq  i12 %tmp_98, i12 4095"   --->   Operation 913 'icmp' 'Range2_all_ones_49' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_99 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_721, i32 19, i32 31"   --->   Operation 914 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.64ns)   --->   "%Range1_all_ones_239 = icmp_eq  i13 %tmp_99, i13 8191"   --->   Operation 915 'icmp' 'Range1_all_ones_239' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.64ns)   --->   "%Range1_all_zeros_239 = icmp_eq  i13 %tmp_99, i13 0"   --->   Operation 916 'icmp' 'Range1_all_zeros_239' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%p_Result_2237 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_724, i32 31"   --->   Operation 917 'bitselect' 'p_Result_2237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1247)   --->   "%out_data_V_1246 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_724, i32 3, i32 18"   --->   Operation 918 'partselect' 'out_data_V_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1247)   --->   "%p_Result_1970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_724, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 919 'bitselect' 'p_Result_1970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1247)   --->   "%p_Result_2238 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_724, i32 2"   --->   Operation 920 'bitselect' 'p_Result_2238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln828_240 = trunc i32 %p_Val2_724"   --->   Operation 921 'trunc' 'trunc_ln828_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.34ns)   --->   "%r_240 = icmp_ne  i2 %trunc_ln828_240, i2 0"   --->   Operation 922 'icmp' 'r_240' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%p_Result_2239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_724, i32 18"   --->   Operation 923 'bitselect' 'p_Result_2239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1247)   --->   "%or_ln374_240 = or i1 %p_Result_1970, i1 %r_240"   --->   Operation 924 'or' 'or_ln374_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1247)   --->   "%and_ln374_240 = and i1 %or_ln374_240, i1 %p_Result_2238"   --->   Operation 925 'and' 'and_ln374_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1247)   --->   "%zext_ln377_240 = zext i1 %and_ln374_240"   --->   Operation 926 'zext' 'zext_ln377_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1247 = add i16 %out_data_V_1246, i16 %zext_ln377_240"   --->   Operation 927 'add' 'out_data_V_1247' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%p_Result_2240 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1247, i32 15"   --->   Operation 928 'bitselect' 'p_Result_2240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_100 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_724, i32 20, i32 31"   --->   Operation 929 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.62ns)   --->   "%Range2_all_ones_50 = icmp_eq  i12 %tmp_100, i12 4095"   --->   Operation 930 'icmp' 'Range2_all_ones_50' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_724, i32 19, i32 31"   --->   Operation 931 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.64ns)   --->   "%Range1_all_ones_240 = icmp_eq  i13 %tmp_101, i13 8191"   --->   Operation 932 'icmp' 'Range1_all_ones_240' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.64ns)   --->   "%Range1_all_zeros_240 = icmp_eq  i13 %tmp_101, i13 0"   --->   Operation 933 'icmp' 'Range1_all_zeros_240' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%p_Result_2241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_727, i32 31"   --->   Operation 934 'bitselect' 'p_Result_2241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1249)   --->   "%out_data_V_1248 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_727, i32 3, i32 18"   --->   Operation 935 'partselect' 'out_data_V_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1249)   --->   "%p_Result_1975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_727, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 936 'bitselect' 'p_Result_1975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1249)   --->   "%p_Result_2242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_727, i32 2"   --->   Operation 937 'bitselect' 'p_Result_2242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln828_241 = trunc i32 %p_Val2_727"   --->   Operation 938 'trunc' 'trunc_ln828_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.34ns)   --->   "%r_241 = icmp_ne  i2 %trunc_ln828_241, i2 0"   --->   Operation 939 'icmp' 'r_241' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%p_Result_2243 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_727, i32 18"   --->   Operation 940 'bitselect' 'p_Result_2243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1249)   --->   "%or_ln374_241 = or i1 %p_Result_1975, i1 %r_241"   --->   Operation 941 'or' 'or_ln374_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1249)   --->   "%and_ln374_241 = and i1 %or_ln374_241, i1 %p_Result_2242"   --->   Operation 942 'and' 'and_ln374_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1249)   --->   "%zext_ln377_241 = zext i1 %and_ln374_241"   --->   Operation 943 'zext' 'zext_ln377_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1249 = add i16 %out_data_V_1248, i16 %zext_ln377_241"   --->   Operation 944 'add' 'out_data_V_1249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%p_Result_2244 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1249, i32 15"   --->   Operation 945 'bitselect' 'p_Result_2244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_727, i32 20, i32 31"   --->   Operation 946 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.62ns)   --->   "%Range2_all_ones_51 = icmp_eq  i12 %tmp_102, i12 4095"   --->   Operation 947 'icmp' 'Range2_all_ones_51' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_103 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_727, i32 19, i32 31"   --->   Operation 948 'partselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.64ns)   --->   "%Range1_all_ones_241 = icmp_eq  i13 %tmp_103, i13 8191"   --->   Operation 949 'icmp' 'Range1_all_ones_241' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.64ns)   --->   "%Range1_all_zeros_241 = icmp_eq  i13 %tmp_103, i13 0"   --->   Operation 950 'icmp' 'Range1_all_zeros_241' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%p_Result_2245 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_730, i32 31"   --->   Operation 951 'bitselect' 'p_Result_2245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1251)   --->   "%out_data_V_1250 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_730, i32 3, i32 18"   --->   Operation 952 'partselect' 'out_data_V_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1251)   --->   "%p_Result_1980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_730, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 953 'bitselect' 'p_Result_1980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1251)   --->   "%p_Result_2246 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_730, i32 2"   --->   Operation 954 'bitselect' 'p_Result_2246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln828_242 = trunc i32 %p_Val2_730"   --->   Operation 955 'trunc' 'trunc_ln828_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.34ns)   --->   "%r_242 = icmp_ne  i2 %trunc_ln828_242, i2 0"   --->   Operation 956 'icmp' 'r_242' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%p_Result_2247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_730, i32 18"   --->   Operation 957 'bitselect' 'p_Result_2247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1251)   --->   "%or_ln374_242 = or i1 %p_Result_1980, i1 %r_242"   --->   Operation 958 'or' 'or_ln374_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1251)   --->   "%and_ln374_242 = and i1 %or_ln374_242, i1 %p_Result_2246"   --->   Operation 959 'and' 'and_ln374_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1251)   --->   "%zext_ln377_242 = zext i1 %and_ln374_242"   --->   Operation 960 'zext' 'zext_ln377_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1251 = add i16 %out_data_V_1250, i16 %zext_ln377_242"   --->   Operation 961 'add' 'out_data_V_1251' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_2248 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1251, i32 15"   --->   Operation 962 'bitselect' 'p_Result_2248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_104 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_730, i32 20, i32 31"   --->   Operation 963 'partselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.62ns)   --->   "%Range2_all_ones_52 = icmp_eq  i12 %tmp_104, i12 4095"   --->   Operation 964 'icmp' 'Range2_all_ones_52' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_105 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_730, i32 19, i32 31"   --->   Operation 965 'partselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.64ns)   --->   "%Range1_all_ones_242 = icmp_eq  i13 %tmp_105, i13 8191"   --->   Operation 966 'icmp' 'Range1_all_ones_242' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.64ns)   --->   "%Range1_all_zeros_242 = icmp_eq  i13 %tmp_105, i13 0"   --->   Operation 967 'icmp' 'Range1_all_zeros_242' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_2249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_733, i32 31"   --->   Operation 968 'bitselect' 'p_Result_2249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1253)   --->   "%out_data_V_1252 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_733, i32 3, i32 18"   --->   Operation 969 'partselect' 'out_data_V_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1253)   --->   "%p_Result_1985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_733, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 970 'bitselect' 'p_Result_1985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1253)   --->   "%p_Result_2250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_733, i32 2"   --->   Operation 971 'bitselect' 'p_Result_2250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln828_243 = trunc i32 %p_Val2_733"   --->   Operation 972 'trunc' 'trunc_ln828_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.34ns)   --->   "%r_243 = icmp_ne  i2 %trunc_ln828_243, i2 0"   --->   Operation 973 'icmp' 'r_243' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_2251 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_733, i32 18"   --->   Operation 974 'bitselect' 'p_Result_2251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1253)   --->   "%or_ln374_243 = or i1 %p_Result_1985, i1 %r_243"   --->   Operation 975 'or' 'or_ln374_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1253)   --->   "%and_ln374_243 = and i1 %or_ln374_243, i1 %p_Result_2250"   --->   Operation 976 'and' 'and_ln374_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1253)   --->   "%zext_ln377_243 = zext i1 %and_ln374_243"   --->   Operation 977 'zext' 'zext_ln377_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1253 = add i16 %out_data_V_1252, i16 %zext_ln377_243"   --->   Operation 978 'add' 'out_data_V_1253' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%p_Result_2252 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1253, i32 15"   --->   Operation 979 'bitselect' 'p_Result_2252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_733, i32 20, i32 31"   --->   Operation 980 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.62ns)   --->   "%Range2_all_ones_53 = icmp_eq  i12 %tmp_106, i12 4095"   --->   Operation 981 'icmp' 'Range2_all_ones_53' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_107 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_733, i32 19, i32 31"   --->   Operation 982 'partselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.64ns)   --->   "%Range1_all_ones_243 = icmp_eq  i13 %tmp_107, i13 8191"   --->   Operation 983 'icmp' 'Range1_all_ones_243' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.64ns)   --->   "%Range1_all_zeros_243 = icmp_eq  i13 %tmp_107, i13 0"   --->   Operation 984 'icmp' 'Range1_all_zeros_243' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%p_Result_2253 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_736, i32 31"   --->   Operation 985 'bitselect' 'p_Result_2253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1255)   --->   "%out_data_V_1254 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_736, i32 3, i32 18"   --->   Operation 986 'partselect' 'out_data_V_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1255)   --->   "%p_Result_1990 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_736, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 987 'bitselect' 'p_Result_1990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1255)   --->   "%p_Result_2254 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_736, i32 2"   --->   Operation 988 'bitselect' 'p_Result_2254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln828_244 = trunc i32 %p_Val2_736"   --->   Operation 989 'trunc' 'trunc_ln828_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.34ns)   --->   "%r_244 = icmp_ne  i2 %trunc_ln828_244, i2 0"   --->   Operation 990 'icmp' 'r_244' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%p_Result_2255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_736, i32 18"   --->   Operation 991 'bitselect' 'p_Result_2255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1255)   --->   "%or_ln374_244 = or i1 %p_Result_1990, i1 %r_244"   --->   Operation 992 'or' 'or_ln374_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1255)   --->   "%and_ln374_244 = and i1 %or_ln374_244, i1 %p_Result_2254"   --->   Operation 993 'and' 'and_ln374_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1255)   --->   "%zext_ln377_244 = zext i1 %and_ln374_244"   --->   Operation 994 'zext' 'zext_ln377_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1255 = add i16 %out_data_V_1254, i16 %zext_ln377_244"   --->   Operation 995 'add' 'out_data_V_1255' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%p_Result_2256 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1255, i32 15"   --->   Operation 996 'bitselect' 'p_Result_2256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_736, i32 20, i32 31"   --->   Operation 997 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.62ns)   --->   "%Range2_all_ones_54 = icmp_eq  i12 %tmp_108, i12 4095"   --->   Operation 998 'icmp' 'Range2_all_ones_54' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_736, i32 19, i32 31"   --->   Operation 999 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.64ns)   --->   "%Range1_all_ones_244 = icmp_eq  i13 %tmp_109, i13 8191"   --->   Operation 1000 'icmp' 'Range1_all_ones_244' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.64ns)   --->   "%Range1_all_zeros_244 = icmp_eq  i13 %tmp_109, i13 0"   --->   Operation 1001 'icmp' 'Range1_all_zeros_244' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%p_Result_2257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_739, i32 31"   --->   Operation 1002 'bitselect' 'p_Result_2257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1257)   --->   "%out_data_V_1256 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_739, i32 3, i32 18"   --->   Operation 1003 'partselect' 'out_data_V_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1257)   --->   "%p_Result_1995 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_739, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1004 'bitselect' 'p_Result_1995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1257)   --->   "%p_Result_2258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_739, i32 2"   --->   Operation 1005 'bitselect' 'p_Result_2258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln828_245 = trunc i32 %p_Val2_739"   --->   Operation 1006 'trunc' 'trunc_ln828_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.34ns)   --->   "%r_245 = icmp_ne  i2 %trunc_ln828_245, i2 0"   --->   Operation 1007 'icmp' 'r_245' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%p_Result_2259 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_739, i32 18"   --->   Operation 1008 'bitselect' 'p_Result_2259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1257)   --->   "%or_ln374_245 = or i1 %p_Result_1995, i1 %r_245"   --->   Operation 1009 'or' 'or_ln374_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1257)   --->   "%and_ln374_245 = and i1 %or_ln374_245, i1 %p_Result_2258"   --->   Operation 1010 'and' 'and_ln374_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1257)   --->   "%zext_ln377_245 = zext i1 %and_ln374_245"   --->   Operation 1011 'zext' 'zext_ln377_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1257 = add i16 %out_data_V_1256, i16 %zext_ln377_245"   --->   Operation 1012 'add' 'out_data_V_1257' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%p_Result_2260 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1257, i32 15"   --->   Operation 1013 'bitselect' 'p_Result_2260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_739, i32 20, i32 31"   --->   Operation 1014 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.62ns)   --->   "%Range2_all_ones_55 = icmp_eq  i12 %tmp_110, i12 4095"   --->   Operation 1015 'icmp' 'Range2_all_ones_55' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_111 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_739, i32 19, i32 31"   --->   Operation 1016 'partselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.64ns)   --->   "%Range1_all_ones_245 = icmp_eq  i13 %tmp_111, i13 8191"   --->   Operation 1017 'icmp' 'Range1_all_ones_245' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.64ns)   --->   "%Range1_all_zeros_245 = icmp_eq  i13 %tmp_111, i13 0"   --->   Operation 1018 'icmp' 'Range1_all_zeros_245' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%p_Result_2261 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_742, i32 31"   --->   Operation 1019 'bitselect' 'p_Result_2261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1259)   --->   "%out_data_V_1258 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_742, i32 3, i32 18"   --->   Operation 1020 'partselect' 'out_data_V_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1259)   --->   "%p_Result_2000 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_742, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1021 'bitselect' 'p_Result_2000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1259)   --->   "%p_Result_2262 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_742, i32 2"   --->   Operation 1022 'bitselect' 'p_Result_2262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln828_246 = trunc i32 %p_Val2_742"   --->   Operation 1023 'trunc' 'trunc_ln828_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.34ns)   --->   "%r_246 = icmp_ne  i2 %trunc_ln828_246, i2 0"   --->   Operation 1024 'icmp' 'r_246' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_2263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_742, i32 18"   --->   Operation 1025 'bitselect' 'p_Result_2263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1259)   --->   "%or_ln374_246 = or i1 %p_Result_2000, i1 %r_246"   --->   Operation 1026 'or' 'or_ln374_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1259)   --->   "%and_ln374_246 = and i1 %or_ln374_246, i1 %p_Result_2262"   --->   Operation 1027 'and' 'and_ln374_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1259)   --->   "%zext_ln377_246 = zext i1 %and_ln374_246"   --->   Operation 1028 'zext' 'zext_ln377_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1259 = add i16 %out_data_V_1258, i16 %zext_ln377_246"   --->   Operation 1029 'add' 'out_data_V_1259' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%p_Result_2264 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1259, i32 15"   --->   Operation 1030 'bitselect' 'p_Result_2264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_112 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_742, i32 20, i32 31"   --->   Operation 1031 'partselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.62ns)   --->   "%Range2_all_ones_56 = icmp_eq  i12 %tmp_112, i12 4095"   --->   Operation 1032 'icmp' 'Range2_all_ones_56' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_742, i32 19, i32 31"   --->   Operation 1033 'partselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.64ns)   --->   "%Range1_all_ones_246 = icmp_eq  i13 %tmp_113, i13 8191"   --->   Operation 1034 'icmp' 'Range1_all_ones_246' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.64ns)   --->   "%Range1_all_zeros_246 = icmp_eq  i13 %tmp_113, i13 0"   --->   Operation 1035 'icmp' 'Range1_all_zeros_246' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%p_Result_2265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_745, i32 31"   --->   Operation 1036 'bitselect' 'p_Result_2265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1261)   --->   "%out_data_V_1260 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_745, i32 3, i32 18"   --->   Operation 1037 'partselect' 'out_data_V_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1261)   --->   "%p_Result_2005 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_745, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1038 'bitselect' 'p_Result_2005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1261)   --->   "%p_Result_2266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_745, i32 2"   --->   Operation 1039 'bitselect' 'p_Result_2266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln828_247 = trunc i32 %p_Val2_745"   --->   Operation 1040 'trunc' 'trunc_ln828_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.34ns)   --->   "%r_247 = icmp_ne  i2 %trunc_ln828_247, i2 0"   --->   Operation 1041 'icmp' 'r_247' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%p_Result_2267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_745, i32 18"   --->   Operation 1042 'bitselect' 'p_Result_2267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1261)   --->   "%or_ln374_247 = or i1 %p_Result_2005, i1 %r_247"   --->   Operation 1043 'or' 'or_ln374_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1261)   --->   "%and_ln374_247 = and i1 %or_ln374_247, i1 %p_Result_2266"   --->   Operation 1044 'and' 'and_ln374_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1261)   --->   "%zext_ln377_247 = zext i1 %and_ln374_247"   --->   Operation 1045 'zext' 'zext_ln377_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1261 = add i16 %out_data_V_1260, i16 %zext_ln377_247"   --->   Operation 1046 'add' 'out_data_V_1261' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%p_Result_2268 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1261, i32 15"   --->   Operation 1047 'bitselect' 'p_Result_2268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_114 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_745, i32 20, i32 31"   --->   Operation 1048 'partselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.62ns)   --->   "%Range2_all_ones_57 = icmp_eq  i12 %tmp_114, i12 4095"   --->   Operation 1049 'icmp' 'Range2_all_ones_57' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_745, i32 19, i32 31"   --->   Operation 1050 'partselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.64ns)   --->   "%Range1_all_ones_247 = icmp_eq  i13 %tmp_115, i13 8191"   --->   Operation 1051 'icmp' 'Range1_all_ones_247' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.64ns)   --->   "%Range1_all_zeros_247 = icmp_eq  i13 %tmp_115, i13 0"   --->   Operation 1052 'icmp' 'Range1_all_zeros_247' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%p_Result_2269 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_748, i32 31"   --->   Operation 1053 'bitselect' 'p_Result_2269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1263)   --->   "%out_data_V_1262 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_748, i32 3, i32 18"   --->   Operation 1054 'partselect' 'out_data_V_1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1263)   --->   "%p_Result_2010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_748, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1055 'bitselect' 'p_Result_2010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1263)   --->   "%p_Result_2270 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_748, i32 2"   --->   Operation 1056 'bitselect' 'p_Result_2270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln828_248 = trunc i32 %p_Val2_748"   --->   Operation 1057 'trunc' 'trunc_ln828_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.34ns)   --->   "%r_248 = icmp_ne  i2 %trunc_ln828_248, i2 0"   --->   Operation 1058 'icmp' 'r_248' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%p_Result_2271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_748, i32 18"   --->   Operation 1059 'bitselect' 'p_Result_2271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1263)   --->   "%or_ln374_248 = or i1 %p_Result_2010, i1 %r_248"   --->   Operation 1060 'or' 'or_ln374_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1263)   --->   "%and_ln374_248 = and i1 %or_ln374_248, i1 %p_Result_2270"   --->   Operation 1061 'and' 'and_ln374_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1263)   --->   "%zext_ln377_248 = zext i1 %and_ln374_248"   --->   Operation 1062 'zext' 'zext_ln377_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1263 = add i16 %out_data_V_1262, i16 %zext_ln377_248"   --->   Operation 1063 'add' 'out_data_V_1263' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_2272 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1263, i32 15"   --->   Operation 1064 'bitselect' 'p_Result_2272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_116 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_748, i32 20, i32 31"   --->   Operation 1065 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.62ns)   --->   "%Range2_all_ones_58 = icmp_eq  i12 %tmp_116, i12 4095"   --->   Operation 1066 'icmp' 'Range2_all_ones_58' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_748, i32 19, i32 31"   --->   Operation 1067 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.64ns)   --->   "%Range1_all_ones_248 = icmp_eq  i13 %tmp_117, i13 8191"   --->   Operation 1068 'icmp' 'Range1_all_ones_248' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1069 [1/1] (0.64ns)   --->   "%Range1_all_zeros_248 = icmp_eq  i13 %tmp_117, i13 0"   --->   Operation 1069 'icmp' 'Range1_all_zeros_248' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%p_Result_2273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_751, i32 31"   --->   Operation 1070 'bitselect' 'p_Result_2273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1265)   --->   "%out_data_V_1264 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_751, i32 3, i32 18"   --->   Operation 1071 'partselect' 'out_data_V_1264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1265)   --->   "%p_Result_2015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_751, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1072 'bitselect' 'p_Result_2015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1265)   --->   "%p_Result_2274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_751, i32 2"   --->   Operation 1073 'bitselect' 'p_Result_2274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln828_249 = trunc i32 %p_Val2_751"   --->   Operation 1074 'trunc' 'trunc_ln828_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.34ns)   --->   "%r_249 = icmp_ne  i2 %trunc_ln828_249, i2 0"   --->   Operation 1075 'icmp' 'r_249' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_2275 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_751, i32 18"   --->   Operation 1076 'bitselect' 'p_Result_2275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1265)   --->   "%or_ln374_249 = or i1 %p_Result_2015, i1 %r_249"   --->   Operation 1077 'or' 'or_ln374_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1265)   --->   "%and_ln374_249 = and i1 %or_ln374_249, i1 %p_Result_2274"   --->   Operation 1078 'and' 'and_ln374_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1265)   --->   "%zext_ln377_249 = zext i1 %and_ln374_249"   --->   Operation 1079 'zext' 'zext_ln377_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1265 = add i16 %out_data_V_1264, i16 %zext_ln377_249"   --->   Operation 1080 'add' 'out_data_V_1265' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%p_Result_2276 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1265, i32 15"   --->   Operation 1081 'bitselect' 'p_Result_2276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_751, i32 20, i32 31"   --->   Operation 1082 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.62ns)   --->   "%Range2_all_ones_59 = icmp_eq  i12 %tmp_118, i12 4095"   --->   Operation 1083 'icmp' 'Range2_all_ones_59' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_751, i32 19, i32 31"   --->   Operation 1084 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.64ns)   --->   "%Range1_all_ones_249 = icmp_eq  i13 %tmp_119, i13 8191"   --->   Operation 1085 'icmp' 'Range1_all_ones_249' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.64ns)   --->   "%Range1_all_zeros_249 = icmp_eq  i13 %tmp_119, i13 0"   --->   Operation 1086 'icmp' 'Range1_all_zeros_249' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%p_Result_2277 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_754, i32 31"   --->   Operation 1087 'bitselect' 'p_Result_2277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1267)   --->   "%out_data_V_1266 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_754, i32 3, i32 18"   --->   Operation 1088 'partselect' 'out_data_V_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1267)   --->   "%p_Result_2020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_754, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1089 'bitselect' 'p_Result_2020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1267)   --->   "%p_Result_2278 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_754, i32 2"   --->   Operation 1090 'bitselect' 'p_Result_2278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln828_250 = trunc i32 %p_Val2_754"   --->   Operation 1091 'trunc' 'trunc_ln828_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.34ns)   --->   "%r_250 = icmp_ne  i2 %trunc_ln828_250, i2 0"   --->   Operation 1092 'icmp' 'r_250' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%p_Result_2279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_754, i32 18"   --->   Operation 1093 'bitselect' 'p_Result_2279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1267)   --->   "%or_ln374_250 = or i1 %p_Result_2020, i1 %r_250"   --->   Operation 1094 'or' 'or_ln374_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1267)   --->   "%and_ln374_250 = and i1 %or_ln374_250, i1 %p_Result_2278"   --->   Operation 1095 'and' 'and_ln374_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1267)   --->   "%zext_ln377_250 = zext i1 %and_ln374_250"   --->   Operation 1096 'zext' 'zext_ln377_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1267 = add i16 %out_data_V_1266, i16 %zext_ln377_250"   --->   Operation 1097 'add' 'out_data_V_1267' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%p_Result_2280 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1267, i32 15"   --->   Operation 1098 'bitselect' 'p_Result_2280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_754, i32 20, i32 31"   --->   Operation 1099 'partselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.62ns)   --->   "%Range2_all_ones_60 = icmp_eq  i12 %tmp_120, i12 4095"   --->   Operation 1100 'icmp' 'Range2_all_ones_60' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_754, i32 19, i32 31"   --->   Operation 1101 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.64ns)   --->   "%Range1_all_ones_250 = icmp_eq  i13 %tmp_121, i13 8191"   --->   Operation 1102 'icmp' 'Range1_all_ones_250' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.64ns)   --->   "%Range1_all_zeros_250 = icmp_eq  i13 %tmp_121, i13 0"   --->   Operation 1103 'icmp' 'Range1_all_zeros_250' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%p_Result_2281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_757, i32 31"   --->   Operation 1104 'bitselect' 'p_Result_2281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1269)   --->   "%out_data_V_1268 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_757, i32 3, i32 18"   --->   Operation 1105 'partselect' 'out_data_V_1268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1269)   --->   "%p_Result_2025 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_757, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1106 'bitselect' 'p_Result_2025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1269)   --->   "%p_Result_2282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_757, i32 2"   --->   Operation 1107 'bitselect' 'p_Result_2282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln828_251 = trunc i32 %p_Val2_757"   --->   Operation 1108 'trunc' 'trunc_ln828_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.34ns)   --->   "%r_251 = icmp_ne  i2 %trunc_ln828_251, i2 0"   --->   Operation 1109 'icmp' 'r_251' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%p_Result_2283 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_757, i32 18"   --->   Operation 1110 'bitselect' 'p_Result_2283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1269)   --->   "%or_ln374_251 = or i1 %p_Result_2025, i1 %r_251"   --->   Operation 1111 'or' 'or_ln374_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1269)   --->   "%and_ln374_251 = and i1 %or_ln374_251, i1 %p_Result_2282"   --->   Operation 1112 'and' 'and_ln374_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1269)   --->   "%zext_ln377_251 = zext i1 %and_ln374_251"   --->   Operation 1113 'zext' 'zext_ln377_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1269 = add i16 %out_data_V_1268, i16 %zext_ln377_251"   --->   Operation 1114 'add' 'out_data_V_1269' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%p_Result_2284 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1269, i32 15"   --->   Operation 1115 'bitselect' 'p_Result_2284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_757, i32 20, i32 31"   --->   Operation 1116 'partselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.62ns)   --->   "%Range2_all_ones_61 = icmp_eq  i12 %tmp_122, i12 4095"   --->   Operation 1117 'icmp' 'Range2_all_ones_61' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_757, i32 19, i32 31"   --->   Operation 1118 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.64ns)   --->   "%Range1_all_ones_251 = icmp_eq  i13 %tmp_123, i13 8191"   --->   Operation 1119 'icmp' 'Range1_all_ones_251' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.64ns)   --->   "%Range1_all_zeros_251 = icmp_eq  i13 %tmp_123, i13 0"   --->   Operation 1120 'icmp' 'Range1_all_zeros_251' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%p_Result_2285 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_760, i32 31"   --->   Operation 1121 'bitselect' 'p_Result_2285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1271)   --->   "%out_data_V_1270 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_760, i32 3, i32 18"   --->   Operation 1122 'partselect' 'out_data_V_1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1271)   --->   "%p_Result_2030 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_760, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1123 'bitselect' 'p_Result_2030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1271)   --->   "%p_Result_2286 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_760, i32 2"   --->   Operation 1124 'bitselect' 'p_Result_2286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln828_252 = trunc i32 %p_Val2_760"   --->   Operation 1125 'trunc' 'trunc_ln828_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.34ns)   --->   "%r_252 = icmp_ne  i2 %trunc_ln828_252, i2 0"   --->   Operation 1126 'icmp' 'r_252' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%p_Result_2287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_760, i32 18"   --->   Operation 1127 'bitselect' 'p_Result_2287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1271)   --->   "%or_ln374_252 = or i1 %p_Result_2030, i1 %r_252"   --->   Operation 1128 'or' 'or_ln374_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1271)   --->   "%and_ln374_252 = and i1 %or_ln374_252, i1 %p_Result_2286"   --->   Operation 1129 'and' 'and_ln374_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1271)   --->   "%zext_ln377_252 = zext i1 %and_ln374_252"   --->   Operation 1130 'zext' 'zext_ln377_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1271 = add i16 %out_data_V_1270, i16 %zext_ln377_252"   --->   Operation 1131 'add' 'out_data_V_1271' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%p_Result_2288 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1271, i32 15"   --->   Operation 1132 'bitselect' 'p_Result_2288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_760, i32 20, i32 31"   --->   Operation 1133 'partselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.62ns)   --->   "%Range2_all_ones_62 = icmp_eq  i12 %tmp_124, i12 4095"   --->   Operation 1134 'icmp' 'Range2_all_ones_62' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_760, i32 19, i32 31"   --->   Operation 1135 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.64ns)   --->   "%Range1_all_ones_252 = icmp_eq  i13 %tmp_125, i13 8191"   --->   Operation 1136 'icmp' 'Range1_all_ones_252' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.64ns)   --->   "%Range1_all_zeros_252 = icmp_eq  i13 %tmp_125, i13 0"   --->   Operation 1137 'icmp' 'Range1_all_zeros_252' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%p_Result_2289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_763, i32 31"   --->   Operation 1138 'bitselect' 'p_Result_2289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1273)   --->   "%out_data_V_1272 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_763, i32 3, i32 18"   --->   Operation 1139 'partselect' 'out_data_V_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1273)   --->   "%p_Result_2035 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_763, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1140 'bitselect' 'p_Result_2035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1273)   --->   "%p_Result_2290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_763, i32 2"   --->   Operation 1141 'bitselect' 'p_Result_2290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln828_253 = trunc i32 %p_Val2_763"   --->   Operation 1142 'trunc' 'trunc_ln828_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.34ns)   --->   "%r_253 = icmp_ne  i2 %trunc_ln828_253, i2 0"   --->   Operation 1143 'icmp' 'r_253' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%p_Result_2291 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_763, i32 18"   --->   Operation 1144 'bitselect' 'p_Result_2291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1273)   --->   "%or_ln374_253 = or i1 %p_Result_2035, i1 %r_253"   --->   Operation 1145 'or' 'or_ln374_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1273)   --->   "%and_ln374_253 = and i1 %or_ln374_253, i1 %p_Result_2290"   --->   Operation 1146 'and' 'and_ln374_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1273)   --->   "%zext_ln377_253 = zext i1 %and_ln374_253"   --->   Operation 1147 'zext' 'zext_ln377_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.78ns) (out node of the LUT)   --->   "%out_data_V_1273 = add i16 %out_data_V_1272, i16 %zext_ln377_253"   --->   Operation 1148 'add' 'out_data_V_1273' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%p_Result_2292 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_data_V_1273, i32 15"   --->   Operation 1149 'bitselect' 'p_Result_2292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %p_Val2_763, i32 20, i32 31"   --->   Operation 1150 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.62ns)   --->   "%Range2_all_ones_63 = icmp_eq  i12 %tmp_126, i12 4095"   --->   Operation 1151 'icmp' 'Range2_all_ones_63' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %p_Val2_763, i32 19, i32 31"   --->   Operation 1152 'partselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.64ns)   --->   "%Range1_all_ones_253 = icmp_eq  i13 %tmp_127, i13 8191"   --->   Operation 1153 'icmp' 'Range1_all_ones_253' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.64ns)   --->   "%Range1_all_zeros_253 = icmp_eq  i13 %tmp_127, i13 0"   --->   Operation 1154 'icmp' 'Range1_all_zeros_253' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer13_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer11_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.12ns)   --->   "%xor_ln896 = xor i1 %p_Result_2040, i1 1"   --->   Operation 1283 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.12ns)   --->   "%carry_383 = and i1 %p_Result_2039, i1 %xor_ln896"   --->   Operation 1284 'and' 'carry_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_383, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 1285 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 19"   --->   Operation 1286 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln890 = xor i1 %tmp, i1 1"   --->   Operation 1287 'xor' 'xor_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%and_ln890 = and i1 %Range2_all_ones, i1 %xor_ln890"   --->   Operation 1288 'and' 'and_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%deleted_ones = select i1 %carry_383, i1 %and_ln890, i1 %Range1_all_ones"   --->   Operation 1289 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%and_ln891 = and i1 %carry_383, i1 %Range1_all_ones"   --->   Operation 1290 'and' 'and_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %deleted_zeros, i1 1"   --->   Operation 1291 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_2040, i1 %xor_ln895"   --->   Operation 1292 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895_191 = xor i1 %p_Result_2037, i1 1"   --->   Operation 1293 'xor' 'xor_ln895_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %xor_ln895_191"   --->   Operation 1294 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln896_383 = xor i1 %deleted_ones, i1 1"   --->   Operation 1295 'xor' 'xor_ln896_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_383"   --->   Operation 1296 'or' 'or_ln896' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%xor_ln896_510 = xor i1 %and_ln891, i1 %or_ln896"   --->   Operation 1297 'xor' 'xor_ln896_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%underflow = and i1 %xor_ln896_510, i1 %p_Result_2037"   --->   Operation 1298 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%select_ln346_318 = select i1 %overflow, i16 32767, i16 32768"   --->   Operation 1299 'select' 'select_ln346_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346 = or i1 %overflow, i1 %underflow"   --->   Operation 1300 'or' 'or_ln346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V = select i1 %or_ln346, i16 %select_ln346_318, i16 %out_data_V_1147"   --->   Operation 1301 'select' 'out_data_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_0, i16 %out_data_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1302 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1303 [1/1] (0.12ns)   --->   "%xor_ln896_384 = xor i1 %p_Result_2044, i1 1"   --->   Operation 1303 'xor' 'xor_ln896_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.12ns)   --->   "%carry_385 = and i1 %p_Result_2043, i1 %xor_ln896_384"   --->   Operation 1304 'and' 'carry_385' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node overflow_191)   --->   "%deleted_zeros_191 = select i1 %carry_385, i1 %Range1_all_ones_191, i1 %Range1_all_zeros_191"   --->   Operation 1305 'select' 'deleted_zeros_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_191)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_577, i32 19"   --->   Operation 1306 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_191)   --->   "%xor_ln890_1 = xor i1 %tmp_392, i1 1"   --->   Operation 1307 'xor' 'xor_ln890_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_191)   --->   "%and_ln890_1 = and i1 %Range2_all_ones_1, i1 %xor_ln890_1"   --->   Operation 1308 'and' 'and_ln890_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_191)   --->   "%deleted_ones_191 = select i1 %carry_385, i1 %and_ln890_1, i1 %Range1_all_ones_191"   --->   Operation 1309 'select' 'deleted_ones_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_191)   --->   "%and_ln891_1 = and i1 %carry_385, i1 %Range1_all_ones_191"   --->   Operation 1310 'and' 'and_ln891_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node overflow_191)   --->   "%xor_ln895_192 = xor i1 %deleted_zeros_191, i1 1"   --->   Operation 1311 'xor' 'xor_ln895_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node overflow_191)   --->   "%or_ln895_191 = or i1 %p_Result_2044, i1 %xor_ln895_192"   --->   Operation 1312 'or' 'or_ln895_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node overflow_191)   --->   "%xor_ln895_193 = xor i1 %p_Result_2041, i1 1"   --->   Operation 1313 'xor' 'xor_ln895_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_191 = and i1 %or_ln895_191, i1 %xor_ln895_193"   --->   Operation 1314 'and' 'overflow_191' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_191)   --->   "%xor_ln896_385 = xor i1 %deleted_ones_191, i1 1"   --->   Operation 1315 'xor' 'xor_ln896_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_191 = or i1 %xor_ln896_384, i1 %xor_ln896_385"   --->   Operation 1316 'or' 'or_ln896_191' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_191)   --->   "%xor_ln896_511 = xor i1 %and_ln891_1, i1 %or_ln896_191"   --->   Operation 1317 'xor' 'xor_ln896_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_191)   --->   "%underflow_191 = and i1 %xor_ln896_511, i1 %p_Result_2041"   --->   Operation 1318 'and' 'underflow_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_959)   --->   "%select_ln346 = select i1 %overflow_191, i16 32767, i16 32768"   --->   Operation 1319 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_191 = or i1 %overflow_191, i1 %underflow_191"   --->   Operation 1320 'or' 'or_ln346_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_959 = select i1 %or_ln346_191, i16 %select_ln346, i16 %out_data_V_1149"   --->   Operation 1321 'select' 'out_data_V_959' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_1, i16 %out_data_V_959" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1322 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1323 [1/1] (0.12ns)   --->   "%xor_ln896_386 = xor i1 %p_Result_2048, i1 1"   --->   Operation 1323 'xor' 'xor_ln896_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.12ns)   --->   "%carry_387 = and i1 %p_Result_2047, i1 %xor_ln896_386"   --->   Operation 1324 'and' 'carry_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%deleted_zeros_192 = select i1 %carry_387, i1 %Range1_all_ones_192, i1 %Range1_all_zeros_192"   --->   Operation 1325 'select' 'deleted_zeros_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_192)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_580, i32 19"   --->   Operation 1326 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_192)   --->   "%xor_ln890_2 = xor i1 %tmp_398, i1 1"   --->   Operation 1327 'xor' 'xor_ln890_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_192)   --->   "%and_ln890_2 = and i1 %Range2_all_ones_2, i1 %xor_ln890_2"   --->   Operation 1328 'and' 'and_ln890_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_192)   --->   "%deleted_ones_192 = select i1 %carry_387, i1 %and_ln890_2, i1 %Range1_all_ones_192"   --->   Operation 1329 'select' 'deleted_ones_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_192)   --->   "%and_ln891_2 = and i1 %carry_387, i1 %Range1_all_ones_192"   --->   Operation 1330 'and' 'and_ln891_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%xor_ln895_194 = xor i1 %deleted_zeros_192, i1 1"   --->   Operation 1331 'xor' 'xor_ln895_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%or_ln895_192 = or i1 %p_Result_2048, i1 %xor_ln895_194"   --->   Operation 1332 'or' 'or_ln895_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node overflow_192)   --->   "%xor_ln895_195 = xor i1 %p_Result_2045, i1 1"   --->   Operation 1333 'xor' 'xor_ln895_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_192 = and i1 %or_ln895_192, i1 %xor_ln895_195"   --->   Operation 1334 'and' 'overflow_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_192)   --->   "%xor_ln896_387 = xor i1 %deleted_ones_192, i1 1"   --->   Operation 1335 'xor' 'xor_ln896_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_192 = or i1 %xor_ln896_386, i1 %xor_ln896_387"   --->   Operation 1336 'or' 'or_ln896_192' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_192)   --->   "%xor_ln896_512 = xor i1 %and_ln891_2, i1 %or_ln896_192"   --->   Operation 1337 'xor' 'xor_ln896_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_192)   --->   "%underflow_192 = and i1 %xor_ln896_512, i1 %p_Result_2045"   --->   Operation 1338 'and' 'underflow_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_962)   --->   "%select_ln346_319 = select i1 %overflow_192, i16 32767, i16 32768"   --->   Operation 1339 'select' 'select_ln346_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_192 = or i1 %overflow_192, i1 %underflow_192"   --->   Operation 1340 'or' 'or_ln346_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_962 = select i1 %or_ln346_192, i16 %select_ln346_319, i16 %out_data_V_1151"   --->   Operation 1341 'select' 'out_data_V_962' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_2, i16 %out_data_V_962" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1342 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1343 [1/1] (0.12ns)   --->   "%xor_ln896_388 = xor i1 %p_Result_2052, i1 1"   --->   Operation 1343 'xor' 'xor_ln896_388' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.12ns)   --->   "%carry_389 = and i1 %p_Result_2051, i1 %xor_ln896_388"   --->   Operation 1344 'and' 'carry_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%deleted_zeros_193 = select i1 %carry_389, i1 %Range1_all_ones_193, i1 %Range1_all_zeros_193"   --->   Operation 1345 'select' 'deleted_zeros_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_193)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_583, i32 19"   --->   Operation 1346 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_193)   --->   "%xor_ln890_3 = xor i1 %tmp_404, i1 1"   --->   Operation 1347 'xor' 'xor_ln890_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_193)   --->   "%and_ln890_3 = and i1 %Range2_all_ones_3, i1 %xor_ln890_3"   --->   Operation 1348 'and' 'and_ln890_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_193)   --->   "%deleted_ones_193 = select i1 %carry_389, i1 %and_ln890_3, i1 %Range1_all_ones_193"   --->   Operation 1349 'select' 'deleted_ones_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_193)   --->   "%and_ln891_3 = and i1 %carry_389, i1 %Range1_all_ones_193"   --->   Operation 1350 'and' 'and_ln891_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%xor_ln895_196 = xor i1 %deleted_zeros_193, i1 1"   --->   Operation 1351 'xor' 'xor_ln895_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%or_ln895_193 = or i1 %p_Result_2052, i1 %xor_ln895_196"   --->   Operation 1352 'or' 'or_ln895_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node overflow_193)   --->   "%xor_ln895_197 = xor i1 %p_Result_2049, i1 1"   --->   Operation 1353 'xor' 'xor_ln895_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_193 = and i1 %or_ln895_193, i1 %xor_ln895_197"   --->   Operation 1354 'and' 'overflow_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_193)   --->   "%xor_ln896_389 = xor i1 %deleted_ones_193, i1 1"   --->   Operation 1355 'xor' 'xor_ln896_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_193 = or i1 %xor_ln896_388, i1 %xor_ln896_389"   --->   Operation 1356 'or' 'or_ln896_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_193)   --->   "%xor_ln896_513 = xor i1 %and_ln891_3, i1 %or_ln896_193"   --->   Operation 1357 'xor' 'xor_ln896_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_193)   --->   "%underflow_193 = and i1 %xor_ln896_513, i1 %p_Result_2049"   --->   Operation 1358 'and' 'underflow_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_965)   --->   "%select_ln346_320 = select i1 %overflow_193, i16 32767, i16 32768"   --->   Operation 1359 'select' 'select_ln346_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1360 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_193 = or i1 %overflow_193, i1 %underflow_193"   --->   Operation 1360 'or' 'or_ln346_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_965 = select i1 %or_ln346_193, i16 %select_ln346_320, i16 %out_data_V_1153"   --->   Operation 1361 'select' 'out_data_V_965' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_3, i16 %out_data_V_965" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1362 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1363 [1/1] (0.12ns)   --->   "%xor_ln896_390 = xor i1 %p_Result_2056, i1 1"   --->   Operation 1363 'xor' 'xor_ln896_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.12ns)   --->   "%carry_391 = and i1 %p_Result_2055, i1 %xor_ln896_390"   --->   Operation 1364 'and' 'carry_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node overflow_194)   --->   "%deleted_zeros_194 = select i1 %carry_391, i1 %Range1_all_ones_194, i1 %Range1_all_zeros_194"   --->   Operation 1365 'select' 'deleted_zeros_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_194)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_586, i32 19"   --->   Operation 1366 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_194)   --->   "%xor_ln890_4 = xor i1 %tmp_410, i1 1"   --->   Operation 1367 'xor' 'xor_ln890_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_194)   --->   "%and_ln890_4 = and i1 %Range2_all_ones_4, i1 %xor_ln890_4"   --->   Operation 1368 'and' 'and_ln890_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_194)   --->   "%deleted_ones_194 = select i1 %carry_391, i1 %and_ln890_4, i1 %Range1_all_ones_194"   --->   Operation 1369 'select' 'deleted_ones_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_194)   --->   "%and_ln891_4 = and i1 %carry_391, i1 %Range1_all_ones_194"   --->   Operation 1370 'and' 'and_ln891_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node overflow_194)   --->   "%xor_ln895_198 = xor i1 %deleted_zeros_194, i1 1"   --->   Operation 1371 'xor' 'xor_ln895_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node overflow_194)   --->   "%or_ln895_194 = or i1 %p_Result_2056, i1 %xor_ln895_198"   --->   Operation 1372 'or' 'or_ln895_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node overflow_194)   --->   "%xor_ln895_199 = xor i1 %p_Result_2053, i1 1"   --->   Operation 1373 'xor' 'xor_ln895_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_194 = and i1 %or_ln895_194, i1 %xor_ln895_199"   --->   Operation 1374 'and' 'overflow_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_194)   --->   "%xor_ln896_391 = xor i1 %deleted_ones_194, i1 1"   --->   Operation 1375 'xor' 'xor_ln896_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_194 = or i1 %xor_ln896_390, i1 %xor_ln896_391"   --->   Operation 1376 'or' 'or_ln896_194' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_194)   --->   "%xor_ln896_514 = xor i1 %and_ln891_4, i1 %or_ln896_194"   --->   Operation 1377 'xor' 'xor_ln896_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_194)   --->   "%underflow_194 = and i1 %xor_ln896_514, i1 %p_Result_2053"   --->   Operation 1378 'and' 'underflow_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_968)   --->   "%select_ln346_321 = select i1 %overflow_194, i16 32767, i16 32768"   --->   Operation 1379 'select' 'select_ln346_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_194 = or i1 %overflow_194, i1 %underflow_194"   --->   Operation 1380 'or' 'or_ln346_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_968 = select i1 %or_ln346_194, i16 %select_ln346_321, i16 %out_data_V_1155"   --->   Operation 1381 'select' 'out_data_V_968' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_4, i16 %out_data_V_968" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1382 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1383 [1/1] (0.12ns)   --->   "%xor_ln896_392 = xor i1 %p_Result_2060, i1 1"   --->   Operation 1383 'xor' 'xor_ln896_392' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.12ns)   --->   "%carry_393 = and i1 %p_Result_2059, i1 %xor_ln896_392"   --->   Operation 1384 'and' 'carry_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%deleted_zeros_195 = select i1 %carry_393, i1 %Range1_all_ones_195, i1 %Range1_all_zeros_195"   --->   Operation 1385 'select' 'deleted_zeros_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_195)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_589, i32 19"   --->   Operation 1386 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_195)   --->   "%xor_ln890_5 = xor i1 %tmp_416, i1 1"   --->   Operation 1387 'xor' 'xor_ln890_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_195)   --->   "%and_ln890_5 = and i1 %Range2_all_ones_5, i1 %xor_ln890_5"   --->   Operation 1388 'and' 'and_ln890_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_195)   --->   "%deleted_ones_195 = select i1 %carry_393, i1 %and_ln890_5, i1 %Range1_all_ones_195"   --->   Operation 1389 'select' 'deleted_ones_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_195)   --->   "%and_ln891_5 = and i1 %carry_393, i1 %Range1_all_ones_195"   --->   Operation 1390 'and' 'and_ln891_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%xor_ln895_200 = xor i1 %deleted_zeros_195, i1 1"   --->   Operation 1391 'xor' 'xor_ln895_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%or_ln895_195 = or i1 %p_Result_2060, i1 %xor_ln895_200"   --->   Operation 1392 'or' 'or_ln895_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node overflow_195)   --->   "%xor_ln895_201 = xor i1 %p_Result_2057, i1 1"   --->   Operation 1393 'xor' 'xor_ln895_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1394 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_195 = and i1 %or_ln895_195, i1 %xor_ln895_201"   --->   Operation 1394 'and' 'overflow_195' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_195)   --->   "%xor_ln896_393 = xor i1 %deleted_ones_195, i1 1"   --->   Operation 1395 'xor' 'xor_ln896_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_195 = or i1 %xor_ln896_392, i1 %xor_ln896_393"   --->   Operation 1396 'or' 'or_ln896_195' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_195)   --->   "%xor_ln896_515 = xor i1 %and_ln891_5, i1 %or_ln896_195"   --->   Operation 1397 'xor' 'xor_ln896_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_195)   --->   "%underflow_195 = and i1 %xor_ln896_515, i1 %p_Result_2057"   --->   Operation 1398 'and' 'underflow_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_971)   --->   "%select_ln346_322 = select i1 %overflow_195, i16 32767, i16 32768"   --->   Operation 1399 'select' 'select_ln346_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_195 = or i1 %overflow_195, i1 %underflow_195"   --->   Operation 1400 'or' 'or_ln346_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1401 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_971 = select i1 %or_ln346_195, i16 %select_ln346_322, i16 %out_data_V_1157"   --->   Operation 1401 'select' 'out_data_V_971' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_5, i16 %out_data_V_971" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1402 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1403 [1/1] (0.12ns)   --->   "%xor_ln896_394 = xor i1 %p_Result_2064, i1 1"   --->   Operation 1403 'xor' 'xor_ln896_394' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (0.12ns)   --->   "%carry_395 = and i1 %p_Result_2063, i1 %xor_ln896_394"   --->   Operation 1404 'and' 'carry_395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node overflow_196)   --->   "%deleted_zeros_196 = select i1 %carry_395, i1 %Range1_all_ones_196, i1 %Range1_all_zeros_196"   --->   Operation 1405 'select' 'deleted_zeros_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_196)   --->   "%tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_592, i32 19"   --->   Operation 1406 'bitselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_196)   --->   "%xor_ln890_6 = xor i1 %tmp_422, i1 1"   --->   Operation 1407 'xor' 'xor_ln890_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_196)   --->   "%and_ln890_6 = and i1 %Range2_all_ones_6, i1 %xor_ln890_6"   --->   Operation 1408 'and' 'and_ln890_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_196)   --->   "%deleted_ones_196 = select i1 %carry_395, i1 %and_ln890_6, i1 %Range1_all_ones_196"   --->   Operation 1409 'select' 'deleted_ones_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_196)   --->   "%and_ln891_6 = and i1 %carry_395, i1 %Range1_all_ones_196"   --->   Operation 1410 'and' 'and_ln891_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node overflow_196)   --->   "%xor_ln895_202 = xor i1 %deleted_zeros_196, i1 1"   --->   Operation 1411 'xor' 'xor_ln895_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node overflow_196)   --->   "%or_ln895_196 = or i1 %p_Result_2064, i1 %xor_ln895_202"   --->   Operation 1412 'or' 'or_ln895_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node overflow_196)   --->   "%xor_ln895_203 = xor i1 %p_Result_2061, i1 1"   --->   Operation 1413 'xor' 'xor_ln895_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_196 = and i1 %or_ln895_196, i1 %xor_ln895_203"   --->   Operation 1414 'and' 'overflow_196' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_196)   --->   "%xor_ln896_395 = xor i1 %deleted_ones_196, i1 1"   --->   Operation 1415 'xor' 'xor_ln896_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_196 = or i1 %xor_ln896_394, i1 %xor_ln896_395"   --->   Operation 1416 'or' 'or_ln896_196' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_196)   --->   "%xor_ln896_516 = xor i1 %and_ln891_6, i1 %or_ln896_196"   --->   Operation 1417 'xor' 'xor_ln896_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_196)   --->   "%underflow_196 = and i1 %xor_ln896_516, i1 %p_Result_2061"   --->   Operation 1418 'and' 'underflow_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_974)   --->   "%select_ln346_323 = select i1 %overflow_196, i16 32767, i16 32768"   --->   Operation 1419 'select' 'select_ln346_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_196 = or i1 %overflow_196, i1 %underflow_196"   --->   Operation 1420 'or' 'or_ln346_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_974 = select i1 %or_ln346_196, i16 %select_ln346_323, i16 %out_data_V_1159"   --->   Operation 1421 'select' 'out_data_V_974' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_6, i16 %out_data_V_974" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1422 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1423 [1/1] (0.12ns)   --->   "%xor_ln896_396 = xor i1 %p_Result_2068, i1 1"   --->   Operation 1423 'xor' 'xor_ln896_396' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.12ns)   --->   "%carry_397 = and i1 %p_Result_2067, i1 %xor_ln896_396"   --->   Operation 1424 'and' 'carry_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%deleted_zeros_197 = select i1 %carry_397, i1 %Range1_all_ones_197, i1 %Range1_all_zeros_197"   --->   Operation 1425 'select' 'deleted_zeros_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_197)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_595, i32 19"   --->   Operation 1426 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_197)   --->   "%xor_ln890_7 = xor i1 %tmp_428, i1 1"   --->   Operation 1427 'xor' 'xor_ln890_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_197)   --->   "%and_ln890_7 = and i1 %Range2_all_ones_7, i1 %xor_ln890_7"   --->   Operation 1428 'and' 'and_ln890_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_197)   --->   "%deleted_ones_197 = select i1 %carry_397, i1 %and_ln890_7, i1 %Range1_all_ones_197"   --->   Operation 1429 'select' 'deleted_ones_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_197)   --->   "%and_ln891_7 = and i1 %carry_397, i1 %Range1_all_ones_197"   --->   Operation 1430 'and' 'and_ln891_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%xor_ln895_204 = xor i1 %deleted_zeros_197, i1 1"   --->   Operation 1431 'xor' 'xor_ln895_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%or_ln895_197 = or i1 %p_Result_2068, i1 %xor_ln895_204"   --->   Operation 1432 'or' 'or_ln895_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node overflow_197)   --->   "%xor_ln895_205 = xor i1 %p_Result_2065, i1 1"   --->   Operation 1433 'xor' 'xor_ln895_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1434 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_197 = and i1 %or_ln895_197, i1 %xor_ln895_205"   --->   Operation 1434 'and' 'overflow_197' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_197)   --->   "%xor_ln896_397 = xor i1 %deleted_ones_197, i1 1"   --->   Operation 1435 'xor' 'xor_ln896_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_197 = or i1 %xor_ln896_396, i1 %xor_ln896_397"   --->   Operation 1436 'or' 'or_ln896_197' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_197)   --->   "%xor_ln896_517 = xor i1 %and_ln891_7, i1 %or_ln896_197"   --->   Operation 1437 'xor' 'xor_ln896_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_197)   --->   "%underflow_197 = and i1 %xor_ln896_517, i1 %p_Result_2065"   --->   Operation 1438 'and' 'underflow_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_977)   --->   "%select_ln346_324 = select i1 %overflow_197, i16 32767, i16 32768"   --->   Operation 1439 'select' 'select_ln346_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_197 = or i1 %overflow_197, i1 %underflow_197"   --->   Operation 1440 'or' 'or_ln346_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1441 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_977 = select i1 %or_ln346_197, i16 %select_ln346_324, i16 %out_data_V_1161"   --->   Operation 1441 'select' 'out_data_V_977' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_7, i16 %out_data_V_977" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1442 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1443 [1/1] (0.12ns)   --->   "%xor_ln896_398 = xor i1 %p_Result_2072, i1 1"   --->   Operation 1443 'xor' 'xor_ln896_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.12ns)   --->   "%carry_399 = and i1 %p_Result_2071, i1 %xor_ln896_398"   --->   Operation 1444 'and' 'carry_399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node overflow_198)   --->   "%deleted_zeros_198 = select i1 %carry_399, i1 %Range1_all_ones_198, i1 %Range1_all_zeros_198"   --->   Operation 1445 'select' 'deleted_zeros_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_198)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_598, i32 19"   --->   Operation 1446 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_198)   --->   "%xor_ln890_8 = xor i1 %tmp_434, i1 1"   --->   Operation 1447 'xor' 'xor_ln890_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_198)   --->   "%and_ln890_8 = and i1 %Range2_all_ones_8, i1 %xor_ln890_8"   --->   Operation 1448 'and' 'and_ln890_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_198)   --->   "%deleted_ones_198 = select i1 %carry_399, i1 %and_ln890_8, i1 %Range1_all_ones_198"   --->   Operation 1449 'select' 'deleted_ones_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_198)   --->   "%and_ln891_8 = and i1 %carry_399, i1 %Range1_all_ones_198"   --->   Operation 1450 'and' 'and_ln891_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node overflow_198)   --->   "%xor_ln895_206 = xor i1 %deleted_zeros_198, i1 1"   --->   Operation 1451 'xor' 'xor_ln895_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node overflow_198)   --->   "%or_ln895_198 = or i1 %p_Result_2072, i1 %xor_ln895_206"   --->   Operation 1452 'or' 'or_ln895_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node overflow_198)   --->   "%xor_ln895_207 = xor i1 %p_Result_2069, i1 1"   --->   Operation 1453 'xor' 'xor_ln895_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_198 = and i1 %or_ln895_198, i1 %xor_ln895_207"   --->   Operation 1454 'and' 'overflow_198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_198)   --->   "%xor_ln896_399 = xor i1 %deleted_ones_198, i1 1"   --->   Operation 1455 'xor' 'xor_ln896_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_198 = or i1 %xor_ln896_398, i1 %xor_ln896_399"   --->   Operation 1456 'or' 'or_ln896_198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_198)   --->   "%xor_ln896_518 = xor i1 %and_ln891_8, i1 %or_ln896_198"   --->   Operation 1457 'xor' 'xor_ln896_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_198)   --->   "%underflow_198 = and i1 %xor_ln896_518, i1 %p_Result_2069"   --->   Operation 1458 'and' 'underflow_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_980)   --->   "%select_ln346_325 = select i1 %overflow_198, i16 32767, i16 32768"   --->   Operation 1459 'select' 'select_ln346_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_198 = or i1 %overflow_198, i1 %underflow_198"   --->   Operation 1460 'or' 'or_ln346_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_980 = select i1 %or_ln346_198, i16 %select_ln346_325, i16 %out_data_V_1163"   --->   Operation 1461 'select' 'out_data_V_980' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_8, i16 %out_data_V_980" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1462 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1463 [1/1] (0.12ns)   --->   "%xor_ln896_400 = xor i1 %p_Result_2076, i1 1"   --->   Operation 1463 'xor' 'xor_ln896_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.12ns)   --->   "%carry_401 = and i1 %p_Result_2075, i1 %xor_ln896_400"   --->   Operation 1464 'and' 'carry_401' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node overflow_199)   --->   "%deleted_zeros_199 = select i1 %carry_401, i1 %Range1_all_ones_199, i1 %Range1_all_zeros_199"   --->   Operation 1465 'select' 'deleted_zeros_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_199)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_601, i32 19"   --->   Operation 1466 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_199)   --->   "%xor_ln890_9 = xor i1 %tmp_440, i1 1"   --->   Operation 1467 'xor' 'xor_ln890_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_199)   --->   "%and_ln890_9 = and i1 %Range2_all_ones_9, i1 %xor_ln890_9"   --->   Operation 1468 'and' 'and_ln890_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_199)   --->   "%deleted_ones_199 = select i1 %carry_401, i1 %and_ln890_9, i1 %Range1_all_ones_199"   --->   Operation 1469 'select' 'deleted_ones_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_199)   --->   "%and_ln891_9 = and i1 %carry_401, i1 %Range1_all_ones_199"   --->   Operation 1470 'and' 'and_ln891_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node overflow_199)   --->   "%xor_ln895_208 = xor i1 %deleted_zeros_199, i1 1"   --->   Operation 1471 'xor' 'xor_ln895_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node overflow_199)   --->   "%or_ln895_199 = or i1 %p_Result_2076, i1 %xor_ln895_208"   --->   Operation 1472 'or' 'or_ln895_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node overflow_199)   --->   "%xor_ln895_209 = xor i1 %p_Result_2073, i1 1"   --->   Operation 1473 'xor' 'xor_ln895_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_199 = and i1 %or_ln895_199, i1 %xor_ln895_209"   --->   Operation 1474 'and' 'overflow_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_199)   --->   "%xor_ln896_401 = xor i1 %deleted_ones_199, i1 1"   --->   Operation 1475 'xor' 'xor_ln896_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_199 = or i1 %xor_ln896_400, i1 %xor_ln896_401"   --->   Operation 1476 'or' 'or_ln896_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_199)   --->   "%xor_ln896_519 = xor i1 %and_ln891_9, i1 %or_ln896_199"   --->   Operation 1477 'xor' 'xor_ln896_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_199)   --->   "%underflow_199 = and i1 %xor_ln896_519, i1 %p_Result_2073"   --->   Operation 1478 'and' 'underflow_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_983)   --->   "%select_ln346_326 = select i1 %overflow_199, i16 32767, i16 32768"   --->   Operation 1479 'select' 'select_ln346_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_199 = or i1 %overflow_199, i1 %underflow_199"   --->   Operation 1480 'or' 'or_ln346_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_983 = select i1 %or_ln346_199, i16 %select_ln346_326, i16 %out_data_V_1165"   --->   Operation 1481 'select' 'out_data_V_983' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_9, i16 %out_data_V_983" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1482 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1483 [1/1] (0.12ns)   --->   "%xor_ln896_402 = xor i1 %p_Result_2080, i1 1"   --->   Operation 1483 'xor' 'xor_ln896_402' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.12ns)   --->   "%carry_403 = and i1 %p_Result_2079, i1 %xor_ln896_402"   --->   Operation 1484 'and' 'carry_403' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%deleted_zeros_200 = select i1 %carry_403, i1 %Range1_all_ones_200, i1 %Range1_all_zeros_200"   --->   Operation 1485 'select' 'deleted_zeros_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_200)   --->   "%tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_604, i32 19"   --->   Operation 1486 'bitselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_200)   --->   "%xor_ln890_10 = xor i1 %tmp_446, i1 1"   --->   Operation 1487 'xor' 'xor_ln890_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_200)   --->   "%and_ln890_10 = and i1 %Range2_all_ones_10, i1 %xor_ln890_10"   --->   Operation 1488 'and' 'and_ln890_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_200)   --->   "%deleted_ones_200 = select i1 %carry_403, i1 %and_ln890_10, i1 %Range1_all_ones_200"   --->   Operation 1489 'select' 'deleted_ones_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_200)   --->   "%and_ln891_10 = and i1 %carry_403, i1 %Range1_all_ones_200"   --->   Operation 1490 'and' 'and_ln891_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%xor_ln895_210 = xor i1 %deleted_zeros_200, i1 1"   --->   Operation 1491 'xor' 'xor_ln895_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%or_ln895_200 = or i1 %p_Result_2080, i1 %xor_ln895_210"   --->   Operation 1492 'or' 'or_ln895_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node overflow_200)   --->   "%xor_ln895_211 = xor i1 %p_Result_2077, i1 1"   --->   Operation 1493 'xor' 'xor_ln895_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_200 = and i1 %or_ln895_200, i1 %xor_ln895_211"   --->   Operation 1494 'and' 'overflow_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_200)   --->   "%xor_ln896_403 = xor i1 %deleted_ones_200, i1 1"   --->   Operation 1495 'xor' 'xor_ln896_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_200 = or i1 %xor_ln896_402, i1 %xor_ln896_403"   --->   Operation 1496 'or' 'or_ln896_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_200)   --->   "%xor_ln896_520 = xor i1 %and_ln891_10, i1 %or_ln896_200"   --->   Operation 1497 'xor' 'xor_ln896_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_200)   --->   "%underflow_200 = and i1 %xor_ln896_520, i1 %p_Result_2077"   --->   Operation 1498 'and' 'underflow_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_986)   --->   "%select_ln346_327 = select i1 %overflow_200, i16 32767, i16 32768"   --->   Operation 1499 'select' 'select_ln346_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_200 = or i1 %overflow_200, i1 %underflow_200"   --->   Operation 1500 'or' 'or_ln346_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_986 = select i1 %or_ln346_200, i16 %select_ln346_327, i16 %out_data_V_1167"   --->   Operation 1501 'select' 'out_data_V_986' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_10, i16 %out_data_V_986" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1502 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1503 [1/1] (0.12ns)   --->   "%xor_ln896_404 = xor i1 %p_Result_2084, i1 1"   --->   Operation 1503 'xor' 'xor_ln896_404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1504 [1/1] (0.12ns)   --->   "%carry_405 = and i1 %p_Result_2083, i1 %xor_ln896_404"   --->   Operation 1504 'and' 'carry_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%deleted_zeros_201 = select i1 %carry_405, i1 %Range1_all_ones_201, i1 %Range1_all_zeros_201"   --->   Operation 1505 'select' 'deleted_zeros_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_201)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_607, i32 19"   --->   Operation 1506 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_201)   --->   "%xor_ln890_11 = xor i1 %tmp_452, i1 1"   --->   Operation 1507 'xor' 'xor_ln890_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_201)   --->   "%and_ln890_11 = and i1 %Range2_all_ones_11, i1 %xor_ln890_11"   --->   Operation 1508 'and' 'and_ln890_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_201)   --->   "%deleted_ones_201 = select i1 %carry_405, i1 %and_ln890_11, i1 %Range1_all_ones_201"   --->   Operation 1509 'select' 'deleted_ones_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_201)   --->   "%and_ln891_11 = and i1 %carry_405, i1 %Range1_all_ones_201"   --->   Operation 1510 'and' 'and_ln891_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%xor_ln895_212 = xor i1 %deleted_zeros_201, i1 1"   --->   Operation 1511 'xor' 'xor_ln895_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%or_ln895_201 = or i1 %p_Result_2084, i1 %xor_ln895_212"   --->   Operation 1512 'or' 'or_ln895_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node overflow_201)   --->   "%xor_ln895_213 = xor i1 %p_Result_2081, i1 1"   --->   Operation 1513 'xor' 'xor_ln895_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_201 = and i1 %or_ln895_201, i1 %xor_ln895_213"   --->   Operation 1514 'and' 'overflow_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_201)   --->   "%xor_ln896_405 = xor i1 %deleted_ones_201, i1 1"   --->   Operation 1515 'xor' 'xor_ln896_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1516 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_201 = or i1 %xor_ln896_404, i1 %xor_ln896_405"   --->   Operation 1516 'or' 'or_ln896_201' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_201)   --->   "%xor_ln896_521 = xor i1 %and_ln891_11, i1 %or_ln896_201"   --->   Operation 1517 'xor' 'xor_ln896_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_201)   --->   "%underflow_201 = and i1 %xor_ln896_521, i1 %p_Result_2081"   --->   Operation 1518 'and' 'underflow_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_989)   --->   "%select_ln346_328 = select i1 %overflow_201, i16 32767, i16 32768"   --->   Operation 1519 'select' 'select_ln346_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_201 = or i1 %overflow_201, i1 %underflow_201"   --->   Operation 1520 'or' 'or_ln346_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_989 = select i1 %or_ln346_201, i16 %select_ln346_328, i16 %out_data_V_1169"   --->   Operation 1521 'select' 'out_data_V_989' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_11, i16 %out_data_V_989" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1522 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1523 [1/1] (0.12ns)   --->   "%xor_ln896_406 = xor i1 %p_Result_2088, i1 1"   --->   Operation 1523 'xor' 'xor_ln896_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.12ns)   --->   "%carry_407 = and i1 %p_Result_2087, i1 %xor_ln896_406"   --->   Operation 1524 'and' 'carry_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node overflow_202)   --->   "%deleted_zeros_202 = select i1 %carry_407, i1 %Range1_all_ones_202, i1 %Range1_all_zeros_202"   --->   Operation 1525 'select' 'deleted_zeros_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_202)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_610, i32 19"   --->   Operation 1526 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_202)   --->   "%xor_ln890_12 = xor i1 %tmp_458, i1 1"   --->   Operation 1527 'xor' 'xor_ln890_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_202)   --->   "%and_ln890_12 = and i1 %Range2_all_ones_12, i1 %xor_ln890_12"   --->   Operation 1528 'and' 'and_ln890_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_202)   --->   "%deleted_ones_202 = select i1 %carry_407, i1 %and_ln890_12, i1 %Range1_all_ones_202"   --->   Operation 1529 'select' 'deleted_ones_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_202)   --->   "%and_ln891_12 = and i1 %carry_407, i1 %Range1_all_ones_202"   --->   Operation 1530 'and' 'and_ln891_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node overflow_202)   --->   "%xor_ln895_214 = xor i1 %deleted_zeros_202, i1 1"   --->   Operation 1531 'xor' 'xor_ln895_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node overflow_202)   --->   "%or_ln895_202 = or i1 %p_Result_2088, i1 %xor_ln895_214"   --->   Operation 1532 'or' 'or_ln895_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node overflow_202)   --->   "%xor_ln895_215 = xor i1 %p_Result_2085, i1 1"   --->   Operation 1533 'xor' 'xor_ln895_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_202 = and i1 %or_ln895_202, i1 %xor_ln895_215"   --->   Operation 1534 'and' 'overflow_202' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_202)   --->   "%xor_ln896_407 = xor i1 %deleted_ones_202, i1 1"   --->   Operation 1535 'xor' 'xor_ln896_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1536 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_202 = or i1 %xor_ln896_406, i1 %xor_ln896_407"   --->   Operation 1536 'or' 'or_ln896_202' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_202)   --->   "%xor_ln896_522 = xor i1 %and_ln891_12, i1 %or_ln896_202"   --->   Operation 1537 'xor' 'xor_ln896_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_202)   --->   "%underflow_202 = and i1 %xor_ln896_522, i1 %p_Result_2085"   --->   Operation 1538 'and' 'underflow_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_992)   --->   "%select_ln346_329 = select i1 %overflow_202, i16 32767, i16 32768"   --->   Operation 1539 'select' 'select_ln346_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_202 = or i1 %overflow_202, i1 %underflow_202"   --->   Operation 1540 'or' 'or_ln346_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_992 = select i1 %or_ln346_202, i16 %select_ln346_329, i16 %out_data_V_1171"   --->   Operation 1541 'select' 'out_data_V_992' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_12, i16 %out_data_V_992" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1542 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1543 [1/1] (0.12ns)   --->   "%xor_ln896_408 = xor i1 %p_Result_2092, i1 1"   --->   Operation 1543 'xor' 'xor_ln896_408' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.12ns)   --->   "%carry_409 = and i1 %p_Result_2091, i1 %xor_ln896_408"   --->   Operation 1544 'and' 'carry_409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%deleted_zeros_203 = select i1 %carry_409, i1 %Range1_all_ones_203, i1 %Range1_all_zeros_203"   --->   Operation 1545 'select' 'deleted_zeros_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_203)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_613, i32 19"   --->   Operation 1546 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_203)   --->   "%xor_ln890_13 = xor i1 %tmp_464, i1 1"   --->   Operation 1547 'xor' 'xor_ln890_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_203)   --->   "%and_ln890_13 = and i1 %Range2_all_ones_13, i1 %xor_ln890_13"   --->   Operation 1548 'and' 'and_ln890_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_203)   --->   "%deleted_ones_203 = select i1 %carry_409, i1 %and_ln890_13, i1 %Range1_all_ones_203"   --->   Operation 1549 'select' 'deleted_ones_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_203)   --->   "%and_ln891_13 = and i1 %carry_409, i1 %Range1_all_ones_203"   --->   Operation 1550 'and' 'and_ln891_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%xor_ln895_216 = xor i1 %deleted_zeros_203, i1 1"   --->   Operation 1551 'xor' 'xor_ln895_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%or_ln895_203 = or i1 %p_Result_2092, i1 %xor_ln895_216"   --->   Operation 1552 'or' 'or_ln895_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node overflow_203)   --->   "%xor_ln895_217 = xor i1 %p_Result_2089, i1 1"   --->   Operation 1553 'xor' 'xor_ln895_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_203 = and i1 %or_ln895_203, i1 %xor_ln895_217"   --->   Operation 1554 'and' 'overflow_203' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_203)   --->   "%xor_ln896_409 = xor i1 %deleted_ones_203, i1 1"   --->   Operation 1555 'xor' 'xor_ln896_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_203 = or i1 %xor_ln896_408, i1 %xor_ln896_409"   --->   Operation 1556 'or' 'or_ln896_203' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_203)   --->   "%xor_ln896_523 = xor i1 %and_ln891_13, i1 %or_ln896_203"   --->   Operation 1557 'xor' 'xor_ln896_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_203)   --->   "%underflow_203 = and i1 %xor_ln896_523, i1 %p_Result_2089"   --->   Operation 1558 'and' 'underflow_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_995)   --->   "%select_ln346_330 = select i1 %overflow_203, i16 32767, i16 32768"   --->   Operation 1559 'select' 'select_ln346_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_203 = or i1 %overflow_203, i1 %underflow_203"   --->   Operation 1560 'or' 'or_ln346_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_995 = select i1 %or_ln346_203, i16 %select_ln346_330, i16 %out_data_V_1173"   --->   Operation 1561 'select' 'out_data_V_995' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_13, i16 %out_data_V_995" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1562 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1563 [1/1] (0.12ns)   --->   "%xor_ln896_410 = xor i1 %p_Result_2096, i1 1"   --->   Operation 1563 'xor' 'xor_ln896_410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.12ns)   --->   "%carry_411 = and i1 %p_Result_2095, i1 %xor_ln896_410"   --->   Operation 1564 'and' 'carry_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node overflow_204)   --->   "%deleted_zeros_204 = select i1 %carry_411, i1 %Range1_all_ones_204, i1 %Range1_all_zeros_204"   --->   Operation 1565 'select' 'deleted_zeros_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_204)   --->   "%tmp_470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_616, i32 19"   --->   Operation 1566 'bitselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_204)   --->   "%xor_ln890_14 = xor i1 %tmp_470, i1 1"   --->   Operation 1567 'xor' 'xor_ln890_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_204)   --->   "%and_ln890_14 = and i1 %Range2_all_ones_14, i1 %xor_ln890_14"   --->   Operation 1568 'and' 'and_ln890_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_204)   --->   "%deleted_ones_204 = select i1 %carry_411, i1 %and_ln890_14, i1 %Range1_all_ones_204"   --->   Operation 1569 'select' 'deleted_ones_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_204)   --->   "%and_ln891_14 = and i1 %carry_411, i1 %Range1_all_ones_204"   --->   Operation 1570 'and' 'and_ln891_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node overflow_204)   --->   "%xor_ln895_218 = xor i1 %deleted_zeros_204, i1 1"   --->   Operation 1571 'xor' 'xor_ln895_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node overflow_204)   --->   "%or_ln895_204 = or i1 %p_Result_2096, i1 %xor_ln895_218"   --->   Operation 1572 'or' 'or_ln895_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node overflow_204)   --->   "%xor_ln895_219 = xor i1 %p_Result_2093, i1 1"   --->   Operation 1573 'xor' 'xor_ln895_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_204 = and i1 %or_ln895_204, i1 %xor_ln895_219"   --->   Operation 1574 'and' 'overflow_204' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_204)   --->   "%xor_ln896_411 = xor i1 %deleted_ones_204, i1 1"   --->   Operation 1575 'xor' 'xor_ln896_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_204 = or i1 %xor_ln896_410, i1 %xor_ln896_411"   --->   Operation 1576 'or' 'or_ln896_204' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_204)   --->   "%xor_ln896_524 = xor i1 %and_ln891_14, i1 %or_ln896_204"   --->   Operation 1577 'xor' 'xor_ln896_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_204)   --->   "%underflow_204 = and i1 %xor_ln896_524, i1 %p_Result_2093"   --->   Operation 1578 'and' 'underflow_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_998)   --->   "%select_ln346_331 = select i1 %overflow_204, i16 32767, i16 32768"   --->   Operation 1579 'select' 'select_ln346_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1580 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_204 = or i1 %overflow_204, i1 %underflow_204"   --->   Operation 1580 'or' 'or_ln346_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_998 = select i1 %or_ln346_204, i16 %select_ln346_331, i16 %out_data_V_1175"   --->   Operation 1581 'select' 'out_data_V_998' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_14, i16 %out_data_V_998" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1582 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1583 [1/1] (0.12ns)   --->   "%xor_ln896_412 = xor i1 %p_Result_2100, i1 1"   --->   Operation 1583 'xor' 'xor_ln896_412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1584 [1/1] (0.12ns)   --->   "%carry_413 = and i1 %p_Result_2099, i1 %xor_ln896_412"   --->   Operation 1584 'and' 'carry_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%deleted_zeros_205 = select i1 %carry_413, i1 %Range1_all_ones_205, i1 %Range1_all_zeros_205"   --->   Operation 1585 'select' 'deleted_zeros_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_205)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_619, i32 19"   --->   Operation 1586 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_205)   --->   "%xor_ln890_15 = xor i1 %tmp_476, i1 1"   --->   Operation 1587 'xor' 'xor_ln890_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_205)   --->   "%and_ln890_15 = and i1 %Range2_all_ones_15, i1 %xor_ln890_15"   --->   Operation 1588 'and' 'and_ln890_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_205)   --->   "%deleted_ones_205 = select i1 %carry_413, i1 %and_ln890_15, i1 %Range1_all_ones_205"   --->   Operation 1589 'select' 'deleted_ones_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_205)   --->   "%and_ln891_15 = and i1 %carry_413, i1 %Range1_all_ones_205"   --->   Operation 1590 'and' 'and_ln891_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%xor_ln895_220 = xor i1 %deleted_zeros_205, i1 1"   --->   Operation 1591 'xor' 'xor_ln895_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%or_ln895_205 = or i1 %p_Result_2100, i1 %xor_ln895_220"   --->   Operation 1592 'or' 'or_ln895_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node overflow_205)   --->   "%xor_ln895_221 = xor i1 %p_Result_2097, i1 1"   --->   Operation 1593 'xor' 'xor_ln895_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_205 = and i1 %or_ln895_205, i1 %xor_ln895_221"   --->   Operation 1594 'and' 'overflow_205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_205)   --->   "%xor_ln896_413 = xor i1 %deleted_ones_205, i1 1"   --->   Operation 1595 'xor' 'xor_ln896_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1596 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_205 = or i1 %xor_ln896_412, i1 %xor_ln896_413"   --->   Operation 1596 'or' 'or_ln896_205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_205)   --->   "%xor_ln896_525 = xor i1 %and_ln891_15, i1 %or_ln896_205"   --->   Operation 1597 'xor' 'xor_ln896_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_205)   --->   "%underflow_205 = and i1 %xor_ln896_525, i1 %p_Result_2097"   --->   Operation 1598 'and' 'underflow_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1001)   --->   "%select_ln346_332 = select i1 %overflow_205, i16 32767, i16 32768"   --->   Operation 1599 'select' 'select_ln346_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1600 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_205 = or i1 %overflow_205, i1 %underflow_205"   --->   Operation 1600 'or' 'or_ln346_205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1601 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1001 = select i1 %or_ln346_205, i16 %select_ln346_332, i16 %out_data_V_1177"   --->   Operation 1601 'select' 'out_data_V_1001' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1602 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_15, i16 %out_data_V_1001" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1602 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1603 [1/1] (0.12ns)   --->   "%xor_ln896_414 = xor i1 %p_Result_2104, i1 1"   --->   Operation 1603 'xor' 'xor_ln896_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1604 [1/1] (0.12ns)   --->   "%carry_415 = and i1 %p_Result_2103, i1 %xor_ln896_414"   --->   Operation 1604 'and' 'carry_415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node overflow_206)   --->   "%deleted_zeros_206 = select i1 %carry_415, i1 %Range1_all_ones_206, i1 %Range1_all_zeros_206"   --->   Operation 1605 'select' 'deleted_zeros_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_206)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_622, i32 19"   --->   Operation 1606 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_206)   --->   "%xor_ln890_16 = xor i1 %tmp_482, i1 1"   --->   Operation 1607 'xor' 'xor_ln890_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_206)   --->   "%and_ln890_16 = and i1 %Range2_all_ones_16, i1 %xor_ln890_16"   --->   Operation 1608 'and' 'and_ln890_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_206)   --->   "%deleted_ones_206 = select i1 %carry_415, i1 %and_ln890_16, i1 %Range1_all_ones_206"   --->   Operation 1609 'select' 'deleted_ones_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_206)   --->   "%and_ln891_16 = and i1 %carry_415, i1 %Range1_all_ones_206"   --->   Operation 1610 'and' 'and_ln891_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node overflow_206)   --->   "%xor_ln895_222 = xor i1 %deleted_zeros_206, i1 1"   --->   Operation 1611 'xor' 'xor_ln895_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node overflow_206)   --->   "%or_ln895_206 = or i1 %p_Result_2104, i1 %xor_ln895_222"   --->   Operation 1612 'or' 'or_ln895_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node overflow_206)   --->   "%xor_ln895_223 = xor i1 %p_Result_2101, i1 1"   --->   Operation 1613 'xor' 'xor_ln895_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1614 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_206 = and i1 %or_ln895_206, i1 %xor_ln895_223"   --->   Operation 1614 'and' 'overflow_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_206)   --->   "%xor_ln896_415 = xor i1 %deleted_ones_206, i1 1"   --->   Operation 1615 'xor' 'xor_ln896_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1616 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_206 = or i1 %xor_ln896_414, i1 %xor_ln896_415"   --->   Operation 1616 'or' 'or_ln896_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_206)   --->   "%xor_ln896_526 = xor i1 %and_ln891_16, i1 %or_ln896_206"   --->   Operation 1617 'xor' 'xor_ln896_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_206)   --->   "%underflow_206 = and i1 %xor_ln896_526, i1 %p_Result_2101"   --->   Operation 1618 'and' 'underflow_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1004)   --->   "%select_ln346_333 = select i1 %overflow_206, i16 32767, i16 32768"   --->   Operation 1619 'select' 'select_ln346_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_206 = or i1 %overflow_206, i1 %underflow_206"   --->   Operation 1620 'or' 'or_ln346_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1621 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1004 = select i1 %or_ln346_206, i16 %select_ln346_333, i16 %out_data_V_1179"   --->   Operation 1621 'select' 'out_data_V_1004' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_16, i16 %out_data_V_1004" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1622 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1623 [1/1] (0.12ns)   --->   "%xor_ln896_416 = xor i1 %p_Result_2108, i1 1"   --->   Operation 1623 'xor' 'xor_ln896_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1624 [1/1] (0.12ns)   --->   "%carry_417 = and i1 %p_Result_2107, i1 %xor_ln896_416"   --->   Operation 1624 'and' 'carry_417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node overflow_207)   --->   "%deleted_zeros_207 = select i1 %carry_417, i1 %Range1_all_ones_207, i1 %Range1_all_zeros_207"   --->   Operation 1625 'select' 'deleted_zeros_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_207)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_625, i32 19"   --->   Operation 1626 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_207)   --->   "%xor_ln890_17 = xor i1 %tmp_488, i1 1"   --->   Operation 1627 'xor' 'xor_ln890_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_207)   --->   "%and_ln890_17 = and i1 %Range2_all_ones_17, i1 %xor_ln890_17"   --->   Operation 1628 'and' 'and_ln890_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_207)   --->   "%deleted_ones_207 = select i1 %carry_417, i1 %and_ln890_17, i1 %Range1_all_ones_207"   --->   Operation 1629 'select' 'deleted_ones_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_207)   --->   "%and_ln891_17 = and i1 %carry_417, i1 %Range1_all_ones_207"   --->   Operation 1630 'and' 'and_ln891_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node overflow_207)   --->   "%xor_ln895_224 = xor i1 %deleted_zeros_207, i1 1"   --->   Operation 1631 'xor' 'xor_ln895_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node overflow_207)   --->   "%or_ln895_207 = or i1 %p_Result_2108, i1 %xor_ln895_224"   --->   Operation 1632 'or' 'or_ln895_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node overflow_207)   --->   "%xor_ln895_225 = xor i1 %p_Result_2105, i1 1"   --->   Operation 1633 'xor' 'xor_ln895_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_207 = and i1 %or_ln895_207, i1 %xor_ln895_225"   --->   Operation 1634 'and' 'overflow_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_207)   --->   "%xor_ln896_417 = xor i1 %deleted_ones_207, i1 1"   --->   Operation 1635 'xor' 'xor_ln896_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1636 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_207 = or i1 %xor_ln896_416, i1 %xor_ln896_417"   --->   Operation 1636 'or' 'or_ln896_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_207)   --->   "%xor_ln896_527 = xor i1 %and_ln891_17, i1 %or_ln896_207"   --->   Operation 1637 'xor' 'xor_ln896_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_207)   --->   "%underflow_207 = and i1 %xor_ln896_527, i1 %p_Result_2105"   --->   Operation 1638 'and' 'underflow_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1007)   --->   "%select_ln346_334 = select i1 %overflow_207, i16 32767, i16 32768"   --->   Operation 1639 'select' 'select_ln346_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1640 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_207 = or i1 %overflow_207, i1 %underflow_207"   --->   Operation 1640 'or' 'or_ln346_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1007 = select i1 %or_ln346_207, i16 %select_ln346_334, i16 %out_data_V_1181"   --->   Operation 1641 'select' 'out_data_V_1007' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_17, i16 %out_data_V_1007" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1642 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1643 [1/1] (0.12ns)   --->   "%xor_ln896_418 = xor i1 %p_Result_2112, i1 1"   --->   Operation 1643 'xor' 'xor_ln896_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1644 [1/1] (0.12ns)   --->   "%carry_419 = and i1 %p_Result_2111, i1 %xor_ln896_418"   --->   Operation 1644 'and' 'carry_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%deleted_zeros_208 = select i1 %carry_419, i1 %Range1_all_ones_208, i1 %Range1_all_zeros_208"   --->   Operation 1645 'select' 'deleted_zeros_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_208)   --->   "%tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_628, i32 19"   --->   Operation 1646 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_208)   --->   "%xor_ln890_18 = xor i1 %tmp_494, i1 1"   --->   Operation 1647 'xor' 'xor_ln890_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_208)   --->   "%and_ln890_18 = and i1 %Range2_all_ones_18, i1 %xor_ln890_18"   --->   Operation 1648 'and' 'and_ln890_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_208)   --->   "%deleted_ones_208 = select i1 %carry_419, i1 %and_ln890_18, i1 %Range1_all_ones_208"   --->   Operation 1649 'select' 'deleted_ones_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_208)   --->   "%and_ln891_18 = and i1 %carry_419, i1 %Range1_all_ones_208"   --->   Operation 1650 'and' 'and_ln891_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%xor_ln895_226 = xor i1 %deleted_zeros_208, i1 1"   --->   Operation 1651 'xor' 'xor_ln895_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%or_ln895_208 = or i1 %p_Result_2112, i1 %xor_ln895_226"   --->   Operation 1652 'or' 'or_ln895_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node overflow_208)   --->   "%xor_ln895_227 = xor i1 %p_Result_2109, i1 1"   --->   Operation 1653 'xor' 'xor_ln895_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1654 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_208 = and i1 %or_ln895_208, i1 %xor_ln895_227"   --->   Operation 1654 'and' 'overflow_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_208)   --->   "%xor_ln896_419 = xor i1 %deleted_ones_208, i1 1"   --->   Operation 1655 'xor' 'xor_ln896_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1656 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_208 = or i1 %xor_ln896_418, i1 %xor_ln896_419"   --->   Operation 1656 'or' 'or_ln896_208' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_208)   --->   "%xor_ln896_528 = xor i1 %and_ln891_18, i1 %or_ln896_208"   --->   Operation 1657 'xor' 'xor_ln896_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_208)   --->   "%underflow_208 = and i1 %xor_ln896_528, i1 %p_Result_2109"   --->   Operation 1658 'and' 'underflow_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1010)   --->   "%select_ln346_335 = select i1 %overflow_208, i16 32767, i16 32768"   --->   Operation 1659 'select' 'select_ln346_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1660 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_208 = or i1 %overflow_208, i1 %underflow_208"   --->   Operation 1660 'or' 'or_ln346_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1661 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1010 = select i1 %or_ln346_208, i16 %select_ln346_335, i16 %out_data_V_1183"   --->   Operation 1661 'select' 'out_data_V_1010' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_18, i16 %out_data_V_1010" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1662 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1663 [1/1] (0.12ns)   --->   "%xor_ln896_420 = xor i1 %p_Result_2116, i1 1"   --->   Operation 1663 'xor' 'xor_ln896_420' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1664 [1/1] (0.12ns)   --->   "%carry_421 = and i1 %p_Result_2115, i1 %xor_ln896_420"   --->   Operation 1664 'and' 'carry_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%deleted_zeros_209 = select i1 %carry_421, i1 %Range1_all_ones_209, i1 %Range1_all_zeros_209"   --->   Operation 1665 'select' 'deleted_zeros_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_209)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_631, i32 19"   --->   Operation 1666 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_209)   --->   "%xor_ln890_19 = xor i1 %tmp_500, i1 1"   --->   Operation 1667 'xor' 'xor_ln890_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_209)   --->   "%and_ln890_19 = and i1 %Range2_all_ones_19, i1 %xor_ln890_19"   --->   Operation 1668 'and' 'and_ln890_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_209)   --->   "%deleted_ones_209 = select i1 %carry_421, i1 %and_ln890_19, i1 %Range1_all_ones_209"   --->   Operation 1669 'select' 'deleted_ones_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_209)   --->   "%and_ln891_19 = and i1 %carry_421, i1 %Range1_all_ones_209"   --->   Operation 1670 'and' 'and_ln891_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%xor_ln895_228 = xor i1 %deleted_zeros_209, i1 1"   --->   Operation 1671 'xor' 'xor_ln895_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%or_ln895_209 = or i1 %p_Result_2116, i1 %xor_ln895_228"   --->   Operation 1672 'or' 'or_ln895_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node overflow_209)   --->   "%xor_ln895_229 = xor i1 %p_Result_2113, i1 1"   --->   Operation 1673 'xor' 'xor_ln895_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_209 = and i1 %or_ln895_209, i1 %xor_ln895_229"   --->   Operation 1674 'and' 'overflow_209' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_209)   --->   "%xor_ln896_421 = xor i1 %deleted_ones_209, i1 1"   --->   Operation 1675 'xor' 'xor_ln896_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1676 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_209 = or i1 %xor_ln896_420, i1 %xor_ln896_421"   --->   Operation 1676 'or' 'or_ln896_209' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_209)   --->   "%xor_ln896_529 = xor i1 %and_ln891_19, i1 %or_ln896_209"   --->   Operation 1677 'xor' 'xor_ln896_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_209)   --->   "%underflow_209 = and i1 %xor_ln896_529, i1 %p_Result_2113"   --->   Operation 1678 'and' 'underflow_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1013)   --->   "%select_ln346_336 = select i1 %overflow_209, i16 32767, i16 32768"   --->   Operation 1679 'select' 'select_ln346_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_209 = or i1 %overflow_209, i1 %underflow_209"   --->   Operation 1680 'or' 'or_ln346_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1013 = select i1 %or_ln346_209, i16 %select_ln346_336, i16 %out_data_V_1185"   --->   Operation 1681 'select' 'out_data_V_1013' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_19, i16 %out_data_V_1013" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1682 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1683 [1/1] (0.12ns)   --->   "%xor_ln896_422 = xor i1 %p_Result_2120, i1 1"   --->   Operation 1683 'xor' 'xor_ln896_422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.12ns)   --->   "%carry_423 = and i1 %p_Result_2119, i1 %xor_ln896_422"   --->   Operation 1684 'and' 'carry_423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node overflow_210)   --->   "%deleted_zeros_210 = select i1 %carry_423, i1 %Range1_all_ones_210, i1 %Range1_all_zeros_210"   --->   Operation 1685 'select' 'deleted_zeros_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_210)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_634, i32 19"   --->   Operation 1686 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_210)   --->   "%xor_ln890_20 = xor i1 %tmp_506, i1 1"   --->   Operation 1687 'xor' 'xor_ln890_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_210)   --->   "%and_ln890_20 = and i1 %Range2_all_ones_20, i1 %xor_ln890_20"   --->   Operation 1688 'and' 'and_ln890_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_210)   --->   "%deleted_ones_210 = select i1 %carry_423, i1 %and_ln890_20, i1 %Range1_all_ones_210"   --->   Operation 1689 'select' 'deleted_ones_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_210)   --->   "%and_ln891_20 = and i1 %carry_423, i1 %Range1_all_ones_210"   --->   Operation 1690 'and' 'and_ln891_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node overflow_210)   --->   "%xor_ln895_230 = xor i1 %deleted_zeros_210, i1 1"   --->   Operation 1691 'xor' 'xor_ln895_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node overflow_210)   --->   "%or_ln895_210 = or i1 %p_Result_2120, i1 %xor_ln895_230"   --->   Operation 1692 'or' 'or_ln895_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node overflow_210)   --->   "%xor_ln895_231 = xor i1 %p_Result_2117, i1 1"   --->   Operation 1693 'xor' 'xor_ln895_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1694 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_210 = and i1 %or_ln895_210, i1 %xor_ln895_231"   --->   Operation 1694 'and' 'overflow_210' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_210)   --->   "%xor_ln896_423 = xor i1 %deleted_ones_210, i1 1"   --->   Operation 1695 'xor' 'xor_ln896_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1696 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_210 = or i1 %xor_ln896_422, i1 %xor_ln896_423"   --->   Operation 1696 'or' 'or_ln896_210' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_210)   --->   "%xor_ln896_530 = xor i1 %and_ln891_20, i1 %or_ln896_210"   --->   Operation 1697 'xor' 'xor_ln896_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_210)   --->   "%underflow_210 = and i1 %xor_ln896_530, i1 %p_Result_2117"   --->   Operation 1698 'and' 'underflow_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1016)   --->   "%select_ln346_337 = select i1 %overflow_210, i16 32767, i16 32768"   --->   Operation 1699 'select' 'select_ln346_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1700 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_210 = or i1 %overflow_210, i1 %underflow_210"   --->   Operation 1700 'or' 'or_ln346_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1701 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1016 = select i1 %or_ln346_210, i16 %select_ln346_337, i16 %out_data_V_1187"   --->   Operation 1701 'select' 'out_data_V_1016' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1702 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_20, i16 %out_data_V_1016" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1702 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1703 [1/1] (0.12ns)   --->   "%xor_ln896_424 = xor i1 %p_Result_2124, i1 1"   --->   Operation 1703 'xor' 'xor_ln896_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.12ns)   --->   "%carry_425 = and i1 %p_Result_2123, i1 %xor_ln896_424"   --->   Operation 1704 'and' 'carry_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%deleted_zeros_211 = select i1 %carry_425, i1 %Range1_all_ones_211, i1 %Range1_all_zeros_211"   --->   Operation 1705 'select' 'deleted_zeros_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_211)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_637, i32 19"   --->   Operation 1706 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_211)   --->   "%xor_ln890_21 = xor i1 %tmp_512, i1 1"   --->   Operation 1707 'xor' 'xor_ln890_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_211)   --->   "%and_ln890_21 = and i1 %Range2_all_ones_21, i1 %xor_ln890_21"   --->   Operation 1708 'and' 'and_ln890_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_211)   --->   "%deleted_ones_211 = select i1 %carry_425, i1 %and_ln890_21, i1 %Range1_all_ones_211"   --->   Operation 1709 'select' 'deleted_ones_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_211)   --->   "%and_ln891_21 = and i1 %carry_425, i1 %Range1_all_ones_211"   --->   Operation 1710 'and' 'and_ln891_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%xor_ln895_232 = xor i1 %deleted_zeros_211, i1 1"   --->   Operation 1711 'xor' 'xor_ln895_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%or_ln895_211 = or i1 %p_Result_2124, i1 %xor_ln895_232"   --->   Operation 1712 'or' 'or_ln895_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node overflow_211)   --->   "%xor_ln895_233 = xor i1 %p_Result_2121, i1 1"   --->   Operation 1713 'xor' 'xor_ln895_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1714 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_211 = and i1 %or_ln895_211, i1 %xor_ln895_233"   --->   Operation 1714 'and' 'overflow_211' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_211)   --->   "%xor_ln896_425 = xor i1 %deleted_ones_211, i1 1"   --->   Operation 1715 'xor' 'xor_ln896_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_211 = or i1 %xor_ln896_424, i1 %xor_ln896_425"   --->   Operation 1716 'or' 'or_ln896_211' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_211)   --->   "%xor_ln896_531 = xor i1 %and_ln891_21, i1 %or_ln896_211"   --->   Operation 1717 'xor' 'xor_ln896_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_211)   --->   "%underflow_211 = and i1 %xor_ln896_531, i1 %p_Result_2121"   --->   Operation 1718 'and' 'underflow_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1019)   --->   "%select_ln346_338 = select i1 %overflow_211, i16 32767, i16 32768"   --->   Operation 1719 'select' 'select_ln346_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_211 = or i1 %overflow_211, i1 %underflow_211"   --->   Operation 1720 'or' 'or_ln346_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1721 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1019 = select i1 %or_ln346_211, i16 %select_ln346_338, i16 %out_data_V_1189"   --->   Operation 1721 'select' 'out_data_V_1019' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_21, i16 %out_data_V_1019" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1722 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1723 [1/1] (0.12ns)   --->   "%xor_ln896_426 = xor i1 %p_Result_2128, i1 1"   --->   Operation 1723 'xor' 'xor_ln896_426' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1724 [1/1] (0.12ns)   --->   "%carry_427 = and i1 %p_Result_2127, i1 %xor_ln896_426"   --->   Operation 1724 'and' 'carry_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node overflow_212)   --->   "%deleted_zeros_212 = select i1 %carry_427, i1 %Range1_all_ones_212, i1 %Range1_all_zeros_212"   --->   Operation 1725 'select' 'deleted_zeros_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_212)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_640, i32 19"   --->   Operation 1726 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_212)   --->   "%xor_ln890_22 = xor i1 %tmp_518, i1 1"   --->   Operation 1727 'xor' 'xor_ln890_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_212)   --->   "%and_ln890_22 = and i1 %Range2_all_ones_22, i1 %xor_ln890_22"   --->   Operation 1728 'and' 'and_ln890_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_212)   --->   "%deleted_ones_212 = select i1 %carry_427, i1 %and_ln890_22, i1 %Range1_all_ones_212"   --->   Operation 1729 'select' 'deleted_ones_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_212)   --->   "%and_ln891_22 = and i1 %carry_427, i1 %Range1_all_ones_212"   --->   Operation 1730 'and' 'and_ln891_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node overflow_212)   --->   "%xor_ln895_234 = xor i1 %deleted_zeros_212, i1 1"   --->   Operation 1731 'xor' 'xor_ln895_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node overflow_212)   --->   "%or_ln895_212 = or i1 %p_Result_2128, i1 %xor_ln895_234"   --->   Operation 1732 'or' 'or_ln895_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node overflow_212)   --->   "%xor_ln895_235 = xor i1 %p_Result_2125, i1 1"   --->   Operation 1733 'xor' 'xor_ln895_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1734 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_212 = and i1 %or_ln895_212, i1 %xor_ln895_235"   --->   Operation 1734 'and' 'overflow_212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_212)   --->   "%xor_ln896_427 = xor i1 %deleted_ones_212, i1 1"   --->   Operation 1735 'xor' 'xor_ln896_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1736 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_212 = or i1 %xor_ln896_426, i1 %xor_ln896_427"   --->   Operation 1736 'or' 'or_ln896_212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_212)   --->   "%xor_ln896_532 = xor i1 %and_ln891_22, i1 %or_ln896_212"   --->   Operation 1737 'xor' 'xor_ln896_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_212)   --->   "%underflow_212 = and i1 %xor_ln896_532, i1 %p_Result_2125"   --->   Operation 1738 'and' 'underflow_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1022)   --->   "%select_ln346_339 = select i1 %overflow_212, i16 32767, i16 32768"   --->   Operation 1739 'select' 'select_ln346_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1740 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_212 = or i1 %overflow_212, i1 %underflow_212"   --->   Operation 1740 'or' 'or_ln346_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1741 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1022 = select i1 %or_ln346_212, i16 %select_ln346_339, i16 %out_data_V_1191"   --->   Operation 1741 'select' 'out_data_V_1022' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1742 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_22, i16 %out_data_V_1022" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1742 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1743 [1/1] (0.12ns)   --->   "%xor_ln896_428 = xor i1 %p_Result_2132, i1 1"   --->   Operation 1743 'xor' 'xor_ln896_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1744 [1/1] (0.12ns)   --->   "%carry_429 = and i1 %p_Result_2131, i1 %xor_ln896_428"   --->   Operation 1744 'and' 'carry_429' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%deleted_zeros_213 = select i1 %carry_429, i1 %Range1_all_ones_213, i1 %Range1_all_zeros_213"   --->   Operation 1745 'select' 'deleted_zeros_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_213)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_643, i32 19"   --->   Operation 1746 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_213)   --->   "%xor_ln890_23 = xor i1 %tmp_524, i1 1"   --->   Operation 1747 'xor' 'xor_ln890_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_213)   --->   "%and_ln890_23 = and i1 %Range2_all_ones_23, i1 %xor_ln890_23"   --->   Operation 1748 'and' 'and_ln890_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_213)   --->   "%deleted_ones_213 = select i1 %carry_429, i1 %and_ln890_23, i1 %Range1_all_ones_213"   --->   Operation 1749 'select' 'deleted_ones_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_213)   --->   "%and_ln891_23 = and i1 %carry_429, i1 %Range1_all_ones_213"   --->   Operation 1750 'and' 'and_ln891_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%xor_ln895_236 = xor i1 %deleted_zeros_213, i1 1"   --->   Operation 1751 'xor' 'xor_ln895_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%or_ln895_213 = or i1 %p_Result_2132, i1 %xor_ln895_236"   --->   Operation 1752 'or' 'or_ln895_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node overflow_213)   --->   "%xor_ln895_237 = xor i1 %p_Result_2129, i1 1"   --->   Operation 1753 'xor' 'xor_ln895_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_213 = and i1 %or_ln895_213, i1 %xor_ln895_237"   --->   Operation 1754 'and' 'overflow_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_213)   --->   "%xor_ln896_429 = xor i1 %deleted_ones_213, i1 1"   --->   Operation 1755 'xor' 'xor_ln896_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_213 = or i1 %xor_ln896_428, i1 %xor_ln896_429"   --->   Operation 1756 'or' 'or_ln896_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_213)   --->   "%xor_ln896_533 = xor i1 %and_ln891_23, i1 %or_ln896_213"   --->   Operation 1757 'xor' 'xor_ln896_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_213)   --->   "%underflow_213 = and i1 %xor_ln896_533, i1 %p_Result_2129"   --->   Operation 1758 'and' 'underflow_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1025)   --->   "%select_ln346_340 = select i1 %overflow_213, i16 32767, i16 32768"   --->   Operation 1759 'select' 'select_ln346_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1760 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_213 = or i1 %overflow_213, i1 %underflow_213"   --->   Operation 1760 'or' 'or_ln346_213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1761 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1025 = select i1 %or_ln346_213, i16 %select_ln346_340, i16 %out_data_V_1193"   --->   Operation 1761 'select' 'out_data_V_1025' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_23, i16 %out_data_V_1025" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1762 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1763 [1/1] (0.12ns)   --->   "%xor_ln896_430 = xor i1 %p_Result_2136, i1 1"   --->   Operation 1763 'xor' 'xor_ln896_430' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (0.12ns)   --->   "%carry_431 = and i1 %p_Result_2135, i1 %xor_ln896_430"   --->   Operation 1764 'and' 'carry_431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node overflow_214)   --->   "%deleted_zeros_214 = select i1 %carry_431, i1 %Range1_all_ones_214, i1 %Range1_all_zeros_214"   --->   Operation 1765 'select' 'deleted_zeros_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_214)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_646, i32 19"   --->   Operation 1766 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_214)   --->   "%xor_ln890_24 = xor i1 %tmp_530, i1 1"   --->   Operation 1767 'xor' 'xor_ln890_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_214)   --->   "%and_ln890_24 = and i1 %Range2_all_ones_24, i1 %xor_ln890_24"   --->   Operation 1768 'and' 'and_ln890_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_214)   --->   "%deleted_ones_214 = select i1 %carry_431, i1 %and_ln890_24, i1 %Range1_all_ones_214"   --->   Operation 1769 'select' 'deleted_ones_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_214)   --->   "%and_ln891_24 = and i1 %carry_431, i1 %Range1_all_ones_214"   --->   Operation 1770 'and' 'and_ln891_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node overflow_214)   --->   "%xor_ln895_238 = xor i1 %deleted_zeros_214, i1 1"   --->   Operation 1771 'xor' 'xor_ln895_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node overflow_214)   --->   "%or_ln895_214 = or i1 %p_Result_2136, i1 %xor_ln895_238"   --->   Operation 1772 'or' 'or_ln895_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node overflow_214)   --->   "%xor_ln895_239 = xor i1 %p_Result_2133, i1 1"   --->   Operation 1773 'xor' 'xor_ln895_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1774 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_214 = and i1 %or_ln895_214, i1 %xor_ln895_239"   --->   Operation 1774 'and' 'overflow_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_214)   --->   "%xor_ln896_431 = xor i1 %deleted_ones_214, i1 1"   --->   Operation 1775 'xor' 'xor_ln896_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1776 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_214 = or i1 %xor_ln896_430, i1 %xor_ln896_431"   --->   Operation 1776 'or' 'or_ln896_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_214)   --->   "%xor_ln896_534 = xor i1 %and_ln891_24, i1 %or_ln896_214"   --->   Operation 1777 'xor' 'xor_ln896_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_214)   --->   "%underflow_214 = and i1 %xor_ln896_534, i1 %p_Result_2133"   --->   Operation 1778 'and' 'underflow_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1028)   --->   "%select_ln346_341 = select i1 %overflow_214, i16 32767, i16 32768"   --->   Operation 1779 'select' 'select_ln346_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1780 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_214 = or i1 %overflow_214, i1 %underflow_214"   --->   Operation 1780 'or' 'or_ln346_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1028 = select i1 %or_ln346_214, i16 %select_ln346_341, i16 %out_data_V_1195"   --->   Operation 1781 'select' 'out_data_V_1028' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1782 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_24, i16 %out_data_V_1028" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1782 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1783 [1/1] (0.12ns)   --->   "%xor_ln896_432 = xor i1 %p_Result_2140, i1 1"   --->   Operation 1783 'xor' 'xor_ln896_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1784 [1/1] (0.12ns)   --->   "%carry_433 = and i1 %p_Result_2139, i1 %xor_ln896_432"   --->   Operation 1784 'and' 'carry_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node overflow_215)   --->   "%deleted_zeros_215 = select i1 %carry_433, i1 %Range1_all_ones_215, i1 %Range1_all_zeros_215"   --->   Operation 1785 'select' 'deleted_zeros_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_215)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_649, i32 19"   --->   Operation 1786 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_215)   --->   "%xor_ln890_25 = xor i1 %tmp_536, i1 1"   --->   Operation 1787 'xor' 'xor_ln890_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_215)   --->   "%and_ln890_25 = and i1 %Range2_all_ones_25, i1 %xor_ln890_25"   --->   Operation 1788 'and' 'and_ln890_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_215)   --->   "%deleted_ones_215 = select i1 %carry_433, i1 %and_ln890_25, i1 %Range1_all_ones_215"   --->   Operation 1789 'select' 'deleted_ones_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_215)   --->   "%and_ln891_25 = and i1 %carry_433, i1 %Range1_all_ones_215"   --->   Operation 1790 'and' 'and_ln891_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node overflow_215)   --->   "%xor_ln895_240 = xor i1 %deleted_zeros_215, i1 1"   --->   Operation 1791 'xor' 'xor_ln895_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node overflow_215)   --->   "%or_ln895_215 = or i1 %p_Result_2140, i1 %xor_ln895_240"   --->   Operation 1792 'or' 'or_ln895_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node overflow_215)   --->   "%xor_ln895_241 = xor i1 %p_Result_2137, i1 1"   --->   Operation 1793 'xor' 'xor_ln895_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_215 = and i1 %or_ln895_215, i1 %xor_ln895_241"   --->   Operation 1794 'and' 'overflow_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_215)   --->   "%xor_ln896_433 = xor i1 %deleted_ones_215, i1 1"   --->   Operation 1795 'xor' 'xor_ln896_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_215 = or i1 %xor_ln896_432, i1 %xor_ln896_433"   --->   Operation 1796 'or' 'or_ln896_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_215)   --->   "%xor_ln896_535 = xor i1 %and_ln891_25, i1 %or_ln896_215"   --->   Operation 1797 'xor' 'xor_ln896_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_215)   --->   "%underflow_215 = and i1 %xor_ln896_535, i1 %p_Result_2137"   --->   Operation 1798 'and' 'underflow_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1031)   --->   "%select_ln346_342 = select i1 %overflow_215, i16 32767, i16 32768"   --->   Operation 1799 'select' 'select_ln346_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_215 = or i1 %overflow_215, i1 %underflow_215"   --->   Operation 1800 'or' 'or_ln346_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1031 = select i1 %or_ln346_215, i16 %select_ln346_342, i16 %out_data_V_1197"   --->   Operation 1801 'select' 'out_data_V_1031' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1802 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_25, i16 %out_data_V_1031" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1802 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1803 [1/1] (0.12ns)   --->   "%xor_ln896_434 = xor i1 %p_Result_2144, i1 1"   --->   Operation 1803 'xor' 'xor_ln896_434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1804 [1/1] (0.12ns)   --->   "%carry_435 = and i1 %p_Result_2143, i1 %xor_ln896_434"   --->   Operation 1804 'and' 'carry_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%deleted_zeros_216 = select i1 %carry_435, i1 %Range1_all_ones_216, i1 %Range1_all_zeros_216"   --->   Operation 1805 'select' 'deleted_zeros_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_216)   --->   "%tmp_542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_652, i32 19"   --->   Operation 1806 'bitselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_216)   --->   "%xor_ln890_26 = xor i1 %tmp_542, i1 1"   --->   Operation 1807 'xor' 'xor_ln890_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_216)   --->   "%and_ln890_26 = and i1 %Range2_all_ones_26, i1 %xor_ln890_26"   --->   Operation 1808 'and' 'and_ln890_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_216)   --->   "%deleted_ones_216 = select i1 %carry_435, i1 %and_ln890_26, i1 %Range1_all_ones_216"   --->   Operation 1809 'select' 'deleted_ones_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_216)   --->   "%and_ln891_26 = and i1 %carry_435, i1 %Range1_all_ones_216"   --->   Operation 1810 'and' 'and_ln891_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%xor_ln895_242 = xor i1 %deleted_zeros_216, i1 1"   --->   Operation 1811 'xor' 'xor_ln895_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%or_ln895_216 = or i1 %p_Result_2144, i1 %xor_ln895_242"   --->   Operation 1812 'or' 'or_ln895_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node overflow_216)   --->   "%xor_ln895_243 = xor i1 %p_Result_2141, i1 1"   --->   Operation 1813 'xor' 'xor_ln895_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_216 = and i1 %or_ln895_216, i1 %xor_ln895_243"   --->   Operation 1814 'and' 'overflow_216' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_216)   --->   "%xor_ln896_435 = xor i1 %deleted_ones_216, i1 1"   --->   Operation 1815 'xor' 'xor_ln896_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1816 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_216 = or i1 %xor_ln896_434, i1 %xor_ln896_435"   --->   Operation 1816 'or' 'or_ln896_216' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_216)   --->   "%xor_ln896_536 = xor i1 %and_ln891_26, i1 %or_ln896_216"   --->   Operation 1817 'xor' 'xor_ln896_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_216)   --->   "%underflow_216 = and i1 %xor_ln896_536, i1 %p_Result_2141"   --->   Operation 1818 'and' 'underflow_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1034)   --->   "%select_ln346_343 = select i1 %overflow_216, i16 32767, i16 32768"   --->   Operation 1819 'select' 'select_ln346_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1820 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_216 = or i1 %overflow_216, i1 %underflow_216"   --->   Operation 1820 'or' 'or_ln346_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1034 = select i1 %or_ln346_216, i16 %select_ln346_343, i16 %out_data_V_1199"   --->   Operation 1821 'select' 'out_data_V_1034' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1822 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_26, i16 %out_data_V_1034" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1822 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1823 [1/1] (0.12ns)   --->   "%xor_ln896_436 = xor i1 %p_Result_2148, i1 1"   --->   Operation 1823 'xor' 'xor_ln896_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.12ns)   --->   "%carry_437 = and i1 %p_Result_2147, i1 %xor_ln896_436"   --->   Operation 1824 'and' 'carry_437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%deleted_zeros_217 = select i1 %carry_437, i1 %Range1_all_ones_217, i1 %Range1_all_zeros_217"   --->   Operation 1825 'select' 'deleted_zeros_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_217)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_655, i32 19"   --->   Operation 1826 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_217)   --->   "%xor_ln890_27 = xor i1 %tmp_548, i1 1"   --->   Operation 1827 'xor' 'xor_ln890_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_217)   --->   "%and_ln890_27 = and i1 %Range2_all_ones_27, i1 %xor_ln890_27"   --->   Operation 1828 'and' 'and_ln890_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_217)   --->   "%deleted_ones_217 = select i1 %carry_437, i1 %and_ln890_27, i1 %Range1_all_ones_217"   --->   Operation 1829 'select' 'deleted_ones_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_217)   --->   "%and_ln891_27 = and i1 %carry_437, i1 %Range1_all_ones_217"   --->   Operation 1830 'and' 'and_ln891_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%xor_ln895_244 = xor i1 %deleted_zeros_217, i1 1"   --->   Operation 1831 'xor' 'xor_ln895_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%or_ln895_217 = or i1 %p_Result_2148, i1 %xor_ln895_244"   --->   Operation 1832 'or' 'or_ln895_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node overflow_217)   --->   "%xor_ln895_245 = xor i1 %p_Result_2145, i1 1"   --->   Operation 1833 'xor' 'xor_ln895_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_217 = and i1 %or_ln895_217, i1 %xor_ln895_245"   --->   Operation 1834 'and' 'overflow_217' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_217)   --->   "%xor_ln896_437 = xor i1 %deleted_ones_217, i1 1"   --->   Operation 1835 'xor' 'xor_ln896_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_217 = or i1 %xor_ln896_436, i1 %xor_ln896_437"   --->   Operation 1836 'or' 'or_ln896_217' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_217)   --->   "%xor_ln896_537 = xor i1 %and_ln891_27, i1 %or_ln896_217"   --->   Operation 1837 'xor' 'xor_ln896_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_217)   --->   "%underflow_217 = and i1 %xor_ln896_537, i1 %p_Result_2145"   --->   Operation 1838 'and' 'underflow_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1037)   --->   "%select_ln346_344 = select i1 %overflow_217, i16 32767, i16 32768"   --->   Operation 1839 'select' 'select_ln346_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1840 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_217 = or i1 %overflow_217, i1 %underflow_217"   --->   Operation 1840 'or' 'or_ln346_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1841 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1037 = select i1 %or_ln346_217, i16 %select_ln346_344, i16 %out_data_V_1201"   --->   Operation 1841 'select' 'out_data_V_1037' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1842 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_27, i16 %out_data_V_1037" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1842 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1843 [1/1] (0.12ns)   --->   "%xor_ln896_438 = xor i1 %p_Result_2152, i1 1"   --->   Operation 1843 'xor' 'xor_ln896_438' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1844 [1/1] (0.12ns)   --->   "%carry_439 = and i1 %p_Result_2151, i1 %xor_ln896_438"   --->   Operation 1844 'and' 'carry_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node overflow_218)   --->   "%deleted_zeros_218 = select i1 %carry_439, i1 %Range1_all_ones_218, i1 %Range1_all_zeros_218"   --->   Operation 1845 'select' 'deleted_zeros_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_218)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_658, i32 19"   --->   Operation 1846 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_218)   --->   "%xor_ln890_28 = xor i1 %tmp_554, i1 1"   --->   Operation 1847 'xor' 'xor_ln890_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_218)   --->   "%and_ln890_28 = and i1 %Range2_all_ones_28, i1 %xor_ln890_28"   --->   Operation 1848 'and' 'and_ln890_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_218)   --->   "%deleted_ones_218 = select i1 %carry_439, i1 %and_ln890_28, i1 %Range1_all_ones_218"   --->   Operation 1849 'select' 'deleted_ones_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_218)   --->   "%and_ln891_28 = and i1 %carry_439, i1 %Range1_all_ones_218"   --->   Operation 1850 'and' 'and_ln891_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node overflow_218)   --->   "%xor_ln895_246 = xor i1 %deleted_zeros_218, i1 1"   --->   Operation 1851 'xor' 'xor_ln895_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node overflow_218)   --->   "%or_ln895_218 = or i1 %p_Result_2152, i1 %xor_ln895_246"   --->   Operation 1852 'or' 'or_ln895_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node overflow_218)   --->   "%xor_ln895_247 = xor i1 %p_Result_2149, i1 1"   --->   Operation 1853 'xor' 'xor_ln895_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_218 = and i1 %or_ln895_218, i1 %xor_ln895_247"   --->   Operation 1854 'and' 'overflow_218' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_218)   --->   "%xor_ln896_439 = xor i1 %deleted_ones_218, i1 1"   --->   Operation 1855 'xor' 'xor_ln896_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1856 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_218 = or i1 %xor_ln896_438, i1 %xor_ln896_439"   --->   Operation 1856 'or' 'or_ln896_218' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_218)   --->   "%xor_ln896_538 = xor i1 %and_ln891_28, i1 %or_ln896_218"   --->   Operation 1857 'xor' 'xor_ln896_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_218)   --->   "%underflow_218 = and i1 %xor_ln896_538, i1 %p_Result_2149"   --->   Operation 1858 'and' 'underflow_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1040)   --->   "%select_ln346_345 = select i1 %overflow_218, i16 32767, i16 32768"   --->   Operation 1859 'select' 'select_ln346_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1860 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_218 = or i1 %overflow_218, i1 %underflow_218"   --->   Operation 1860 'or' 'or_ln346_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1861 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1040 = select i1 %or_ln346_218, i16 %select_ln346_345, i16 %out_data_V_1203"   --->   Operation 1861 'select' 'out_data_V_1040' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_28, i16 %out_data_V_1040" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1862 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1863 [1/1] (0.12ns)   --->   "%xor_ln896_440 = xor i1 %p_Result_2156, i1 1"   --->   Operation 1863 'xor' 'xor_ln896_440' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1864 [1/1] (0.12ns)   --->   "%carry_441 = and i1 %p_Result_2155, i1 %xor_ln896_440"   --->   Operation 1864 'and' 'carry_441' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%deleted_zeros_219 = select i1 %carry_441, i1 %Range1_all_ones_219, i1 %Range1_all_zeros_219"   --->   Operation 1865 'select' 'deleted_zeros_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_219)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_661, i32 19"   --->   Operation 1866 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_219)   --->   "%xor_ln890_29 = xor i1 %tmp_560, i1 1"   --->   Operation 1867 'xor' 'xor_ln890_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_219)   --->   "%and_ln890_29 = and i1 %Range2_all_ones_29, i1 %xor_ln890_29"   --->   Operation 1868 'and' 'and_ln890_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_219)   --->   "%deleted_ones_219 = select i1 %carry_441, i1 %and_ln890_29, i1 %Range1_all_ones_219"   --->   Operation 1869 'select' 'deleted_ones_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_219)   --->   "%and_ln891_29 = and i1 %carry_441, i1 %Range1_all_ones_219"   --->   Operation 1870 'and' 'and_ln891_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%xor_ln895_248 = xor i1 %deleted_zeros_219, i1 1"   --->   Operation 1871 'xor' 'xor_ln895_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%or_ln895_219 = or i1 %p_Result_2156, i1 %xor_ln895_248"   --->   Operation 1872 'or' 'or_ln895_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node overflow_219)   --->   "%xor_ln895_249 = xor i1 %p_Result_2153, i1 1"   --->   Operation 1873 'xor' 'xor_ln895_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1874 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_219 = and i1 %or_ln895_219, i1 %xor_ln895_249"   --->   Operation 1874 'and' 'overflow_219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_219)   --->   "%xor_ln896_441 = xor i1 %deleted_ones_219, i1 1"   --->   Operation 1875 'xor' 'xor_ln896_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1876 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_219 = or i1 %xor_ln896_440, i1 %xor_ln896_441"   --->   Operation 1876 'or' 'or_ln896_219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_219)   --->   "%xor_ln896_539 = xor i1 %and_ln891_29, i1 %or_ln896_219"   --->   Operation 1877 'xor' 'xor_ln896_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_219)   --->   "%underflow_219 = and i1 %xor_ln896_539, i1 %p_Result_2153"   --->   Operation 1878 'and' 'underflow_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1043)   --->   "%select_ln346_346 = select i1 %overflow_219, i16 32767, i16 32768"   --->   Operation 1879 'select' 'select_ln346_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1880 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_219 = or i1 %overflow_219, i1 %underflow_219"   --->   Operation 1880 'or' 'or_ln346_219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1881 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1043 = select i1 %or_ln346_219, i16 %select_ln346_346, i16 %out_data_V_1205"   --->   Operation 1881 'select' 'out_data_V_1043' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_29, i16 %out_data_V_1043" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1882 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1883 [1/1] (0.12ns)   --->   "%xor_ln896_442 = xor i1 %p_Result_2160, i1 1"   --->   Operation 1883 'xor' 'xor_ln896_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1884 [1/1] (0.12ns)   --->   "%carry_443 = and i1 %p_Result_2159, i1 %xor_ln896_442"   --->   Operation 1884 'and' 'carry_443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node overflow_220)   --->   "%deleted_zeros_220 = select i1 %carry_443, i1 %Range1_all_ones_220, i1 %Range1_all_zeros_220"   --->   Operation 1885 'select' 'deleted_zeros_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_220)   --->   "%tmp_566 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_664, i32 19"   --->   Operation 1886 'bitselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_220)   --->   "%xor_ln890_30 = xor i1 %tmp_566, i1 1"   --->   Operation 1887 'xor' 'xor_ln890_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_220)   --->   "%and_ln890_30 = and i1 %Range2_all_ones_30, i1 %xor_ln890_30"   --->   Operation 1888 'and' 'and_ln890_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_220)   --->   "%deleted_ones_220 = select i1 %carry_443, i1 %and_ln890_30, i1 %Range1_all_ones_220"   --->   Operation 1889 'select' 'deleted_ones_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_220)   --->   "%and_ln891_30 = and i1 %carry_443, i1 %Range1_all_ones_220"   --->   Operation 1890 'and' 'and_ln891_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node overflow_220)   --->   "%xor_ln895_250 = xor i1 %deleted_zeros_220, i1 1"   --->   Operation 1891 'xor' 'xor_ln895_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node overflow_220)   --->   "%or_ln895_220 = or i1 %p_Result_2160, i1 %xor_ln895_250"   --->   Operation 1892 'or' 'or_ln895_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node overflow_220)   --->   "%xor_ln895_251 = xor i1 %p_Result_2157, i1 1"   --->   Operation 1893 'xor' 'xor_ln895_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1894 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_220 = and i1 %or_ln895_220, i1 %xor_ln895_251"   --->   Operation 1894 'and' 'overflow_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_220)   --->   "%xor_ln896_443 = xor i1 %deleted_ones_220, i1 1"   --->   Operation 1895 'xor' 'xor_ln896_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_220 = or i1 %xor_ln896_442, i1 %xor_ln896_443"   --->   Operation 1896 'or' 'or_ln896_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_220)   --->   "%xor_ln896_540 = xor i1 %and_ln891_30, i1 %or_ln896_220"   --->   Operation 1897 'xor' 'xor_ln896_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_220)   --->   "%underflow_220 = and i1 %xor_ln896_540, i1 %p_Result_2157"   --->   Operation 1898 'and' 'underflow_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1046)   --->   "%select_ln346_347 = select i1 %overflow_220, i16 32767, i16 32768"   --->   Operation 1899 'select' 'select_ln346_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1900 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_220 = or i1 %overflow_220, i1 %underflow_220"   --->   Operation 1900 'or' 'or_ln346_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1046 = select i1 %or_ln346_220, i16 %select_ln346_347, i16 %out_data_V_1207"   --->   Operation 1901 'select' 'out_data_V_1046' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1902 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_30, i16 %out_data_V_1046" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1902 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1903 [1/1] (0.12ns)   --->   "%xor_ln896_444 = xor i1 %p_Result_2164, i1 1"   --->   Operation 1903 'xor' 'xor_ln896_444' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1904 [1/1] (0.12ns)   --->   "%carry_445 = and i1 %p_Result_2163, i1 %xor_ln896_444"   --->   Operation 1904 'and' 'carry_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%deleted_zeros_221 = select i1 %carry_445, i1 %Range1_all_ones_221, i1 %Range1_all_zeros_221"   --->   Operation 1905 'select' 'deleted_zeros_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_221)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_667, i32 19"   --->   Operation 1906 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_221)   --->   "%xor_ln890_31 = xor i1 %tmp_572, i1 1"   --->   Operation 1907 'xor' 'xor_ln890_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_221)   --->   "%and_ln890_31 = and i1 %Range2_all_ones_31, i1 %xor_ln890_31"   --->   Operation 1908 'and' 'and_ln890_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_221)   --->   "%deleted_ones_221 = select i1 %carry_445, i1 %and_ln890_31, i1 %Range1_all_ones_221"   --->   Operation 1909 'select' 'deleted_ones_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_221)   --->   "%and_ln891_31 = and i1 %carry_445, i1 %Range1_all_ones_221"   --->   Operation 1910 'and' 'and_ln891_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%xor_ln895_252 = xor i1 %deleted_zeros_221, i1 1"   --->   Operation 1911 'xor' 'xor_ln895_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%or_ln895_221 = or i1 %p_Result_2164, i1 %xor_ln895_252"   --->   Operation 1912 'or' 'or_ln895_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node overflow_221)   --->   "%xor_ln895_253 = xor i1 %p_Result_2161, i1 1"   --->   Operation 1913 'xor' 'xor_ln895_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1914 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_221 = and i1 %or_ln895_221, i1 %xor_ln895_253"   --->   Operation 1914 'and' 'overflow_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_221)   --->   "%xor_ln896_445 = xor i1 %deleted_ones_221, i1 1"   --->   Operation 1915 'xor' 'xor_ln896_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_221 = or i1 %xor_ln896_444, i1 %xor_ln896_445"   --->   Operation 1916 'or' 'or_ln896_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_221)   --->   "%xor_ln896_541 = xor i1 %and_ln891_31, i1 %or_ln896_221"   --->   Operation 1917 'xor' 'xor_ln896_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_221)   --->   "%underflow_221 = and i1 %xor_ln896_541, i1 %p_Result_2161"   --->   Operation 1918 'and' 'underflow_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1049)   --->   "%select_ln346_348 = select i1 %overflow_221, i16 32767, i16 32768"   --->   Operation 1919 'select' 'select_ln346_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_221 = or i1 %overflow_221, i1 %underflow_221"   --->   Operation 1920 'or' 'or_ln346_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1921 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1049 = select i1 %or_ln346_221, i16 %select_ln346_348, i16 %out_data_V_1209"   --->   Operation 1921 'select' 'out_data_V_1049' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_31, i16 %out_data_V_1049" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1922 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1923 [1/1] (0.12ns)   --->   "%xor_ln896_446 = xor i1 %p_Result_2168, i1 1"   --->   Operation 1923 'xor' 'xor_ln896_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1924 [1/1] (0.12ns)   --->   "%carry_447 = and i1 %p_Result_2167, i1 %xor_ln896_446"   --->   Operation 1924 'and' 'carry_447' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node overflow_222)   --->   "%deleted_zeros_222 = select i1 %carry_447, i1 %Range1_all_ones_222, i1 %Range1_all_zeros_222"   --->   Operation 1925 'select' 'deleted_zeros_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_222)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_670, i32 19"   --->   Operation 1926 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_222)   --->   "%xor_ln890_32 = xor i1 %tmp_578, i1 1"   --->   Operation 1927 'xor' 'xor_ln890_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_222)   --->   "%and_ln890_32 = and i1 %Range2_all_ones_32, i1 %xor_ln890_32"   --->   Operation 1928 'and' 'and_ln890_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_222)   --->   "%deleted_ones_222 = select i1 %carry_447, i1 %and_ln890_32, i1 %Range1_all_ones_222"   --->   Operation 1929 'select' 'deleted_ones_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_222)   --->   "%and_ln891_32 = and i1 %carry_447, i1 %Range1_all_ones_222"   --->   Operation 1930 'and' 'and_ln891_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node overflow_222)   --->   "%xor_ln895_254 = xor i1 %deleted_zeros_222, i1 1"   --->   Operation 1931 'xor' 'xor_ln895_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node overflow_222)   --->   "%or_ln895_222 = or i1 %p_Result_2168, i1 %xor_ln895_254"   --->   Operation 1932 'or' 'or_ln895_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node overflow_222)   --->   "%xor_ln895_255 = xor i1 %p_Result_2165, i1 1"   --->   Operation 1933 'xor' 'xor_ln895_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_222 = and i1 %or_ln895_222, i1 %xor_ln895_255"   --->   Operation 1934 'and' 'overflow_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_222)   --->   "%xor_ln896_447 = xor i1 %deleted_ones_222, i1 1"   --->   Operation 1935 'xor' 'xor_ln896_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_222 = or i1 %xor_ln896_446, i1 %xor_ln896_447"   --->   Operation 1936 'or' 'or_ln896_222' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_222)   --->   "%xor_ln896_542 = xor i1 %and_ln891_32, i1 %or_ln896_222"   --->   Operation 1937 'xor' 'xor_ln896_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_222)   --->   "%underflow_222 = and i1 %xor_ln896_542, i1 %p_Result_2165"   --->   Operation 1938 'and' 'underflow_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1052)   --->   "%select_ln346_349 = select i1 %overflow_222, i16 32767, i16 32768"   --->   Operation 1939 'select' 'select_ln346_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1940 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_222 = or i1 %overflow_222, i1 %underflow_222"   --->   Operation 1940 'or' 'or_ln346_222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1052 = select i1 %or_ln346_222, i16 %select_ln346_349, i16 %out_data_V_1211"   --->   Operation 1941 'select' 'out_data_V_1052' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1942 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_32, i16 %out_data_V_1052" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1942 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1943 [1/1] (0.12ns)   --->   "%xor_ln896_448 = xor i1 %p_Result_2172, i1 1"   --->   Operation 1943 'xor' 'xor_ln896_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.12ns)   --->   "%carry_449 = and i1 %p_Result_2171, i1 %xor_ln896_448"   --->   Operation 1944 'and' 'carry_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node overflow_223)   --->   "%deleted_zeros_223 = select i1 %carry_449, i1 %Range1_all_ones_223, i1 %Range1_all_zeros_223"   --->   Operation 1945 'select' 'deleted_zeros_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_223)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_673, i32 19"   --->   Operation 1946 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_223)   --->   "%xor_ln890_33 = xor i1 %tmp_584, i1 1"   --->   Operation 1947 'xor' 'xor_ln890_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_223)   --->   "%and_ln890_33 = and i1 %Range2_all_ones_33, i1 %xor_ln890_33"   --->   Operation 1948 'and' 'and_ln890_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_223)   --->   "%deleted_ones_223 = select i1 %carry_449, i1 %and_ln890_33, i1 %Range1_all_ones_223"   --->   Operation 1949 'select' 'deleted_ones_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_223)   --->   "%and_ln891_33 = and i1 %carry_449, i1 %Range1_all_ones_223"   --->   Operation 1950 'and' 'and_ln891_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node overflow_223)   --->   "%xor_ln895_256 = xor i1 %deleted_zeros_223, i1 1"   --->   Operation 1951 'xor' 'xor_ln895_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node overflow_223)   --->   "%or_ln895_223 = or i1 %p_Result_2172, i1 %xor_ln895_256"   --->   Operation 1952 'or' 'or_ln895_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node overflow_223)   --->   "%xor_ln895_257 = xor i1 %p_Result_2169, i1 1"   --->   Operation 1953 'xor' 'xor_ln895_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_223 = and i1 %or_ln895_223, i1 %xor_ln895_257"   --->   Operation 1954 'and' 'overflow_223' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_223)   --->   "%xor_ln896_449 = xor i1 %deleted_ones_223, i1 1"   --->   Operation 1955 'xor' 'xor_ln896_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_223 = or i1 %xor_ln896_448, i1 %xor_ln896_449"   --->   Operation 1956 'or' 'or_ln896_223' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_223)   --->   "%xor_ln896_543 = xor i1 %and_ln891_33, i1 %or_ln896_223"   --->   Operation 1957 'xor' 'xor_ln896_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_223)   --->   "%underflow_223 = and i1 %xor_ln896_543, i1 %p_Result_2169"   --->   Operation 1958 'and' 'underflow_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1055)   --->   "%select_ln346_350 = select i1 %overflow_223, i16 32767, i16 32768"   --->   Operation 1959 'select' 'select_ln346_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1960 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_223 = or i1 %overflow_223, i1 %underflow_223"   --->   Operation 1960 'or' 'or_ln346_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1961 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1055 = select i1 %or_ln346_223, i16 %select_ln346_350, i16 %out_data_V_1213"   --->   Operation 1961 'select' 'out_data_V_1055' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_33, i16 %out_data_V_1055" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1962 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1963 [1/1] (0.12ns)   --->   "%xor_ln896_450 = xor i1 %p_Result_2176, i1 1"   --->   Operation 1963 'xor' 'xor_ln896_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1964 [1/1] (0.12ns)   --->   "%carry_451 = and i1 %p_Result_2175, i1 %xor_ln896_450"   --->   Operation 1964 'and' 'carry_451' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%deleted_zeros_224 = select i1 %carry_451, i1 %Range1_all_ones_224, i1 %Range1_all_zeros_224"   --->   Operation 1965 'select' 'deleted_zeros_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_224)   --->   "%tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_676, i32 19"   --->   Operation 1966 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_224)   --->   "%xor_ln890_34 = xor i1 %tmp_590, i1 1"   --->   Operation 1967 'xor' 'xor_ln890_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_224)   --->   "%and_ln890_34 = and i1 %Range2_all_ones_34, i1 %xor_ln890_34"   --->   Operation 1968 'and' 'and_ln890_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_224)   --->   "%deleted_ones_224 = select i1 %carry_451, i1 %and_ln890_34, i1 %Range1_all_ones_224"   --->   Operation 1969 'select' 'deleted_ones_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_224)   --->   "%and_ln891_34 = and i1 %carry_451, i1 %Range1_all_ones_224"   --->   Operation 1970 'and' 'and_ln891_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%xor_ln895_258 = xor i1 %deleted_zeros_224, i1 1"   --->   Operation 1971 'xor' 'xor_ln895_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%or_ln895_224 = or i1 %p_Result_2176, i1 %xor_ln895_258"   --->   Operation 1972 'or' 'or_ln895_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node overflow_224)   --->   "%xor_ln895_259 = xor i1 %p_Result_2173, i1 1"   --->   Operation 1973 'xor' 'xor_ln895_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1974 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_224 = and i1 %or_ln895_224, i1 %xor_ln895_259"   --->   Operation 1974 'and' 'overflow_224' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_224)   --->   "%xor_ln896_451 = xor i1 %deleted_ones_224, i1 1"   --->   Operation 1975 'xor' 'xor_ln896_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1976 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_224 = or i1 %xor_ln896_450, i1 %xor_ln896_451"   --->   Operation 1976 'or' 'or_ln896_224' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_224)   --->   "%xor_ln896_544 = xor i1 %and_ln891_34, i1 %or_ln896_224"   --->   Operation 1977 'xor' 'xor_ln896_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_224)   --->   "%underflow_224 = and i1 %xor_ln896_544, i1 %p_Result_2173"   --->   Operation 1978 'and' 'underflow_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1058)   --->   "%select_ln346_351 = select i1 %overflow_224, i16 32767, i16 32768"   --->   Operation 1979 'select' 'select_ln346_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1980 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_224 = or i1 %overflow_224, i1 %underflow_224"   --->   Operation 1980 'or' 'or_ln346_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1981 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1058 = select i1 %or_ln346_224, i16 %select_ln346_351, i16 %out_data_V_1215"   --->   Operation 1981 'select' 'out_data_V_1058' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_34, i16 %out_data_V_1058" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1982 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 1983 [1/1] (0.12ns)   --->   "%xor_ln896_452 = xor i1 %p_Result_2180, i1 1"   --->   Operation 1983 'xor' 'xor_ln896_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.12ns)   --->   "%carry_453 = and i1 %p_Result_2179, i1 %xor_ln896_452"   --->   Operation 1984 'and' 'carry_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%deleted_zeros_225 = select i1 %carry_453, i1 %Range1_all_ones_225, i1 %Range1_all_zeros_225"   --->   Operation 1985 'select' 'deleted_zeros_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_225)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_679, i32 19"   --->   Operation 1986 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_225)   --->   "%xor_ln890_35 = xor i1 %tmp_596, i1 1"   --->   Operation 1987 'xor' 'xor_ln890_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_225)   --->   "%and_ln890_35 = and i1 %Range2_all_ones_35, i1 %xor_ln890_35"   --->   Operation 1988 'and' 'and_ln890_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_225)   --->   "%deleted_ones_225 = select i1 %carry_453, i1 %and_ln890_35, i1 %Range1_all_ones_225"   --->   Operation 1989 'select' 'deleted_ones_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_225)   --->   "%and_ln891_35 = and i1 %carry_453, i1 %Range1_all_ones_225"   --->   Operation 1990 'and' 'and_ln891_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%xor_ln895_260 = xor i1 %deleted_zeros_225, i1 1"   --->   Operation 1991 'xor' 'xor_ln895_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%or_ln895_225 = or i1 %p_Result_2180, i1 %xor_ln895_260"   --->   Operation 1992 'or' 'or_ln895_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node overflow_225)   --->   "%xor_ln895_261 = xor i1 %p_Result_2177, i1 1"   --->   Operation 1993 'xor' 'xor_ln895_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1994 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_225 = and i1 %or_ln895_225, i1 %xor_ln895_261"   --->   Operation 1994 'and' 'overflow_225' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_225)   --->   "%xor_ln896_453 = xor i1 %deleted_ones_225, i1 1"   --->   Operation 1995 'xor' 'xor_ln896_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1996 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_225 = or i1 %xor_ln896_452, i1 %xor_ln896_453"   --->   Operation 1996 'or' 'or_ln896_225' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_225)   --->   "%xor_ln896_545 = xor i1 %and_ln891_35, i1 %or_ln896_225"   --->   Operation 1997 'xor' 'xor_ln896_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_225)   --->   "%underflow_225 = and i1 %xor_ln896_545, i1 %p_Result_2177"   --->   Operation 1998 'and' 'underflow_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1061)   --->   "%select_ln346_352 = select i1 %overflow_225, i16 32767, i16 32768"   --->   Operation 1999 'select' 'select_ln346_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_225 = or i1 %overflow_225, i1 %underflow_225"   --->   Operation 2000 'or' 'or_ln346_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2001 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1061 = select i1 %or_ln346_225, i16 %select_ln346_352, i16 %out_data_V_1217"   --->   Operation 2001 'select' 'out_data_V_1061' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_35, i16 %out_data_V_1061" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2002 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2003 [1/1] (0.12ns)   --->   "%xor_ln896_454 = xor i1 %p_Result_2184, i1 1"   --->   Operation 2003 'xor' 'xor_ln896_454' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.12ns)   --->   "%carry_455 = and i1 %p_Result_2183, i1 %xor_ln896_454"   --->   Operation 2004 'and' 'carry_455' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node overflow_226)   --->   "%deleted_zeros_226 = select i1 %carry_455, i1 %Range1_all_ones_226, i1 %Range1_all_zeros_226"   --->   Operation 2005 'select' 'deleted_zeros_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_226)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_682, i32 19"   --->   Operation 2006 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_226)   --->   "%xor_ln890_36 = xor i1 %tmp_602, i1 1"   --->   Operation 2007 'xor' 'xor_ln890_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_226)   --->   "%and_ln890_36 = and i1 %Range2_all_ones_36, i1 %xor_ln890_36"   --->   Operation 2008 'and' 'and_ln890_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_226)   --->   "%deleted_ones_226 = select i1 %carry_455, i1 %and_ln890_36, i1 %Range1_all_ones_226"   --->   Operation 2009 'select' 'deleted_ones_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_226)   --->   "%and_ln891_36 = and i1 %carry_455, i1 %Range1_all_ones_226"   --->   Operation 2010 'and' 'and_ln891_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node overflow_226)   --->   "%xor_ln895_262 = xor i1 %deleted_zeros_226, i1 1"   --->   Operation 2011 'xor' 'xor_ln895_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node overflow_226)   --->   "%or_ln895_226 = or i1 %p_Result_2184, i1 %xor_ln895_262"   --->   Operation 2012 'or' 'or_ln895_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node overflow_226)   --->   "%xor_ln895_263 = xor i1 %p_Result_2181, i1 1"   --->   Operation 2013 'xor' 'xor_ln895_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_226 = and i1 %or_ln895_226, i1 %xor_ln895_263"   --->   Operation 2014 'and' 'overflow_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_226)   --->   "%xor_ln896_455 = xor i1 %deleted_ones_226, i1 1"   --->   Operation 2015 'xor' 'xor_ln896_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_226 = or i1 %xor_ln896_454, i1 %xor_ln896_455"   --->   Operation 2016 'or' 'or_ln896_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_226)   --->   "%xor_ln896_546 = xor i1 %and_ln891_36, i1 %or_ln896_226"   --->   Operation 2017 'xor' 'xor_ln896_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_226)   --->   "%underflow_226 = and i1 %xor_ln896_546, i1 %p_Result_2181"   --->   Operation 2018 'and' 'underflow_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1064)   --->   "%select_ln346_353 = select i1 %overflow_226, i16 32767, i16 32768"   --->   Operation 2019 'select' 'select_ln346_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_226 = or i1 %overflow_226, i1 %underflow_226"   --->   Operation 2020 'or' 'or_ln346_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1064 = select i1 %or_ln346_226, i16 %select_ln346_353, i16 %out_data_V_1219"   --->   Operation 2021 'select' 'out_data_V_1064' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2022 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_36, i16 %out_data_V_1064" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2022 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2023 [1/1] (0.12ns)   --->   "%xor_ln896_456 = xor i1 %p_Result_2188, i1 1"   --->   Operation 2023 'xor' 'xor_ln896_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.12ns)   --->   "%carry_457 = and i1 %p_Result_2187, i1 %xor_ln896_456"   --->   Operation 2024 'and' 'carry_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%deleted_zeros_227 = select i1 %carry_457, i1 %Range1_all_ones_227, i1 %Range1_all_zeros_227"   --->   Operation 2025 'select' 'deleted_zeros_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_227)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_685, i32 19"   --->   Operation 2026 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_227)   --->   "%xor_ln890_37 = xor i1 %tmp_608, i1 1"   --->   Operation 2027 'xor' 'xor_ln890_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_227)   --->   "%and_ln890_37 = and i1 %Range2_all_ones_37, i1 %xor_ln890_37"   --->   Operation 2028 'and' 'and_ln890_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_227)   --->   "%deleted_ones_227 = select i1 %carry_457, i1 %and_ln890_37, i1 %Range1_all_ones_227"   --->   Operation 2029 'select' 'deleted_ones_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_227)   --->   "%and_ln891_37 = and i1 %carry_457, i1 %Range1_all_ones_227"   --->   Operation 2030 'and' 'and_ln891_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%xor_ln895_264 = xor i1 %deleted_zeros_227, i1 1"   --->   Operation 2031 'xor' 'xor_ln895_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%or_ln895_227 = or i1 %p_Result_2188, i1 %xor_ln895_264"   --->   Operation 2032 'or' 'or_ln895_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node overflow_227)   --->   "%xor_ln895_265 = xor i1 %p_Result_2185, i1 1"   --->   Operation 2033 'xor' 'xor_ln895_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2034 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_227 = and i1 %or_ln895_227, i1 %xor_ln895_265"   --->   Operation 2034 'and' 'overflow_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_227)   --->   "%xor_ln896_457 = xor i1 %deleted_ones_227, i1 1"   --->   Operation 2035 'xor' 'xor_ln896_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2036 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_227 = or i1 %xor_ln896_456, i1 %xor_ln896_457"   --->   Operation 2036 'or' 'or_ln896_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_227)   --->   "%xor_ln896_547 = xor i1 %and_ln891_37, i1 %or_ln896_227"   --->   Operation 2037 'xor' 'xor_ln896_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_227)   --->   "%underflow_227 = and i1 %xor_ln896_547, i1 %p_Result_2185"   --->   Operation 2038 'and' 'underflow_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1067)   --->   "%select_ln346_354 = select i1 %overflow_227, i16 32767, i16 32768"   --->   Operation 2039 'select' 'select_ln346_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2040 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_227 = or i1 %overflow_227, i1 %underflow_227"   --->   Operation 2040 'or' 'or_ln346_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2041 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1067 = select i1 %or_ln346_227, i16 %select_ln346_354, i16 %out_data_V_1221"   --->   Operation 2041 'select' 'out_data_V_1067' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_37, i16 %out_data_V_1067" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2042 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2043 [1/1] (0.12ns)   --->   "%xor_ln896_458 = xor i1 %p_Result_2192, i1 1"   --->   Operation 2043 'xor' 'xor_ln896_458' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2044 [1/1] (0.12ns)   --->   "%carry_459 = and i1 %p_Result_2191, i1 %xor_ln896_458"   --->   Operation 2044 'and' 'carry_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node overflow_228)   --->   "%deleted_zeros_228 = select i1 %carry_459, i1 %Range1_all_ones_228, i1 %Range1_all_zeros_228"   --->   Operation 2045 'select' 'deleted_zeros_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_228)   --->   "%tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_688, i32 19"   --->   Operation 2046 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_228)   --->   "%xor_ln890_38 = xor i1 %tmp_614, i1 1"   --->   Operation 2047 'xor' 'xor_ln890_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_228)   --->   "%and_ln890_38 = and i1 %Range2_all_ones_38, i1 %xor_ln890_38"   --->   Operation 2048 'and' 'and_ln890_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_228)   --->   "%deleted_ones_228 = select i1 %carry_459, i1 %and_ln890_38, i1 %Range1_all_ones_228"   --->   Operation 2049 'select' 'deleted_ones_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_228)   --->   "%and_ln891_38 = and i1 %carry_459, i1 %Range1_all_ones_228"   --->   Operation 2050 'and' 'and_ln891_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node overflow_228)   --->   "%xor_ln895_266 = xor i1 %deleted_zeros_228, i1 1"   --->   Operation 2051 'xor' 'xor_ln895_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node overflow_228)   --->   "%or_ln895_228 = or i1 %p_Result_2192, i1 %xor_ln895_266"   --->   Operation 2052 'or' 'or_ln895_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node overflow_228)   --->   "%xor_ln895_267 = xor i1 %p_Result_2189, i1 1"   --->   Operation 2053 'xor' 'xor_ln895_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_228 = and i1 %or_ln895_228, i1 %xor_ln895_267"   --->   Operation 2054 'and' 'overflow_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_228)   --->   "%xor_ln896_459 = xor i1 %deleted_ones_228, i1 1"   --->   Operation 2055 'xor' 'xor_ln896_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_228 = or i1 %xor_ln896_458, i1 %xor_ln896_459"   --->   Operation 2056 'or' 'or_ln896_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_228)   --->   "%xor_ln896_548 = xor i1 %and_ln891_38, i1 %or_ln896_228"   --->   Operation 2057 'xor' 'xor_ln896_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_228)   --->   "%underflow_228 = and i1 %xor_ln896_548, i1 %p_Result_2189"   --->   Operation 2058 'and' 'underflow_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1070)   --->   "%select_ln346_355 = select i1 %overflow_228, i16 32767, i16 32768"   --->   Operation 2059 'select' 'select_ln346_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_228 = or i1 %overflow_228, i1 %underflow_228"   --->   Operation 2060 'or' 'or_ln346_228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1070 = select i1 %or_ln346_228, i16 %select_ln346_355, i16 %out_data_V_1223"   --->   Operation 2061 'select' 'out_data_V_1070' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_38, i16 %out_data_V_1070" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2062 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2063 [1/1] (0.12ns)   --->   "%xor_ln896_460 = xor i1 %p_Result_2196, i1 1"   --->   Operation 2063 'xor' 'xor_ln896_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.12ns)   --->   "%carry_461 = and i1 %p_Result_2195, i1 %xor_ln896_460"   --->   Operation 2064 'and' 'carry_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%deleted_zeros_229 = select i1 %carry_461, i1 %Range1_all_ones_229, i1 %Range1_all_zeros_229"   --->   Operation 2065 'select' 'deleted_zeros_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_229)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_691, i32 19"   --->   Operation 2066 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_229)   --->   "%xor_ln890_39 = xor i1 %tmp_620, i1 1"   --->   Operation 2067 'xor' 'xor_ln890_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_229)   --->   "%and_ln890_39 = and i1 %Range2_all_ones_39, i1 %xor_ln890_39"   --->   Operation 2068 'and' 'and_ln890_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_229)   --->   "%deleted_ones_229 = select i1 %carry_461, i1 %and_ln890_39, i1 %Range1_all_ones_229"   --->   Operation 2069 'select' 'deleted_ones_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_229)   --->   "%and_ln891_39 = and i1 %carry_461, i1 %Range1_all_ones_229"   --->   Operation 2070 'and' 'and_ln891_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%xor_ln895_268 = xor i1 %deleted_zeros_229, i1 1"   --->   Operation 2071 'xor' 'xor_ln895_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%or_ln895_229 = or i1 %p_Result_2196, i1 %xor_ln895_268"   --->   Operation 2072 'or' 'or_ln895_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node overflow_229)   --->   "%xor_ln895_269 = xor i1 %p_Result_2193, i1 1"   --->   Operation 2073 'xor' 'xor_ln895_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2074 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_229 = and i1 %or_ln895_229, i1 %xor_ln895_269"   --->   Operation 2074 'and' 'overflow_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_229)   --->   "%xor_ln896_461 = xor i1 %deleted_ones_229, i1 1"   --->   Operation 2075 'xor' 'xor_ln896_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_229 = or i1 %xor_ln896_460, i1 %xor_ln896_461"   --->   Operation 2076 'or' 'or_ln896_229' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_229)   --->   "%xor_ln896_549 = xor i1 %and_ln891_39, i1 %or_ln896_229"   --->   Operation 2077 'xor' 'xor_ln896_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_229)   --->   "%underflow_229 = and i1 %xor_ln896_549, i1 %p_Result_2193"   --->   Operation 2078 'and' 'underflow_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1073)   --->   "%select_ln346_356 = select i1 %overflow_229, i16 32767, i16 32768"   --->   Operation 2079 'select' 'select_ln346_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2080 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_229 = or i1 %overflow_229, i1 %underflow_229"   --->   Operation 2080 'or' 'or_ln346_229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2081 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1073 = select i1 %or_ln346_229, i16 %select_ln346_356, i16 %out_data_V_1225"   --->   Operation 2081 'select' 'out_data_V_1073' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_39, i16 %out_data_V_1073" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2082 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2083 [1/1] (0.12ns)   --->   "%xor_ln896_462 = xor i1 %p_Result_2200, i1 1"   --->   Operation 2083 'xor' 'xor_ln896_462' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (0.12ns)   --->   "%carry_463 = and i1 %p_Result_2199, i1 %xor_ln896_462"   --->   Operation 2084 'and' 'carry_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node overflow_230)   --->   "%deleted_zeros_230 = select i1 %carry_463, i1 %Range1_all_ones_230, i1 %Range1_all_zeros_230"   --->   Operation 2085 'select' 'deleted_zeros_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_230)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_694, i32 19"   --->   Operation 2086 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_230)   --->   "%xor_ln890_40 = xor i1 %tmp_626, i1 1"   --->   Operation 2087 'xor' 'xor_ln890_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_230)   --->   "%and_ln890_40 = and i1 %Range2_all_ones_40, i1 %xor_ln890_40"   --->   Operation 2088 'and' 'and_ln890_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_230)   --->   "%deleted_ones_230 = select i1 %carry_463, i1 %and_ln890_40, i1 %Range1_all_ones_230"   --->   Operation 2089 'select' 'deleted_ones_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_230)   --->   "%and_ln891_40 = and i1 %carry_463, i1 %Range1_all_ones_230"   --->   Operation 2090 'and' 'and_ln891_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node overflow_230)   --->   "%xor_ln895_270 = xor i1 %deleted_zeros_230, i1 1"   --->   Operation 2091 'xor' 'xor_ln895_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node overflow_230)   --->   "%or_ln895_230 = or i1 %p_Result_2200, i1 %xor_ln895_270"   --->   Operation 2092 'or' 'or_ln895_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node overflow_230)   --->   "%xor_ln895_271 = xor i1 %p_Result_2197, i1 1"   --->   Operation 2093 'xor' 'xor_ln895_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2094 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_230 = and i1 %or_ln895_230, i1 %xor_ln895_271"   --->   Operation 2094 'and' 'overflow_230' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_230)   --->   "%xor_ln896_463 = xor i1 %deleted_ones_230, i1 1"   --->   Operation 2095 'xor' 'xor_ln896_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_230 = or i1 %xor_ln896_462, i1 %xor_ln896_463"   --->   Operation 2096 'or' 'or_ln896_230' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_230)   --->   "%xor_ln896_550 = xor i1 %and_ln891_40, i1 %or_ln896_230"   --->   Operation 2097 'xor' 'xor_ln896_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_230)   --->   "%underflow_230 = and i1 %xor_ln896_550, i1 %p_Result_2197"   --->   Operation 2098 'and' 'underflow_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1076)   --->   "%select_ln346_357 = select i1 %overflow_230, i16 32767, i16 32768"   --->   Operation 2099 'select' 'select_ln346_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_230 = or i1 %overflow_230, i1 %underflow_230"   --->   Operation 2100 'or' 'or_ln346_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1076 = select i1 %or_ln346_230, i16 %select_ln346_357, i16 %out_data_V_1227"   --->   Operation 2101 'select' 'out_data_V_1076' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_40, i16 %out_data_V_1076" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2102 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2103 [1/1] (0.12ns)   --->   "%xor_ln896_464 = xor i1 %p_Result_2204, i1 1"   --->   Operation 2103 'xor' 'xor_ln896_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2104 [1/1] (0.12ns)   --->   "%carry_465 = and i1 %p_Result_2203, i1 %xor_ln896_464"   --->   Operation 2104 'and' 'carry_465' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node overflow_231)   --->   "%deleted_zeros_231 = select i1 %carry_465, i1 %Range1_all_ones_231, i1 %Range1_all_zeros_231"   --->   Operation 2105 'select' 'deleted_zeros_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_231)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_697, i32 19"   --->   Operation 2106 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_231)   --->   "%xor_ln890_41 = xor i1 %tmp_632, i1 1"   --->   Operation 2107 'xor' 'xor_ln890_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_231)   --->   "%and_ln890_41 = and i1 %Range2_all_ones_41, i1 %xor_ln890_41"   --->   Operation 2108 'and' 'and_ln890_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_231)   --->   "%deleted_ones_231 = select i1 %carry_465, i1 %and_ln890_41, i1 %Range1_all_ones_231"   --->   Operation 2109 'select' 'deleted_ones_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_231)   --->   "%and_ln891_41 = and i1 %carry_465, i1 %Range1_all_ones_231"   --->   Operation 2110 'and' 'and_ln891_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node overflow_231)   --->   "%xor_ln895_272 = xor i1 %deleted_zeros_231, i1 1"   --->   Operation 2111 'xor' 'xor_ln895_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node overflow_231)   --->   "%or_ln895_231 = or i1 %p_Result_2204, i1 %xor_ln895_272"   --->   Operation 2112 'or' 'or_ln895_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node overflow_231)   --->   "%xor_ln895_273 = xor i1 %p_Result_2201, i1 1"   --->   Operation 2113 'xor' 'xor_ln895_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_231 = and i1 %or_ln895_231, i1 %xor_ln895_273"   --->   Operation 2114 'and' 'overflow_231' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_231)   --->   "%xor_ln896_465 = xor i1 %deleted_ones_231, i1 1"   --->   Operation 2115 'xor' 'xor_ln896_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2116 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_231 = or i1 %xor_ln896_464, i1 %xor_ln896_465"   --->   Operation 2116 'or' 'or_ln896_231' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_231)   --->   "%xor_ln896_551 = xor i1 %and_ln891_41, i1 %or_ln896_231"   --->   Operation 2117 'xor' 'xor_ln896_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_231)   --->   "%underflow_231 = and i1 %xor_ln896_551, i1 %p_Result_2201"   --->   Operation 2118 'and' 'underflow_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1079)   --->   "%select_ln346_358 = select i1 %overflow_231, i16 32767, i16 32768"   --->   Operation 2119 'select' 'select_ln346_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_231 = or i1 %overflow_231, i1 %underflow_231"   --->   Operation 2120 'or' 'or_ln346_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2121 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1079 = select i1 %or_ln346_231, i16 %select_ln346_358, i16 %out_data_V_1229"   --->   Operation 2121 'select' 'out_data_V_1079' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2122 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_41, i16 %out_data_V_1079" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2122 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2123 [1/1] (0.12ns)   --->   "%xor_ln896_466 = xor i1 %p_Result_2208, i1 1"   --->   Operation 2123 'xor' 'xor_ln896_466' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2124 [1/1] (0.12ns)   --->   "%carry_467 = and i1 %p_Result_2207, i1 %xor_ln896_466"   --->   Operation 2124 'and' 'carry_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%deleted_zeros_232 = select i1 %carry_467, i1 %Range1_all_ones_232, i1 %Range1_all_zeros_232"   --->   Operation 2125 'select' 'deleted_zeros_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_232)   --->   "%tmp_638 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_700, i32 19"   --->   Operation 2126 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_232)   --->   "%xor_ln890_42 = xor i1 %tmp_638, i1 1"   --->   Operation 2127 'xor' 'xor_ln890_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_232)   --->   "%and_ln890_42 = and i1 %Range2_all_ones_42, i1 %xor_ln890_42"   --->   Operation 2128 'and' 'and_ln890_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_232)   --->   "%deleted_ones_232 = select i1 %carry_467, i1 %and_ln890_42, i1 %Range1_all_ones_232"   --->   Operation 2129 'select' 'deleted_ones_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_232)   --->   "%and_ln891_42 = and i1 %carry_467, i1 %Range1_all_ones_232"   --->   Operation 2130 'and' 'and_ln891_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%xor_ln895_274 = xor i1 %deleted_zeros_232, i1 1"   --->   Operation 2131 'xor' 'xor_ln895_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%or_ln895_232 = or i1 %p_Result_2208, i1 %xor_ln895_274"   --->   Operation 2132 'or' 'or_ln895_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node overflow_232)   --->   "%xor_ln895_275 = xor i1 %p_Result_2205, i1 1"   --->   Operation 2133 'xor' 'xor_ln895_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_232 = and i1 %or_ln895_232, i1 %xor_ln895_275"   --->   Operation 2134 'and' 'overflow_232' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_232)   --->   "%xor_ln896_467 = xor i1 %deleted_ones_232, i1 1"   --->   Operation 2135 'xor' 'xor_ln896_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_232 = or i1 %xor_ln896_466, i1 %xor_ln896_467"   --->   Operation 2136 'or' 'or_ln896_232' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_232)   --->   "%xor_ln896_552 = xor i1 %and_ln891_42, i1 %or_ln896_232"   --->   Operation 2137 'xor' 'xor_ln896_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_232)   --->   "%underflow_232 = and i1 %xor_ln896_552, i1 %p_Result_2205"   --->   Operation 2138 'and' 'underflow_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1082)   --->   "%select_ln346_359 = select i1 %overflow_232, i16 32767, i16 32768"   --->   Operation 2139 'select' 'select_ln346_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2140 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_232 = or i1 %overflow_232, i1 %underflow_232"   --->   Operation 2140 'or' 'or_ln346_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1082 = select i1 %or_ln346_232, i16 %select_ln346_359, i16 %out_data_V_1231"   --->   Operation 2141 'select' 'out_data_V_1082' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2142 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_42, i16 %out_data_V_1082" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2142 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2143 [1/1] (0.12ns)   --->   "%xor_ln896_468 = xor i1 %p_Result_2212, i1 1"   --->   Operation 2143 'xor' 'xor_ln896_468' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2144 [1/1] (0.12ns)   --->   "%carry_469 = and i1 %p_Result_2211, i1 %xor_ln896_468"   --->   Operation 2144 'and' 'carry_469' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%deleted_zeros_233 = select i1 %carry_469, i1 %Range1_all_ones_233, i1 %Range1_all_zeros_233"   --->   Operation 2145 'select' 'deleted_zeros_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_233)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_703, i32 19"   --->   Operation 2146 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_233)   --->   "%xor_ln890_43 = xor i1 %tmp_644, i1 1"   --->   Operation 2147 'xor' 'xor_ln890_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_233)   --->   "%and_ln890_43 = and i1 %Range2_all_ones_43, i1 %xor_ln890_43"   --->   Operation 2148 'and' 'and_ln890_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_233)   --->   "%deleted_ones_233 = select i1 %carry_469, i1 %and_ln890_43, i1 %Range1_all_ones_233"   --->   Operation 2149 'select' 'deleted_ones_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_233)   --->   "%and_ln891_43 = and i1 %carry_469, i1 %Range1_all_ones_233"   --->   Operation 2150 'and' 'and_ln891_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%xor_ln895_276 = xor i1 %deleted_zeros_233, i1 1"   --->   Operation 2151 'xor' 'xor_ln895_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%or_ln895_233 = or i1 %p_Result_2212, i1 %xor_ln895_276"   --->   Operation 2152 'or' 'or_ln895_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node overflow_233)   --->   "%xor_ln895_277 = xor i1 %p_Result_2209, i1 1"   --->   Operation 2153 'xor' 'xor_ln895_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_233 = and i1 %or_ln895_233, i1 %xor_ln895_277"   --->   Operation 2154 'and' 'overflow_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_233)   --->   "%xor_ln896_469 = xor i1 %deleted_ones_233, i1 1"   --->   Operation 2155 'xor' 'xor_ln896_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2156 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_233 = or i1 %xor_ln896_468, i1 %xor_ln896_469"   --->   Operation 2156 'or' 'or_ln896_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_233)   --->   "%xor_ln896_553 = xor i1 %and_ln891_43, i1 %or_ln896_233"   --->   Operation 2157 'xor' 'xor_ln896_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_233)   --->   "%underflow_233 = and i1 %xor_ln896_553, i1 %p_Result_2209"   --->   Operation 2158 'and' 'underflow_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1085)   --->   "%select_ln346_360 = select i1 %overflow_233, i16 32767, i16 32768"   --->   Operation 2159 'select' 'select_ln346_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_233 = or i1 %overflow_233, i1 %underflow_233"   --->   Operation 2160 'or' 'or_ln346_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1085 = select i1 %or_ln346_233, i16 %select_ln346_360, i16 %out_data_V_1233"   --->   Operation 2161 'select' 'out_data_V_1085' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_43, i16 %out_data_V_1085" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2162 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2163 [1/1] (0.12ns)   --->   "%xor_ln896_470 = xor i1 %p_Result_2216, i1 1"   --->   Operation 2163 'xor' 'xor_ln896_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.12ns)   --->   "%carry_471 = and i1 %p_Result_2215, i1 %xor_ln896_470"   --->   Operation 2164 'and' 'carry_471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node overflow_234)   --->   "%deleted_zeros_234 = select i1 %carry_471, i1 %Range1_all_ones_234, i1 %Range1_all_zeros_234"   --->   Operation 2165 'select' 'deleted_zeros_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_234)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_706, i32 19"   --->   Operation 2166 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_234)   --->   "%xor_ln890_44 = xor i1 %tmp_650, i1 1"   --->   Operation 2167 'xor' 'xor_ln890_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_234)   --->   "%and_ln890_44 = and i1 %Range2_all_ones_44, i1 %xor_ln890_44"   --->   Operation 2168 'and' 'and_ln890_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_234)   --->   "%deleted_ones_234 = select i1 %carry_471, i1 %and_ln890_44, i1 %Range1_all_ones_234"   --->   Operation 2169 'select' 'deleted_ones_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_234)   --->   "%and_ln891_44 = and i1 %carry_471, i1 %Range1_all_ones_234"   --->   Operation 2170 'and' 'and_ln891_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node overflow_234)   --->   "%xor_ln895_278 = xor i1 %deleted_zeros_234, i1 1"   --->   Operation 2171 'xor' 'xor_ln895_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node overflow_234)   --->   "%or_ln895_234 = or i1 %p_Result_2216, i1 %xor_ln895_278"   --->   Operation 2172 'or' 'or_ln895_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node overflow_234)   --->   "%xor_ln895_279 = xor i1 %p_Result_2213, i1 1"   --->   Operation 2173 'xor' 'xor_ln895_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_234 = and i1 %or_ln895_234, i1 %xor_ln895_279"   --->   Operation 2174 'and' 'overflow_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_234)   --->   "%xor_ln896_471 = xor i1 %deleted_ones_234, i1 1"   --->   Operation 2175 'xor' 'xor_ln896_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2176 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_234 = or i1 %xor_ln896_470, i1 %xor_ln896_471"   --->   Operation 2176 'or' 'or_ln896_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_234)   --->   "%xor_ln896_554 = xor i1 %and_ln891_44, i1 %or_ln896_234"   --->   Operation 2177 'xor' 'xor_ln896_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_234)   --->   "%underflow_234 = and i1 %xor_ln896_554, i1 %p_Result_2213"   --->   Operation 2178 'and' 'underflow_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1088)   --->   "%select_ln346_361 = select i1 %overflow_234, i16 32767, i16 32768"   --->   Operation 2179 'select' 'select_ln346_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_234 = or i1 %overflow_234, i1 %underflow_234"   --->   Operation 2180 'or' 'or_ln346_234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2181 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1088 = select i1 %or_ln346_234, i16 %select_ln346_361, i16 %out_data_V_1235"   --->   Operation 2181 'select' 'out_data_V_1088' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_44, i16 %out_data_V_1088" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2182 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2183 [1/1] (0.12ns)   --->   "%xor_ln896_472 = xor i1 %p_Result_2220, i1 1"   --->   Operation 2183 'xor' 'xor_ln896_472' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2184 [1/1] (0.12ns)   --->   "%carry_473 = and i1 %p_Result_2219, i1 %xor_ln896_472"   --->   Operation 2184 'and' 'carry_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%deleted_zeros_235 = select i1 %carry_473, i1 %Range1_all_ones_235, i1 %Range1_all_zeros_235"   --->   Operation 2185 'select' 'deleted_zeros_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_235)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_709, i32 19"   --->   Operation 2186 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_235)   --->   "%xor_ln890_45 = xor i1 %tmp_656, i1 1"   --->   Operation 2187 'xor' 'xor_ln890_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_235)   --->   "%and_ln890_45 = and i1 %Range2_all_ones_45, i1 %xor_ln890_45"   --->   Operation 2188 'and' 'and_ln890_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_235)   --->   "%deleted_ones_235 = select i1 %carry_473, i1 %and_ln890_45, i1 %Range1_all_ones_235"   --->   Operation 2189 'select' 'deleted_ones_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_235)   --->   "%and_ln891_45 = and i1 %carry_473, i1 %Range1_all_ones_235"   --->   Operation 2190 'and' 'and_ln891_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%xor_ln895_280 = xor i1 %deleted_zeros_235, i1 1"   --->   Operation 2191 'xor' 'xor_ln895_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%or_ln895_235 = or i1 %p_Result_2220, i1 %xor_ln895_280"   --->   Operation 2192 'or' 'or_ln895_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node overflow_235)   --->   "%xor_ln895_281 = xor i1 %p_Result_2217, i1 1"   --->   Operation 2193 'xor' 'xor_ln895_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_235 = and i1 %or_ln895_235, i1 %xor_ln895_281"   --->   Operation 2194 'and' 'overflow_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_235)   --->   "%xor_ln896_473 = xor i1 %deleted_ones_235, i1 1"   --->   Operation 2195 'xor' 'xor_ln896_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_235 = or i1 %xor_ln896_472, i1 %xor_ln896_473"   --->   Operation 2196 'or' 'or_ln896_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_235)   --->   "%xor_ln896_555 = xor i1 %and_ln891_45, i1 %or_ln896_235"   --->   Operation 2197 'xor' 'xor_ln896_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_235)   --->   "%underflow_235 = and i1 %xor_ln896_555, i1 %p_Result_2217"   --->   Operation 2198 'and' 'underflow_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1091)   --->   "%select_ln346_362 = select i1 %overflow_235, i16 32767, i16 32768"   --->   Operation 2199 'select' 'select_ln346_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_235 = or i1 %overflow_235, i1 %underflow_235"   --->   Operation 2200 'or' 'or_ln346_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1091 = select i1 %or_ln346_235, i16 %select_ln346_362, i16 %out_data_V_1237"   --->   Operation 2201 'select' 'out_data_V_1091' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2202 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_45, i16 %out_data_V_1091" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2202 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2203 [1/1] (0.12ns)   --->   "%xor_ln896_474 = xor i1 %p_Result_2224, i1 1"   --->   Operation 2203 'xor' 'xor_ln896_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2204 [1/1] (0.12ns)   --->   "%carry_475 = and i1 %p_Result_2223, i1 %xor_ln896_474"   --->   Operation 2204 'and' 'carry_475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node overflow_236)   --->   "%deleted_zeros_236 = select i1 %carry_475, i1 %Range1_all_ones_236, i1 %Range1_all_zeros_236"   --->   Operation 2205 'select' 'deleted_zeros_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_236)   --->   "%tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_712, i32 19"   --->   Operation 2206 'bitselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_236)   --->   "%xor_ln890_46 = xor i1 %tmp_662, i1 1"   --->   Operation 2207 'xor' 'xor_ln890_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_236)   --->   "%and_ln890_46 = and i1 %Range2_all_ones_46, i1 %xor_ln890_46"   --->   Operation 2208 'and' 'and_ln890_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_236)   --->   "%deleted_ones_236 = select i1 %carry_475, i1 %and_ln890_46, i1 %Range1_all_ones_236"   --->   Operation 2209 'select' 'deleted_ones_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_236)   --->   "%and_ln891_46 = and i1 %carry_475, i1 %Range1_all_ones_236"   --->   Operation 2210 'and' 'and_ln891_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node overflow_236)   --->   "%xor_ln895_282 = xor i1 %deleted_zeros_236, i1 1"   --->   Operation 2211 'xor' 'xor_ln895_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node overflow_236)   --->   "%or_ln895_236 = or i1 %p_Result_2224, i1 %xor_ln895_282"   --->   Operation 2212 'or' 'or_ln895_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node overflow_236)   --->   "%xor_ln895_283 = xor i1 %p_Result_2221, i1 1"   --->   Operation 2213 'xor' 'xor_ln895_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_236 = and i1 %or_ln895_236, i1 %xor_ln895_283"   --->   Operation 2214 'and' 'overflow_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_236)   --->   "%xor_ln896_475 = xor i1 %deleted_ones_236, i1 1"   --->   Operation 2215 'xor' 'xor_ln896_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2216 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_236 = or i1 %xor_ln896_474, i1 %xor_ln896_475"   --->   Operation 2216 'or' 'or_ln896_236' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_236)   --->   "%xor_ln896_556 = xor i1 %and_ln891_46, i1 %or_ln896_236"   --->   Operation 2217 'xor' 'xor_ln896_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_236)   --->   "%underflow_236 = and i1 %xor_ln896_556, i1 %p_Result_2221"   --->   Operation 2218 'and' 'underflow_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1094)   --->   "%select_ln346_363 = select i1 %overflow_236, i16 32767, i16 32768"   --->   Operation 2219 'select' 'select_ln346_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_236 = or i1 %overflow_236, i1 %underflow_236"   --->   Operation 2220 'or' 'or_ln346_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2221 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1094 = select i1 %or_ln346_236, i16 %select_ln346_363, i16 %out_data_V_1239"   --->   Operation 2221 'select' 'out_data_V_1094' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_46, i16 %out_data_V_1094" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2222 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2223 [1/1] (0.12ns)   --->   "%xor_ln896_476 = xor i1 %p_Result_2228, i1 1"   --->   Operation 2223 'xor' 'xor_ln896_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2224 [1/1] (0.12ns)   --->   "%carry_477 = and i1 %p_Result_2227, i1 %xor_ln896_476"   --->   Operation 2224 'and' 'carry_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%deleted_zeros_237 = select i1 %carry_477, i1 %Range1_all_ones_237, i1 %Range1_all_zeros_237"   --->   Operation 2225 'select' 'deleted_zeros_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_237)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_715, i32 19"   --->   Operation 2226 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_237)   --->   "%xor_ln890_47 = xor i1 %tmp_668, i1 1"   --->   Operation 2227 'xor' 'xor_ln890_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_237)   --->   "%and_ln890_47 = and i1 %Range2_all_ones_47, i1 %xor_ln890_47"   --->   Operation 2228 'and' 'and_ln890_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_237)   --->   "%deleted_ones_237 = select i1 %carry_477, i1 %and_ln890_47, i1 %Range1_all_ones_237"   --->   Operation 2229 'select' 'deleted_ones_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_237)   --->   "%and_ln891_47 = and i1 %carry_477, i1 %Range1_all_ones_237"   --->   Operation 2230 'and' 'and_ln891_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%xor_ln895_284 = xor i1 %deleted_zeros_237, i1 1"   --->   Operation 2231 'xor' 'xor_ln895_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%or_ln895_237 = or i1 %p_Result_2228, i1 %xor_ln895_284"   --->   Operation 2232 'or' 'or_ln895_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node overflow_237)   --->   "%xor_ln895_285 = xor i1 %p_Result_2225, i1 1"   --->   Operation 2233 'xor' 'xor_ln895_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_237 = and i1 %or_ln895_237, i1 %xor_ln895_285"   --->   Operation 2234 'and' 'overflow_237' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_237)   --->   "%xor_ln896_477 = xor i1 %deleted_ones_237, i1 1"   --->   Operation 2235 'xor' 'xor_ln896_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_237 = or i1 %xor_ln896_476, i1 %xor_ln896_477"   --->   Operation 2236 'or' 'or_ln896_237' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_237)   --->   "%xor_ln896_557 = xor i1 %and_ln891_47, i1 %or_ln896_237"   --->   Operation 2237 'xor' 'xor_ln896_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_237)   --->   "%underflow_237 = and i1 %xor_ln896_557, i1 %p_Result_2225"   --->   Operation 2238 'and' 'underflow_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1097)   --->   "%select_ln346_364 = select i1 %overflow_237, i16 32767, i16 32768"   --->   Operation 2239 'select' 'select_ln346_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2240 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_237 = or i1 %overflow_237, i1 %underflow_237"   --->   Operation 2240 'or' 'or_ln346_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1097 = select i1 %or_ln346_237, i16 %select_ln346_364, i16 %out_data_V_1241"   --->   Operation 2241 'select' 'out_data_V_1097' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_47, i16 %out_data_V_1097" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2242 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2243 [1/1] (0.12ns)   --->   "%xor_ln896_478 = xor i1 %p_Result_2232, i1 1"   --->   Operation 2243 'xor' 'xor_ln896_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.12ns)   --->   "%carry_479 = and i1 %p_Result_2231, i1 %xor_ln896_478"   --->   Operation 2244 'and' 'carry_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node overflow_238)   --->   "%deleted_zeros_238 = select i1 %carry_479, i1 %Range1_all_ones_238, i1 %Range1_all_zeros_238"   --->   Operation 2245 'select' 'deleted_zeros_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_238)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_718, i32 19"   --->   Operation 2246 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_238)   --->   "%xor_ln890_48 = xor i1 %tmp_674, i1 1"   --->   Operation 2247 'xor' 'xor_ln890_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_238)   --->   "%and_ln890_48 = and i1 %Range2_all_ones_48, i1 %xor_ln890_48"   --->   Operation 2248 'and' 'and_ln890_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_238)   --->   "%deleted_ones_238 = select i1 %carry_479, i1 %and_ln890_48, i1 %Range1_all_ones_238"   --->   Operation 2249 'select' 'deleted_ones_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_238)   --->   "%and_ln891_48 = and i1 %carry_479, i1 %Range1_all_ones_238"   --->   Operation 2250 'and' 'and_ln891_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node overflow_238)   --->   "%xor_ln895_286 = xor i1 %deleted_zeros_238, i1 1"   --->   Operation 2251 'xor' 'xor_ln895_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node overflow_238)   --->   "%or_ln895_238 = or i1 %p_Result_2232, i1 %xor_ln895_286"   --->   Operation 2252 'or' 'or_ln895_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node overflow_238)   --->   "%xor_ln895_287 = xor i1 %p_Result_2229, i1 1"   --->   Operation 2253 'xor' 'xor_ln895_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_238 = and i1 %or_ln895_238, i1 %xor_ln895_287"   --->   Operation 2254 'and' 'overflow_238' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_238)   --->   "%xor_ln896_479 = xor i1 %deleted_ones_238, i1 1"   --->   Operation 2255 'xor' 'xor_ln896_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_238 = or i1 %xor_ln896_478, i1 %xor_ln896_479"   --->   Operation 2256 'or' 'or_ln896_238' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_238)   --->   "%xor_ln896_558 = xor i1 %and_ln891_48, i1 %or_ln896_238"   --->   Operation 2257 'xor' 'xor_ln896_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_238)   --->   "%underflow_238 = and i1 %xor_ln896_558, i1 %p_Result_2229"   --->   Operation 2258 'and' 'underflow_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1100)   --->   "%select_ln346_365 = select i1 %overflow_238, i16 32767, i16 32768"   --->   Operation 2259 'select' 'select_ln346_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2260 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_238 = or i1 %overflow_238, i1 %underflow_238"   --->   Operation 2260 'or' 'or_ln346_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2261 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1100 = select i1 %or_ln346_238, i16 %select_ln346_365, i16 %out_data_V_1243"   --->   Operation 2261 'select' 'out_data_V_1100' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_48, i16 %out_data_V_1100" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2262 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2263 [1/1] (0.12ns)   --->   "%xor_ln896_480 = xor i1 %p_Result_2236, i1 1"   --->   Operation 2263 'xor' 'xor_ln896_480' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (0.12ns)   --->   "%carry_481 = and i1 %p_Result_2235, i1 %xor_ln896_480"   --->   Operation 2264 'and' 'carry_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node overflow_239)   --->   "%deleted_zeros_239 = select i1 %carry_481, i1 %Range1_all_ones_239, i1 %Range1_all_zeros_239"   --->   Operation 2265 'select' 'deleted_zeros_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_239)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_721, i32 19"   --->   Operation 2266 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_239)   --->   "%xor_ln890_49 = xor i1 %tmp_680, i1 1"   --->   Operation 2267 'xor' 'xor_ln890_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_239)   --->   "%and_ln890_49 = and i1 %Range2_all_ones_49, i1 %xor_ln890_49"   --->   Operation 2268 'and' 'and_ln890_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_239)   --->   "%deleted_ones_239 = select i1 %carry_481, i1 %and_ln890_49, i1 %Range1_all_ones_239"   --->   Operation 2269 'select' 'deleted_ones_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_239)   --->   "%and_ln891_49 = and i1 %carry_481, i1 %Range1_all_ones_239"   --->   Operation 2270 'and' 'and_ln891_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node overflow_239)   --->   "%xor_ln895_288 = xor i1 %deleted_zeros_239, i1 1"   --->   Operation 2271 'xor' 'xor_ln895_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node overflow_239)   --->   "%or_ln895_239 = or i1 %p_Result_2236, i1 %xor_ln895_288"   --->   Operation 2272 'or' 'or_ln895_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node overflow_239)   --->   "%xor_ln895_289 = xor i1 %p_Result_2233, i1 1"   --->   Operation 2273 'xor' 'xor_ln895_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_239 = and i1 %or_ln895_239, i1 %xor_ln895_289"   --->   Operation 2274 'and' 'overflow_239' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_239)   --->   "%xor_ln896_481 = xor i1 %deleted_ones_239, i1 1"   --->   Operation 2275 'xor' 'xor_ln896_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2276 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_239 = or i1 %xor_ln896_480, i1 %xor_ln896_481"   --->   Operation 2276 'or' 'or_ln896_239' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_239)   --->   "%xor_ln896_559 = xor i1 %and_ln891_49, i1 %or_ln896_239"   --->   Operation 2277 'xor' 'xor_ln896_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_239)   --->   "%underflow_239 = and i1 %xor_ln896_559, i1 %p_Result_2233"   --->   Operation 2278 'and' 'underflow_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1103)   --->   "%select_ln346_366 = select i1 %overflow_239, i16 32767, i16 32768"   --->   Operation 2279 'select' 'select_ln346_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_239 = or i1 %overflow_239, i1 %underflow_239"   --->   Operation 2280 'or' 'or_ln346_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1103 = select i1 %or_ln346_239, i16 %select_ln346_366, i16 %out_data_V_1245"   --->   Operation 2281 'select' 'out_data_V_1103' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_49, i16 %out_data_V_1103" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2282 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2283 [1/1] (0.12ns)   --->   "%xor_ln896_482 = xor i1 %p_Result_2240, i1 1"   --->   Operation 2283 'xor' 'xor_ln896_482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.12ns)   --->   "%carry_483 = and i1 %p_Result_2239, i1 %xor_ln896_482"   --->   Operation 2284 'and' 'carry_483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%deleted_zeros_240 = select i1 %carry_483, i1 %Range1_all_ones_240, i1 %Range1_all_zeros_240"   --->   Operation 2285 'select' 'deleted_zeros_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_240)   --->   "%tmp_686 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_724, i32 19"   --->   Operation 2286 'bitselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_240)   --->   "%xor_ln890_50 = xor i1 %tmp_686, i1 1"   --->   Operation 2287 'xor' 'xor_ln890_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_240)   --->   "%and_ln890_50 = and i1 %Range2_all_ones_50, i1 %xor_ln890_50"   --->   Operation 2288 'and' 'and_ln890_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_240)   --->   "%deleted_ones_240 = select i1 %carry_483, i1 %and_ln890_50, i1 %Range1_all_ones_240"   --->   Operation 2289 'select' 'deleted_ones_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_240)   --->   "%and_ln891_50 = and i1 %carry_483, i1 %Range1_all_ones_240"   --->   Operation 2290 'and' 'and_ln891_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%xor_ln895_290 = xor i1 %deleted_zeros_240, i1 1"   --->   Operation 2291 'xor' 'xor_ln895_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%or_ln895_240 = or i1 %p_Result_2240, i1 %xor_ln895_290"   --->   Operation 2292 'or' 'or_ln895_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node overflow_240)   --->   "%xor_ln895_291 = xor i1 %p_Result_2237, i1 1"   --->   Operation 2293 'xor' 'xor_ln895_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2294 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_240 = and i1 %or_ln895_240, i1 %xor_ln895_291"   --->   Operation 2294 'and' 'overflow_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_240)   --->   "%xor_ln896_483 = xor i1 %deleted_ones_240, i1 1"   --->   Operation 2295 'xor' 'xor_ln896_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2296 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_240 = or i1 %xor_ln896_482, i1 %xor_ln896_483"   --->   Operation 2296 'or' 'or_ln896_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_240)   --->   "%xor_ln896_560 = xor i1 %and_ln891_50, i1 %or_ln896_240"   --->   Operation 2297 'xor' 'xor_ln896_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_240)   --->   "%underflow_240 = and i1 %xor_ln896_560, i1 %p_Result_2237"   --->   Operation 2298 'and' 'underflow_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1106)   --->   "%select_ln346_367 = select i1 %overflow_240, i16 32767, i16 32768"   --->   Operation 2299 'select' 'select_ln346_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_240 = or i1 %overflow_240, i1 %underflow_240"   --->   Operation 2300 'or' 'or_ln346_240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2301 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1106 = select i1 %or_ln346_240, i16 %select_ln346_367, i16 %out_data_V_1247"   --->   Operation 2301 'select' 'out_data_V_1106' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_50, i16 %out_data_V_1106" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2302 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2303 [1/1] (0.12ns)   --->   "%xor_ln896_484 = xor i1 %p_Result_2244, i1 1"   --->   Operation 2303 'xor' 'xor_ln896_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.12ns)   --->   "%carry_485 = and i1 %p_Result_2243, i1 %xor_ln896_484"   --->   Operation 2304 'and' 'carry_485' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%deleted_zeros_241 = select i1 %carry_485, i1 %Range1_all_ones_241, i1 %Range1_all_zeros_241"   --->   Operation 2305 'select' 'deleted_zeros_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_241)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_727, i32 19"   --->   Operation 2306 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_241)   --->   "%xor_ln890_51 = xor i1 %tmp_692, i1 1"   --->   Operation 2307 'xor' 'xor_ln890_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_241)   --->   "%and_ln890_51 = and i1 %Range2_all_ones_51, i1 %xor_ln890_51"   --->   Operation 2308 'and' 'and_ln890_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_241)   --->   "%deleted_ones_241 = select i1 %carry_485, i1 %and_ln890_51, i1 %Range1_all_ones_241"   --->   Operation 2309 'select' 'deleted_ones_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_241)   --->   "%and_ln891_51 = and i1 %carry_485, i1 %Range1_all_ones_241"   --->   Operation 2310 'and' 'and_ln891_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%xor_ln895_292 = xor i1 %deleted_zeros_241, i1 1"   --->   Operation 2311 'xor' 'xor_ln895_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%or_ln895_241 = or i1 %p_Result_2244, i1 %xor_ln895_292"   --->   Operation 2312 'or' 'or_ln895_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node overflow_241)   --->   "%xor_ln895_293 = xor i1 %p_Result_2241, i1 1"   --->   Operation 2313 'xor' 'xor_ln895_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_241 = and i1 %or_ln895_241, i1 %xor_ln895_293"   --->   Operation 2314 'and' 'overflow_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_241)   --->   "%xor_ln896_485 = xor i1 %deleted_ones_241, i1 1"   --->   Operation 2315 'xor' 'xor_ln896_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_241 = or i1 %xor_ln896_484, i1 %xor_ln896_485"   --->   Operation 2316 'or' 'or_ln896_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_241)   --->   "%xor_ln896_561 = xor i1 %and_ln891_51, i1 %or_ln896_241"   --->   Operation 2317 'xor' 'xor_ln896_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_241)   --->   "%underflow_241 = and i1 %xor_ln896_561, i1 %p_Result_2241"   --->   Operation 2318 'and' 'underflow_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1109)   --->   "%select_ln346_368 = select i1 %overflow_241, i16 32767, i16 32768"   --->   Operation 2319 'select' 'select_ln346_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_241 = or i1 %overflow_241, i1 %underflow_241"   --->   Operation 2320 'or' 'or_ln346_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2321 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1109 = select i1 %or_ln346_241, i16 %select_ln346_368, i16 %out_data_V_1249"   --->   Operation 2321 'select' 'out_data_V_1109' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2322 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_51, i16 %out_data_V_1109" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2322 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2323 [1/1] (0.12ns)   --->   "%xor_ln896_486 = xor i1 %p_Result_2248, i1 1"   --->   Operation 2323 'xor' 'xor_ln896_486' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2324 [1/1] (0.12ns)   --->   "%carry_487 = and i1 %p_Result_2247, i1 %xor_ln896_486"   --->   Operation 2324 'and' 'carry_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node overflow_242)   --->   "%deleted_zeros_242 = select i1 %carry_487, i1 %Range1_all_ones_242, i1 %Range1_all_zeros_242"   --->   Operation 2325 'select' 'deleted_zeros_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_242)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_730, i32 19"   --->   Operation 2326 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_242)   --->   "%xor_ln890_52 = xor i1 %tmp_698, i1 1"   --->   Operation 2327 'xor' 'xor_ln890_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_242)   --->   "%and_ln890_52 = and i1 %Range2_all_ones_52, i1 %xor_ln890_52"   --->   Operation 2328 'and' 'and_ln890_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_242)   --->   "%deleted_ones_242 = select i1 %carry_487, i1 %and_ln890_52, i1 %Range1_all_ones_242"   --->   Operation 2329 'select' 'deleted_ones_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_242)   --->   "%and_ln891_52 = and i1 %carry_487, i1 %Range1_all_ones_242"   --->   Operation 2330 'and' 'and_ln891_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node overflow_242)   --->   "%xor_ln895_294 = xor i1 %deleted_zeros_242, i1 1"   --->   Operation 2331 'xor' 'xor_ln895_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node overflow_242)   --->   "%or_ln895_242 = or i1 %p_Result_2248, i1 %xor_ln895_294"   --->   Operation 2332 'or' 'or_ln895_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node overflow_242)   --->   "%xor_ln895_295 = xor i1 %p_Result_2245, i1 1"   --->   Operation 2333 'xor' 'xor_ln895_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2334 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_242 = and i1 %or_ln895_242, i1 %xor_ln895_295"   --->   Operation 2334 'and' 'overflow_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_242)   --->   "%xor_ln896_487 = xor i1 %deleted_ones_242, i1 1"   --->   Operation 2335 'xor' 'xor_ln896_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_242 = or i1 %xor_ln896_486, i1 %xor_ln896_487"   --->   Operation 2336 'or' 'or_ln896_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_242)   --->   "%xor_ln896_562 = xor i1 %and_ln891_52, i1 %or_ln896_242"   --->   Operation 2337 'xor' 'xor_ln896_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_242)   --->   "%underflow_242 = and i1 %xor_ln896_562, i1 %p_Result_2245"   --->   Operation 2338 'and' 'underflow_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1112)   --->   "%select_ln346_369 = select i1 %overflow_242, i16 32767, i16 32768"   --->   Operation 2339 'select' 'select_ln346_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_242 = or i1 %overflow_242, i1 %underflow_242"   --->   Operation 2340 'or' 'or_ln346_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2341 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1112 = select i1 %or_ln346_242, i16 %select_ln346_369, i16 %out_data_V_1251"   --->   Operation 2341 'select' 'out_data_V_1112' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_52, i16 %out_data_V_1112" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2342 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2343 [1/1] (0.12ns)   --->   "%xor_ln896_488 = xor i1 %p_Result_2252, i1 1"   --->   Operation 2343 'xor' 'xor_ln896_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.12ns)   --->   "%carry_489 = and i1 %p_Result_2251, i1 %xor_ln896_488"   --->   Operation 2344 'and' 'carry_489' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%deleted_zeros_243 = select i1 %carry_489, i1 %Range1_all_ones_243, i1 %Range1_all_zeros_243"   --->   Operation 2345 'select' 'deleted_zeros_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_243)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_733, i32 19"   --->   Operation 2346 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_243)   --->   "%xor_ln890_53 = xor i1 %tmp_704, i1 1"   --->   Operation 2347 'xor' 'xor_ln890_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_243)   --->   "%and_ln890_53 = and i1 %Range2_all_ones_53, i1 %xor_ln890_53"   --->   Operation 2348 'and' 'and_ln890_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_243)   --->   "%deleted_ones_243 = select i1 %carry_489, i1 %and_ln890_53, i1 %Range1_all_ones_243"   --->   Operation 2349 'select' 'deleted_ones_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_243)   --->   "%and_ln891_53 = and i1 %carry_489, i1 %Range1_all_ones_243"   --->   Operation 2350 'and' 'and_ln891_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%xor_ln895_296 = xor i1 %deleted_zeros_243, i1 1"   --->   Operation 2351 'xor' 'xor_ln895_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%or_ln895_243 = or i1 %p_Result_2252, i1 %xor_ln895_296"   --->   Operation 2352 'or' 'or_ln895_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node overflow_243)   --->   "%xor_ln895_297 = xor i1 %p_Result_2249, i1 1"   --->   Operation 2353 'xor' 'xor_ln895_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_243 = and i1 %or_ln895_243, i1 %xor_ln895_297"   --->   Operation 2354 'and' 'overflow_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_243)   --->   "%xor_ln896_489 = xor i1 %deleted_ones_243, i1 1"   --->   Operation 2355 'xor' 'xor_ln896_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2356 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_243 = or i1 %xor_ln896_488, i1 %xor_ln896_489"   --->   Operation 2356 'or' 'or_ln896_243' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_243)   --->   "%xor_ln896_563 = xor i1 %and_ln891_53, i1 %or_ln896_243"   --->   Operation 2357 'xor' 'xor_ln896_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_243)   --->   "%underflow_243 = and i1 %xor_ln896_563, i1 %p_Result_2249"   --->   Operation 2358 'and' 'underflow_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1115)   --->   "%select_ln346_370 = select i1 %overflow_243, i16 32767, i16 32768"   --->   Operation 2359 'select' 'select_ln346_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2360 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_243 = or i1 %overflow_243, i1 %underflow_243"   --->   Operation 2360 'or' 'or_ln346_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1115 = select i1 %or_ln346_243, i16 %select_ln346_370, i16 %out_data_V_1253"   --->   Operation 2361 'select' 'out_data_V_1115' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2362 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_53, i16 %out_data_V_1115" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2362 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2363 [1/1] (0.12ns)   --->   "%xor_ln896_490 = xor i1 %p_Result_2256, i1 1"   --->   Operation 2363 'xor' 'xor_ln896_490' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.12ns)   --->   "%carry_491 = and i1 %p_Result_2255, i1 %xor_ln896_490"   --->   Operation 2364 'and' 'carry_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node overflow_244)   --->   "%deleted_zeros_244 = select i1 %carry_491, i1 %Range1_all_ones_244, i1 %Range1_all_zeros_244"   --->   Operation 2365 'select' 'deleted_zeros_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_244)   --->   "%tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_736, i32 19"   --->   Operation 2366 'bitselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_244)   --->   "%xor_ln890_54 = xor i1 %tmp_710, i1 1"   --->   Operation 2367 'xor' 'xor_ln890_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_244)   --->   "%and_ln890_54 = and i1 %Range2_all_ones_54, i1 %xor_ln890_54"   --->   Operation 2368 'and' 'and_ln890_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_244)   --->   "%deleted_ones_244 = select i1 %carry_491, i1 %and_ln890_54, i1 %Range1_all_ones_244"   --->   Operation 2369 'select' 'deleted_ones_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_244)   --->   "%and_ln891_54 = and i1 %carry_491, i1 %Range1_all_ones_244"   --->   Operation 2370 'and' 'and_ln891_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node overflow_244)   --->   "%xor_ln895_298 = xor i1 %deleted_zeros_244, i1 1"   --->   Operation 2371 'xor' 'xor_ln895_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node overflow_244)   --->   "%or_ln895_244 = or i1 %p_Result_2256, i1 %xor_ln895_298"   --->   Operation 2372 'or' 'or_ln895_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node overflow_244)   --->   "%xor_ln895_299 = xor i1 %p_Result_2253, i1 1"   --->   Operation 2373 'xor' 'xor_ln895_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_244 = and i1 %or_ln895_244, i1 %xor_ln895_299"   --->   Operation 2374 'and' 'overflow_244' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_244)   --->   "%xor_ln896_491 = xor i1 %deleted_ones_244, i1 1"   --->   Operation 2375 'xor' 'xor_ln896_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_244 = or i1 %xor_ln896_490, i1 %xor_ln896_491"   --->   Operation 2376 'or' 'or_ln896_244' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_244)   --->   "%xor_ln896_564 = xor i1 %and_ln891_54, i1 %or_ln896_244"   --->   Operation 2377 'xor' 'xor_ln896_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_244)   --->   "%underflow_244 = and i1 %xor_ln896_564, i1 %p_Result_2253"   --->   Operation 2378 'and' 'underflow_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1118)   --->   "%select_ln346_371 = select i1 %overflow_244, i16 32767, i16 32768"   --->   Operation 2379 'select' 'select_ln346_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_244 = or i1 %overflow_244, i1 %underflow_244"   --->   Operation 2380 'or' 'or_ln346_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2381 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1118 = select i1 %or_ln346_244, i16 %select_ln346_371, i16 %out_data_V_1255"   --->   Operation 2381 'select' 'out_data_V_1118' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2382 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_54, i16 %out_data_V_1118" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2382 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2383 [1/1] (0.12ns)   --->   "%xor_ln896_492 = xor i1 %p_Result_2260, i1 1"   --->   Operation 2383 'xor' 'xor_ln896_492' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.12ns)   --->   "%carry_493 = and i1 %p_Result_2259, i1 %xor_ln896_492"   --->   Operation 2384 'and' 'carry_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%deleted_zeros_245 = select i1 %carry_493, i1 %Range1_all_ones_245, i1 %Range1_all_zeros_245"   --->   Operation 2385 'select' 'deleted_zeros_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_245)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_739, i32 19"   --->   Operation 2386 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_245)   --->   "%xor_ln890_55 = xor i1 %tmp_716, i1 1"   --->   Operation 2387 'xor' 'xor_ln890_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_245)   --->   "%and_ln890_55 = and i1 %Range2_all_ones_55, i1 %xor_ln890_55"   --->   Operation 2388 'and' 'and_ln890_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_245)   --->   "%deleted_ones_245 = select i1 %carry_493, i1 %and_ln890_55, i1 %Range1_all_ones_245"   --->   Operation 2389 'select' 'deleted_ones_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_245)   --->   "%and_ln891_55 = and i1 %carry_493, i1 %Range1_all_ones_245"   --->   Operation 2390 'and' 'and_ln891_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%xor_ln895_300 = xor i1 %deleted_zeros_245, i1 1"   --->   Operation 2391 'xor' 'xor_ln895_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%or_ln895_245 = or i1 %p_Result_2260, i1 %xor_ln895_300"   --->   Operation 2392 'or' 'or_ln895_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node overflow_245)   --->   "%xor_ln895_301 = xor i1 %p_Result_2257, i1 1"   --->   Operation 2393 'xor' 'xor_ln895_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_245 = and i1 %or_ln895_245, i1 %xor_ln895_301"   --->   Operation 2394 'and' 'overflow_245' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_245)   --->   "%xor_ln896_493 = xor i1 %deleted_ones_245, i1 1"   --->   Operation 2395 'xor' 'xor_ln896_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2396 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_245 = or i1 %xor_ln896_492, i1 %xor_ln896_493"   --->   Operation 2396 'or' 'or_ln896_245' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_245)   --->   "%xor_ln896_565 = xor i1 %and_ln891_55, i1 %or_ln896_245"   --->   Operation 2397 'xor' 'xor_ln896_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_245)   --->   "%underflow_245 = and i1 %xor_ln896_565, i1 %p_Result_2257"   --->   Operation 2398 'and' 'underflow_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1121)   --->   "%select_ln346_372 = select i1 %overflow_245, i16 32767, i16 32768"   --->   Operation 2399 'select' 'select_ln346_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_245 = or i1 %overflow_245, i1 %underflow_245"   --->   Operation 2400 'or' 'or_ln346_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1121 = select i1 %or_ln346_245, i16 %select_ln346_372, i16 %out_data_V_1257"   --->   Operation 2401 'select' 'out_data_V_1121' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_55, i16 %out_data_V_1121" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2402 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2403 [1/1] (0.12ns)   --->   "%xor_ln896_494 = xor i1 %p_Result_2264, i1 1"   --->   Operation 2403 'xor' 'xor_ln896_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2404 [1/1] (0.12ns)   --->   "%carry_495 = and i1 %p_Result_2263, i1 %xor_ln896_494"   --->   Operation 2404 'and' 'carry_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node overflow_246)   --->   "%deleted_zeros_246 = select i1 %carry_495, i1 %Range1_all_ones_246, i1 %Range1_all_zeros_246"   --->   Operation 2405 'select' 'deleted_zeros_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_246)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_742, i32 19"   --->   Operation 2406 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_246)   --->   "%xor_ln890_56 = xor i1 %tmp_722, i1 1"   --->   Operation 2407 'xor' 'xor_ln890_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_246)   --->   "%and_ln890_56 = and i1 %Range2_all_ones_56, i1 %xor_ln890_56"   --->   Operation 2408 'and' 'and_ln890_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_246)   --->   "%deleted_ones_246 = select i1 %carry_495, i1 %and_ln890_56, i1 %Range1_all_ones_246"   --->   Operation 2409 'select' 'deleted_ones_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_246)   --->   "%and_ln891_56 = and i1 %carry_495, i1 %Range1_all_ones_246"   --->   Operation 2410 'and' 'and_ln891_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node overflow_246)   --->   "%xor_ln895_302 = xor i1 %deleted_zeros_246, i1 1"   --->   Operation 2411 'xor' 'xor_ln895_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node overflow_246)   --->   "%or_ln895_246 = or i1 %p_Result_2264, i1 %xor_ln895_302"   --->   Operation 2412 'or' 'or_ln895_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node overflow_246)   --->   "%xor_ln895_303 = xor i1 %p_Result_2261, i1 1"   --->   Operation 2413 'xor' 'xor_ln895_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_246 = and i1 %or_ln895_246, i1 %xor_ln895_303"   --->   Operation 2414 'and' 'overflow_246' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_246)   --->   "%xor_ln896_495 = xor i1 %deleted_ones_246, i1 1"   --->   Operation 2415 'xor' 'xor_ln896_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2416 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_246 = or i1 %xor_ln896_494, i1 %xor_ln896_495"   --->   Operation 2416 'or' 'or_ln896_246' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_246)   --->   "%xor_ln896_566 = xor i1 %and_ln891_56, i1 %or_ln896_246"   --->   Operation 2417 'xor' 'xor_ln896_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_246)   --->   "%underflow_246 = and i1 %xor_ln896_566, i1 %p_Result_2261"   --->   Operation 2418 'and' 'underflow_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1124)   --->   "%select_ln346_373 = select i1 %overflow_246, i16 32767, i16 32768"   --->   Operation 2419 'select' 'select_ln346_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2420 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_246 = or i1 %overflow_246, i1 %underflow_246"   --->   Operation 2420 'or' 'or_ln346_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2421 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1124 = select i1 %or_ln346_246, i16 %select_ln346_373, i16 %out_data_V_1259"   --->   Operation 2421 'select' 'out_data_V_1124' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_56, i16 %out_data_V_1124" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2422 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2423 [1/1] (0.12ns)   --->   "%xor_ln896_496 = xor i1 %p_Result_2268, i1 1"   --->   Operation 2423 'xor' 'xor_ln896_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.12ns)   --->   "%carry_497 = and i1 %p_Result_2267, i1 %xor_ln896_496"   --->   Operation 2424 'and' 'carry_497' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node overflow_247)   --->   "%deleted_zeros_247 = select i1 %carry_497, i1 %Range1_all_ones_247, i1 %Range1_all_zeros_247"   --->   Operation 2425 'select' 'deleted_zeros_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_247)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_745, i32 19"   --->   Operation 2426 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_247)   --->   "%xor_ln890_57 = xor i1 %tmp_728, i1 1"   --->   Operation 2427 'xor' 'xor_ln890_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_247)   --->   "%and_ln890_57 = and i1 %Range2_all_ones_57, i1 %xor_ln890_57"   --->   Operation 2428 'and' 'and_ln890_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_247)   --->   "%deleted_ones_247 = select i1 %carry_497, i1 %and_ln890_57, i1 %Range1_all_ones_247"   --->   Operation 2429 'select' 'deleted_ones_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_247)   --->   "%and_ln891_57 = and i1 %carry_497, i1 %Range1_all_ones_247"   --->   Operation 2430 'and' 'and_ln891_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node overflow_247)   --->   "%xor_ln895_304 = xor i1 %deleted_zeros_247, i1 1"   --->   Operation 2431 'xor' 'xor_ln895_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node overflow_247)   --->   "%or_ln895_247 = or i1 %p_Result_2268, i1 %xor_ln895_304"   --->   Operation 2432 'or' 'or_ln895_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node overflow_247)   --->   "%xor_ln895_305 = xor i1 %p_Result_2265, i1 1"   --->   Operation 2433 'xor' 'xor_ln895_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_247 = and i1 %or_ln895_247, i1 %xor_ln895_305"   --->   Operation 2434 'and' 'overflow_247' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_247)   --->   "%xor_ln896_497 = xor i1 %deleted_ones_247, i1 1"   --->   Operation 2435 'xor' 'xor_ln896_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_247 = or i1 %xor_ln896_496, i1 %xor_ln896_497"   --->   Operation 2436 'or' 'or_ln896_247' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_247)   --->   "%xor_ln896_567 = xor i1 %and_ln891_57, i1 %or_ln896_247"   --->   Operation 2437 'xor' 'xor_ln896_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_247)   --->   "%underflow_247 = and i1 %xor_ln896_567, i1 %p_Result_2265"   --->   Operation 2438 'and' 'underflow_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1127)   --->   "%select_ln346_374 = select i1 %overflow_247, i16 32767, i16 32768"   --->   Operation 2439 'select' 'select_ln346_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_247 = or i1 %overflow_247, i1 %underflow_247"   --->   Operation 2440 'or' 'or_ln346_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1127 = select i1 %or_ln346_247, i16 %select_ln346_374, i16 %out_data_V_1261"   --->   Operation 2441 'select' 'out_data_V_1127' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_57, i16 %out_data_V_1127" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2442 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2443 [1/1] (0.12ns)   --->   "%xor_ln896_498 = xor i1 %p_Result_2272, i1 1"   --->   Operation 2443 'xor' 'xor_ln896_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (0.12ns)   --->   "%carry_499 = and i1 %p_Result_2271, i1 %xor_ln896_498"   --->   Operation 2444 'and' 'carry_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%deleted_zeros_248 = select i1 %carry_499, i1 %Range1_all_ones_248, i1 %Range1_all_zeros_248"   --->   Operation 2445 'select' 'deleted_zeros_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_248)   --->   "%tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_748, i32 19"   --->   Operation 2446 'bitselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_248)   --->   "%xor_ln890_58 = xor i1 %tmp_734, i1 1"   --->   Operation 2447 'xor' 'xor_ln890_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_248)   --->   "%and_ln890_58 = and i1 %Range2_all_ones_58, i1 %xor_ln890_58"   --->   Operation 2448 'and' 'and_ln890_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_248)   --->   "%deleted_ones_248 = select i1 %carry_499, i1 %and_ln890_58, i1 %Range1_all_ones_248"   --->   Operation 2449 'select' 'deleted_ones_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_248)   --->   "%and_ln891_58 = and i1 %carry_499, i1 %Range1_all_ones_248"   --->   Operation 2450 'and' 'and_ln891_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%xor_ln895_306 = xor i1 %deleted_zeros_248, i1 1"   --->   Operation 2451 'xor' 'xor_ln895_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%or_ln895_248 = or i1 %p_Result_2272, i1 %xor_ln895_306"   --->   Operation 2452 'or' 'or_ln895_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node overflow_248)   --->   "%xor_ln895_307 = xor i1 %p_Result_2269, i1 1"   --->   Operation 2453 'xor' 'xor_ln895_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_248 = and i1 %or_ln895_248, i1 %xor_ln895_307"   --->   Operation 2454 'and' 'overflow_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_248)   --->   "%xor_ln896_499 = xor i1 %deleted_ones_248, i1 1"   --->   Operation 2455 'xor' 'xor_ln896_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_248 = or i1 %xor_ln896_498, i1 %xor_ln896_499"   --->   Operation 2456 'or' 'or_ln896_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_248)   --->   "%xor_ln896_568 = xor i1 %and_ln891_58, i1 %or_ln896_248"   --->   Operation 2457 'xor' 'xor_ln896_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_248)   --->   "%underflow_248 = and i1 %xor_ln896_568, i1 %p_Result_2269"   --->   Operation 2458 'and' 'underflow_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1130)   --->   "%select_ln346_375 = select i1 %overflow_248, i16 32767, i16 32768"   --->   Operation 2459 'select' 'select_ln346_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2460 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_248 = or i1 %overflow_248, i1 %underflow_248"   --->   Operation 2460 'or' 'or_ln346_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2461 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1130 = select i1 %or_ln346_248, i16 %select_ln346_375, i16 %out_data_V_1263"   --->   Operation 2461 'select' 'out_data_V_1130' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_58, i16 %out_data_V_1130" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2462 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2463 [1/1] (0.12ns)   --->   "%xor_ln896_500 = xor i1 %p_Result_2276, i1 1"   --->   Operation 2463 'xor' 'xor_ln896_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2464 [1/1] (0.12ns)   --->   "%carry_501 = and i1 %p_Result_2275, i1 %xor_ln896_500"   --->   Operation 2464 'and' 'carry_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%deleted_zeros_249 = select i1 %carry_501, i1 %Range1_all_ones_249, i1 %Range1_all_zeros_249"   --->   Operation 2465 'select' 'deleted_zeros_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_249)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_751, i32 19"   --->   Operation 2466 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_249)   --->   "%xor_ln890_59 = xor i1 %tmp_740, i1 1"   --->   Operation 2467 'xor' 'xor_ln890_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_249)   --->   "%and_ln890_59 = and i1 %Range2_all_ones_59, i1 %xor_ln890_59"   --->   Operation 2468 'and' 'and_ln890_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_249)   --->   "%deleted_ones_249 = select i1 %carry_501, i1 %and_ln890_59, i1 %Range1_all_ones_249"   --->   Operation 2469 'select' 'deleted_ones_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_249)   --->   "%and_ln891_59 = and i1 %carry_501, i1 %Range1_all_ones_249"   --->   Operation 2470 'and' 'and_ln891_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%xor_ln895_308 = xor i1 %deleted_zeros_249, i1 1"   --->   Operation 2471 'xor' 'xor_ln895_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%or_ln895_249 = or i1 %p_Result_2276, i1 %xor_ln895_308"   --->   Operation 2472 'or' 'or_ln895_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node overflow_249)   --->   "%xor_ln895_309 = xor i1 %p_Result_2273, i1 1"   --->   Operation 2473 'xor' 'xor_ln895_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_249 = and i1 %or_ln895_249, i1 %xor_ln895_309"   --->   Operation 2474 'and' 'overflow_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_249)   --->   "%xor_ln896_501 = xor i1 %deleted_ones_249, i1 1"   --->   Operation 2475 'xor' 'xor_ln896_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2476 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_249 = or i1 %xor_ln896_500, i1 %xor_ln896_501"   --->   Operation 2476 'or' 'or_ln896_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_249)   --->   "%xor_ln896_569 = xor i1 %and_ln891_59, i1 %or_ln896_249"   --->   Operation 2477 'xor' 'xor_ln896_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_249)   --->   "%underflow_249 = and i1 %xor_ln896_569, i1 %p_Result_2273"   --->   Operation 2478 'and' 'underflow_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1133)   --->   "%select_ln346_376 = select i1 %overflow_249, i16 32767, i16 32768"   --->   Operation 2479 'select' 'select_ln346_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2480 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_249 = or i1 %overflow_249, i1 %underflow_249"   --->   Operation 2480 'or' 'or_ln346_249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2481 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1133 = select i1 %or_ln346_249, i16 %select_ln346_376, i16 %out_data_V_1265"   --->   Operation 2481 'select' 'out_data_V_1133' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2482 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_59, i16 %out_data_V_1133" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2482 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2483 [1/1] (0.12ns)   --->   "%xor_ln896_502 = xor i1 %p_Result_2280, i1 1"   --->   Operation 2483 'xor' 'xor_ln896_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2484 [1/1] (0.12ns)   --->   "%carry_503 = and i1 %p_Result_2279, i1 %xor_ln896_502"   --->   Operation 2484 'and' 'carry_503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node overflow_250)   --->   "%deleted_zeros_250 = select i1 %carry_503, i1 %Range1_all_ones_250, i1 %Range1_all_zeros_250"   --->   Operation 2485 'select' 'deleted_zeros_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_250)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_754, i32 19"   --->   Operation 2486 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_250)   --->   "%xor_ln890_60 = xor i1 %tmp_746, i1 1"   --->   Operation 2487 'xor' 'xor_ln890_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_250)   --->   "%and_ln890_60 = and i1 %Range2_all_ones_60, i1 %xor_ln890_60"   --->   Operation 2488 'and' 'and_ln890_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_250)   --->   "%deleted_ones_250 = select i1 %carry_503, i1 %and_ln890_60, i1 %Range1_all_ones_250"   --->   Operation 2489 'select' 'deleted_ones_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_250)   --->   "%and_ln891_60 = and i1 %carry_503, i1 %Range1_all_ones_250"   --->   Operation 2490 'and' 'and_ln891_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node overflow_250)   --->   "%xor_ln895_310 = xor i1 %deleted_zeros_250, i1 1"   --->   Operation 2491 'xor' 'xor_ln895_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node overflow_250)   --->   "%or_ln895_250 = or i1 %p_Result_2280, i1 %xor_ln895_310"   --->   Operation 2492 'or' 'or_ln895_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node overflow_250)   --->   "%xor_ln895_311 = xor i1 %p_Result_2277, i1 1"   --->   Operation 2493 'xor' 'xor_ln895_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_250 = and i1 %or_ln895_250, i1 %xor_ln895_311"   --->   Operation 2494 'and' 'overflow_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_250)   --->   "%xor_ln896_503 = xor i1 %deleted_ones_250, i1 1"   --->   Operation 2495 'xor' 'xor_ln896_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_250 = or i1 %xor_ln896_502, i1 %xor_ln896_503"   --->   Operation 2496 'or' 'or_ln896_250' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_250)   --->   "%xor_ln896_570 = xor i1 %and_ln891_60, i1 %or_ln896_250"   --->   Operation 2497 'xor' 'xor_ln896_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_250)   --->   "%underflow_250 = and i1 %xor_ln896_570, i1 %p_Result_2277"   --->   Operation 2498 'and' 'underflow_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1136)   --->   "%select_ln346_377 = select i1 %overflow_250, i16 32767, i16 32768"   --->   Operation 2499 'select' 'select_ln346_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_250 = or i1 %overflow_250, i1 %underflow_250"   --->   Operation 2500 'or' 'or_ln346_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1136 = select i1 %or_ln346_250, i16 %select_ln346_377, i16 %out_data_V_1267"   --->   Operation 2501 'select' 'out_data_V_1136' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2502 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_60, i16 %out_data_V_1136" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2502 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2503 [1/1] (0.12ns)   --->   "%xor_ln896_504 = xor i1 %p_Result_2284, i1 1"   --->   Operation 2503 'xor' 'xor_ln896_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.12ns)   --->   "%carry_505 = and i1 %p_Result_2283, i1 %xor_ln896_504"   --->   Operation 2504 'and' 'carry_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%deleted_zeros_251 = select i1 %carry_505, i1 %Range1_all_ones_251, i1 %Range1_all_zeros_251"   --->   Operation 2505 'select' 'deleted_zeros_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_251)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_757, i32 19"   --->   Operation 2506 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_251)   --->   "%xor_ln890_61 = xor i1 %tmp_752, i1 1"   --->   Operation 2507 'xor' 'xor_ln890_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_251)   --->   "%and_ln890_61 = and i1 %Range2_all_ones_61, i1 %xor_ln890_61"   --->   Operation 2508 'and' 'and_ln890_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_251)   --->   "%deleted_ones_251 = select i1 %carry_505, i1 %and_ln890_61, i1 %Range1_all_ones_251"   --->   Operation 2509 'select' 'deleted_ones_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_251)   --->   "%and_ln891_61 = and i1 %carry_505, i1 %Range1_all_ones_251"   --->   Operation 2510 'and' 'and_ln891_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%xor_ln895_312 = xor i1 %deleted_zeros_251, i1 1"   --->   Operation 2511 'xor' 'xor_ln895_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%or_ln895_251 = or i1 %p_Result_2284, i1 %xor_ln895_312"   --->   Operation 2512 'or' 'or_ln895_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node overflow_251)   --->   "%xor_ln895_313 = xor i1 %p_Result_2281, i1 1"   --->   Operation 2513 'xor' 'xor_ln895_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_251 = and i1 %or_ln895_251, i1 %xor_ln895_313"   --->   Operation 2514 'and' 'overflow_251' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_251)   --->   "%xor_ln896_505 = xor i1 %deleted_ones_251, i1 1"   --->   Operation 2515 'xor' 'xor_ln896_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_251 = or i1 %xor_ln896_504, i1 %xor_ln896_505"   --->   Operation 2516 'or' 'or_ln896_251' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_251)   --->   "%xor_ln896_571 = xor i1 %and_ln891_61, i1 %or_ln896_251"   --->   Operation 2517 'xor' 'xor_ln896_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_251)   --->   "%underflow_251 = and i1 %xor_ln896_571, i1 %p_Result_2281"   --->   Operation 2518 'and' 'underflow_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1139)   --->   "%select_ln346_378 = select i1 %overflow_251, i16 32767, i16 32768"   --->   Operation 2519 'select' 'select_ln346_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_251 = or i1 %overflow_251, i1 %underflow_251"   --->   Operation 2520 'or' 'or_ln346_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2521 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1139 = select i1 %or_ln346_251, i16 %select_ln346_378, i16 %out_data_V_1269"   --->   Operation 2521 'select' 'out_data_V_1139' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2522 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_61, i16 %out_data_V_1139" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2522 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2523 [1/1] (0.12ns)   --->   "%xor_ln896_506 = xor i1 %p_Result_2288, i1 1"   --->   Operation 2523 'xor' 'xor_ln896_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2524 [1/1] (0.12ns)   --->   "%carry_507 = and i1 %p_Result_2287, i1 %xor_ln896_506"   --->   Operation 2524 'and' 'carry_507' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node overflow_252)   --->   "%deleted_zeros_252 = select i1 %carry_507, i1 %Range1_all_ones_252, i1 %Range1_all_zeros_252"   --->   Operation 2525 'select' 'deleted_zeros_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_252)   --->   "%tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_760, i32 19"   --->   Operation 2526 'bitselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_252)   --->   "%xor_ln890_62 = xor i1 %tmp_758, i1 1"   --->   Operation 2527 'xor' 'xor_ln890_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_252)   --->   "%and_ln890_62 = and i1 %Range2_all_ones_62, i1 %xor_ln890_62"   --->   Operation 2528 'and' 'and_ln890_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_252)   --->   "%deleted_ones_252 = select i1 %carry_507, i1 %and_ln890_62, i1 %Range1_all_ones_252"   --->   Operation 2529 'select' 'deleted_ones_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_252)   --->   "%and_ln891_62 = and i1 %carry_507, i1 %Range1_all_ones_252"   --->   Operation 2530 'and' 'and_ln891_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node overflow_252)   --->   "%xor_ln895_314 = xor i1 %deleted_zeros_252, i1 1"   --->   Operation 2531 'xor' 'xor_ln895_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node overflow_252)   --->   "%or_ln895_252 = or i1 %p_Result_2288, i1 %xor_ln895_314"   --->   Operation 2532 'or' 'or_ln895_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node overflow_252)   --->   "%xor_ln895_315 = xor i1 %p_Result_2285, i1 1"   --->   Operation 2533 'xor' 'xor_ln895_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_252 = and i1 %or_ln895_252, i1 %xor_ln895_315"   --->   Operation 2534 'and' 'overflow_252' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_252)   --->   "%xor_ln896_507 = xor i1 %deleted_ones_252, i1 1"   --->   Operation 2535 'xor' 'xor_ln896_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2536 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_252 = or i1 %xor_ln896_506, i1 %xor_ln896_507"   --->   Operation 2536 'or' 'or_ln896_252' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_252)   --->   "%xor_ln896_572 = xor i1 %and_ln891_62, i1 %or_ln896_252"   --->   Operation 2537 'xor' 'xor_ln896_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_252)   --->   "%underflow_252 = and i1 %xor_ln896_572, i1 %p_Result_2285"   --->   Operation 2538 'and' 'underflow_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1142)   --->   "%select_ln346_379 = select i1 %overflow_252, i16 32767, i16 32768"   --->   Operation 2539 'select' 'select_ln346_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2540 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_252 = or i1 %overflow_252, i1 %underflow_252"   --->   Operation 2540 'or' 'or_ln346_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1142 = select i1 %or_ln346_252, i16 %select_ln346_379, i16 %out_data_V_1271"   --->   Operation 2541 'select' 'out_data_V_1142' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_62, i16 %out_data_V_1142" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2542 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2543 [1/1] (0.12ns)   --->   "%xor_ln896_508 = xor i1 %p_Result_2292, i1 1"   --->   Operation 2543 'xor' 'xor_ln896_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.12ns)   --->   "%carry_509 = and i1 %p_Result_2291, i1 %xor_ln896_508"   --->   Operation 2544 'and' 'carry_509' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%deleted_zeros_253 = select i1 %carry_509, i1 %Range1_all_ones_253, i1 %Range1_all_zeros_253"   --->   Operation 2545 'select' 'deleted_zeros_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_253)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_763, i32 19"   --->   Operation 2546 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_253)   --->   "%xor_ln890_63 = xor i1 %tmp_764, i1 1"   --->   Operation 2547 'xor' 'xor_ln890_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_253)   --->   "%and_ln890_63 = and i1 %Range2_all_ones_63, i1 %xor_ln890_63"   --->   Operation 2548 'and' 'and_ln890_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_253)   --->   "%deleted_ones_253 = select i1 %carry_509, i1 %and_ln890_63, i1 %Range1_all_ones_253"   --->   Operation 2549 'select' 'deleted_ones_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_253)   --->   "%and_ln891_63 = and i1 %carry_509, i1 %Range1_all_ones_253"   --->   Operation 2550 'and' 'and_ln891_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%xor_ln895_316 = xor i1 %deleted_zeros_253, i1 1"   --->   Operation 2551 'xor' 'xor_ln895_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%or_ln895_253 = or i1 %p_Result_2292, i1 %xor_ln895_316"   --->   Operation 2552 'or' 'or_ln895_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node overflow_253)   --->   "%xor_ln895_317 = xor i1 %p_Result_2289, i1 1"   --->   Operation 2553 'xor' 'xor_ln895_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2554 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_253 = and i1 %or_ln895_253, i1 %xor_ln895_317"   --->   Operation 2554 'and' 'overflow_253' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_253)   --->   "%xor_ln896_509 = xor i1 %deleted_ones_253, i1 1"   --->   Operation 2555 'xor' 'xor_ln896_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2556 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_253 = or i1 %xor_ln896_508, i1 %xor_ln896_509"   --->   Operation 2556 'or' 'or_ln896_253' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_253)   --->   "%xor_ln896_573 = xor i1 %and_ln891_63, i1 %or_ln896_253"   --->   Operation 2557 'xor' 'xor_ln896_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_253)   --->   "%underflow_253 = and i1 %xor_ln896_573, i1 %p_Result_2289"   --->   Operation 2558 'and' 'underflow_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1145)   --->   "%select_ln346_380 = select i1 %overflow_253, i16 32767, i16 32768"   --->   Operation 2559 'select' 'select_ln346_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_253 = or i1 %overflow_253, i1 %underflow_253"   --->   Operation 2560 'or' 'or_ln346_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2561 [1/1] (0.24ns) (out node of the LUT)   --->   "%out_data_V_1145 = select i1 %or_ln346_253, i16 %select_ln346_380, i16 %out_data_V_1273"   --->   Operation 2561 'select' 'out_data_V_1145' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2562 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %layer13_out_63, i16 %out_data_V_1145" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2562 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_2 : Operation 2563 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:31]   --->   Operation 2563 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	fifo read operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) on port 'layer11_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) [257]  (1.4 ns)
	'icmp' operation ('r') [326]  (0.343 ns)
	'or' operation ('or_ln374') [328]  (0 ns)
	'and' operation ('qb') [329]  (0 ns)
	'add' operation ('out_data.V') [331]  (0.785 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'xor' operation ('xor_ln896') [333]  (0.122 ns)
	'and' operation ('carry') [334]  (0.122 ns)
	'select' operation ('deleted_zeros') [340]  (0 ns)
	'xor' operation ('xor_ln895') [346]  (0 ns)
	'or' operation ('or_ln895') [347]  (0 ns)
	'and' operation ('overflow') [349]  (0.278 ns)
	'or' operation ('or_ln346') [355]  (0.122 ns)
	'select' operation ('out_data.V') [356]  (0.243 ns)
	fifo write operation ('write_ln28', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) on port 'layer13_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) [357]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
