{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "50000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "BE177176557E59FEACE2FE04795A2B22",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_system_rst_out",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_csirxss_csi_irq",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/mipi_csi2_rx_subsyst_0_rxbyteclkhs",
                                        "isBus": false,
                                        "parentNetId": 2
                                    }
                                ]
                            }
                        ]
                    },
                    {
                        "type": "ILA_V3",
                        "name": "design_1_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 1,
                            "bscan_switch_index": 0
                        },
                        "uuid": "CD4C83C823A6596D99AD09BE1335C6B0",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 9,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[9]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[8]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[7]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[6]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[5]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[4]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[3]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[2]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[1]"
                                            },
                                            {
                                                "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tdest[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tuser",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/system_ila_0/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "mipi_csi2_rx_subsyst_0_video_out",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 16
                                        }
                                    },
                                    {
                                        "logical_port": "TDEST",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 10
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 8,
                                            "name": "probe5",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 7,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TUSER",
                                        "physical_pin": {
                                            "id": 5,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 6,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 2,
                        "name": "design_1_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_11cc_phy_0_rx_support_i/slave_rx.bd_11cc_phy_0_rx_ioi_i/div4_clk_out",
                        "state_reg": [
                            {
                                "name": "design_1_i/mipi_csi2_rx_subsyst_0/inst/rx/inst/LANE_1.ppi_fifo0/CSI_OPT3_OFF.ppi_fifo/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]",
                                "states": [
                                    {
                                        "name": "invalid",
                                        "val": "00"
                                    },
                                    {
                                        "name": "stage1_valid",
                                        "val": "01"
                                    },
                                    {
                                        "name": "both_stages_valid",
                                        "val": "10"
                                    },
                                    {
                                        "name": "stage2_valid",
                                        "val": "11"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}