{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 29 16:46:55 2017 " "Info: Processing started: Wed Mar 29 16:46:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise -c Exercise " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise -c Exercise" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counternbit.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file counternbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterNbit " "Info: Found entity 1: CounterNbit" {  } { { "CounterNbit.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/CounterNbit.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 OpSelect " "Info: Found entity 2: OpSelect" {  } { { "CounterNbit.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/CounterNbit.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Info: Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/DFlipFlop.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Dff_SReset " "Info: Found entity 2: Dff_SReset" {  } { { "DFlipFlop.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/DFlipFlop.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Dff_AReset " "Info: Found entity 3: Dff_AReset" {  } { { "DFlipFlop.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/DFlipFlop.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Info: Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Mux4to1.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Mux4to1_Cont " "Info: Found entity 2: Mux4to1_Cont" {  } { { "Mux4to1.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Mux4to1.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file exercise.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exercise " "Info: Found entity 1: Exercise" {  } { { "Exercise.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/Exercise.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updowncounter.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file updowncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpDownCounter " "Info: Found entity 1: UpDownCounter" {  } { { "UpDownCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/UpDownCounter.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 UpDownCounterAsyc " "Info: Found entity 2: UpDownCounterAsyc" {  } { { "UpDownCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/UpDownCounter.v" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" BCDCounter.v(24) " "Error (10170): Verilog HDL syntax error at BCDCounter.v(24) near text \"else\";  expecting \"end\"" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "BCDCounter BCDCounter.v(1) " "Error (10112): Ignored design unit \"BCDCounter\" at BCDCounter.v(1) due to previous errors" {  } { { "BCDCounter.v" "" { Text "E:/EE342 DSD/my_codes/exercise_2/BCDCounter.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcounter.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file bcdcounter.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Error: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 29 16:46:55 2017 " "Error: Processing ended: Wed Mar 29 16:46:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
