{"sha": "5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTk1ODU1N2I3NTAyNTRmMjg5NTRkMWVkNmEzY2UwYjljYjQ4YzZmYg==", "commit": {"author": {"name": "Sergey Shalnov", "email": "Sergey.Shalnov@intel.com", "date": "2017-11-17T04:56:57Z"}, "committer": {"name": "Kirill Yukhin", "email": "kyukhin@gcc.gnu.org", "date": "2017-11-17T04:56:57Z"}, "message": "Enable option -mprefer-avx256 as default for Intel Skylake configuration\n\ngcc/\n\t* config/i386/x86-tune.def (X86_TUNE_AVX256_OPTIMAL): Add tuning\n\toption prefer-avx256 for skylake-avx512 configuration.\n\t* config/i386/i386.c (ix86_option_override_internal): Ditto.\n\t(get_builtin_code_for_version): Ditto.\n\nFrom-SVN: r254855", "tree": {"sha": "f31b71081b8a9db0d80b7c10ba39e9a608d2f990", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f31b71081b8a9db0d80b7c10ba39e9a608d2f990"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/comments", "author": {"login": "shssf", "id": 19515906, "node_id": "MDQ6VXNlcjE5NTE1OTA2", "avatar_url": "https://avatars.githubusercontent.com/u/19515906?v=4", "gravatar_id": "", "url": "https://api.github.com/users/shssf", "html_url": "https://github.com/shssf", "followers_url": "https://api.github.com/users/shssf/followers", "following_url": "https://api.github.com/users/shssf/following{/other_user}", "gists_url": "https://api.github.com/users/shssf/gists{/gist_id}", "starred_url": "https://api.github.com/users/shssf/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/shssf/subscriptions", "organizations_url": "https://api.github.com/users/shssf/orgs", "repos_url": "https://api.github.com/users/shssf/repos", "events_url": "https://api.github.com/users/shssf/events{/privacy}", "received_events_url": "https://api.github.com/users/shssf/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "71d8eff176ca829b984228e522238937cb267c05", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/71d8eff176ca829b984228e522238937cb267c05", "html_url": "https://github.com/Rust-GCC/gccrs/commit/71d8eff176ca829b984228e522238937cb267c05"}], "stats": {"total": 19, "additions": 18, "deletions": 1}, "files": [{"sha": "da8a9cea33b41a2042a08443a9e111324ee8654e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "patch": "@@ -1,3 +1,10 @@\n+2017-11-17  Sergey Shalnov  <Sergey.Shalnov@intel.com>\n+\n+\t* config/i386/x86-tune.def (X86_TUNE_AVX256_OPTIMAL): Add tuning\n+\toption prefer-avx256 for skylake-avx512 configuration.\n+\t* config/i386/i386.c (ix86_option_override_internal): Ditto.\n+\t(get_builtin_code_for_version): Ditto.\n+\n 2017-11-17  Chung-Ju Wu  <jasonwucj@gmail.com>\n \t    Monk Chiang  <sh.chiang04@gmail.com>\n "}, {"sha": "c9580baaaac2aef5c138880be1650301eaf0be76", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 7, "deletions": 1, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "patch": "@@ -3518,7 +3518,7 @@ ix86_option_override_internal (bool main_args_p,\n       {\"core-avx2\", PROCESSOR_HASWELL, CPU_HASWELL, PTA_HASWELL},\n       {\"broadwell\", PROCESSOR_HASWELL, CPU_HASWELL, PTA_BROADWELL},\n       {\"skylake\", PROCESSOR_HASWELL, CPU_HASWELL, PTA_SKYLAKE},\n-      {\"skylake-avx512\", PROCESSOR_HASWELL, CPU_HASWELL, PTA_SKYLAKE_AVX512},\n+      {\"skylake-avx512\", PROCESSOR_SKYLAKE_AVX512, CPU_HASWELL, PTA_SKYLAKE_AVX512},\n       {\"bonnell\", PROCESSOR_BONNELL, CPU_ATOM, PTA_BONNELL},\n       {\"atom\", PROCESSOR_BONNELL, CPU_ATOM, PTA_BONNELL},\n       {\"silvermont\", PROCESSOR_SILVERMONT, CPU_SLM, PTA_SILVERMONT},\n@@ -4691,6 +4691,11 @@ ix86_option_override_internal (bool main_args_p,\n   if (TARGET_AVX128_OPTIMAL\n       && !(opts_set->x_target_flags & MASK_PREFER_AVX128))\n     opts->x_target_flags |= MASK_PREFER_AVX128;\n+  /* Use 256-bit AVX instructions instead of 512-bit AVX instructions\n+     in the auto-vectorizer.  */\n+  if (ix86_tune_features[X86_TUNE_AVX256_OPTIMAL]\n+      && !(opts_set->x_ix86_target_flags & OPTION_MASK_PREFER_AVX256))\n+    opts->x_ix86_target_flags |= OPTION_MASK_PREFER_AVX256;\n \n   if (opts->x_ix86_recip_name)\n     {\n@@ -31115,6 +31120,7 @@ get_builtin_code_for_version (tree decl, tree *predicate_list)\n \t      priority = P_PROC_AVX;\n \t      break;\n \t    case PROCESSOR_HASWELL:\n+\t    case PROCESSOR_SKYLAKE_AVX512:\n \t      if (new_target->x_ix86_isa_flags & OPTION_MASK_ISA_AVX512VL)\n \t        arg_str = \"skylake-avx512\";\n \t      else if (new_target->x_ix86_isa_flags & OPTION_MASK_ISA_XSAVES)"}, {"sha": "415f73afa00a2d78efdf5fe3b3ba835a1041723a", "filename": "gcc/config/i386/x86-tune.def", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5958557b750254f28954d1ed6a3ce0b9cb48c6fb/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune.def?ref=5958557b750254f28954d1ed6a3ce0b9cb48c6fb", "patch": "@@ -427,6 +427,10 @@ DEF_TUNE (X86_TUNE_AVX256_UNALIGNED_STORE_OPTIMAL, \"256_unaligned_store_optimal\"\n DEF_TUNE (X86_TUNE_AVX128_OPTIMAL, \"avx128_optimal\", m_BDVER | m_BTVER2\n \t  | m_ZNVER1)\n \n+/* X86_TUNE_AVX256_OPTIMAL: Use 256-bit AVX instructions instead of 512-bit AVX\n+   instructions in the auto-vectorizer.  */\n+DEF_TUNE (X86_TUNE_AVX256_OPTIMAL, \"avx256_optimal\", m_SKYLAKE_AVX512)\n+\n /*****************************************************************************/\n /* Historical relics: tuning flags that helps a specific old CPU designs     */\n /*****************************************************************************/"}]}