<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='34' type='bool'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='43' u='r' c='_ZNK4llvm14SIRegisterInfo15spillSGPRToVGPREv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='65' u='w' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='70' u='w' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
