git clone --depth 1 --no-tags https://github.com/Artityagi123456789/Verilog_Practice_Code.git f:/verilog_sva_gh_scraper/data/full_repos/690909951
git clone --depth 1 --no-tags https://github.com/NYU-Hardware-Security/Synthesis-Aware-Logic-Locking-Benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/687099433
git clone --depth 1 --no-tags https://github.com/SpeedyPetey/CSGOutside.git f:/verilog_sva_gh_scraper/data/full_repos/687512768
git clone --depth 1 --no-tags https://github.com/jjmz/mico8gw.git f:/verilog_sva_gh_scraper/data/full_repos/687089352
git clone --depth 1 --no-tags https://github.com/alfadelta10010/pes_ddr3_sdram.git f:/verilog_sva_gh_scraper/data/full_repos/687082957
git clone --depth 1 --no-tags https://github.com/aKiil09/count.git f:/verilog_sva_gh_scraper/data/full_repos/688042404
git clone --depth 1 --no-tags https://github.com/VictoriaRmrz/Logica-Programable.git f:/verilog_sva_gh_scraper/data/full_repos/688143381
git clone --depth 1 --no-tags https://github.com/Anthonykung/dotinator.git f:/verilog_sva_gh_scraper/data/full_repos/688405977
git clone --depth 1 --no-tags https://github.com/posvirus/CNN_proj.git f:/verilog_sva_gh_scraper/data/full_repos/688477544
git clone --depth 1 --no-tags https://github.com/adityashah1603/AES128-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/685218335
git clone --depth 1 --no-tags https://github.com/amundgr/tt04_devel.git f:/verilog_sva_gh_scraper/data/full_repos/685130230
git clone --depth 1 --no-tags https://github.com/Njustxiaobai/LocalCard.git f:/verilog_sva_gh_scraper/data/full_repos/687337420
git clone --depth 1 --no-tags https://github.com/ali-mehrabi/tinySNN_8N_42S.git f:/verilog_sva_gh_scraper/data/full_repos/687254193
git clone --depth 1 --no-tags https://github.com/Shahiraosama/UART_RX.git f:/verilog_sva_gh_scraper/data/full_repos/687721852
git clone --depth 1 --no-tags https://github.com/ashlesh795/pes_priorityencoder83.git f:/verilog_sva_gh_scraper/data/full_repos/688897465
git clone --depth 1 --no-tags https://github.com/xbh0720/2021-ComputerArchitecture_labs-ustc.git f:/verilog_sva_gh_scraper/data/full_repos/688818219
git clone --depth 1 --no-tags https://github.com/ac158/shreyasac.git f:/verilog_sva_gh_scraper/data/full_repos/689554062
git clone --depth 1 --no-tags https://github.com/dlmiles/tt05-muldiv6.git f:/verilog_sva_gh_scraper/data/full_repos/689592420
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/Carrylookaheadadder.git f:/verilog_sva_gh_scraper/data/full_repos/689651534
git clone --depth 1 --no-tags https://github.com/tianya0001/verilog_toturial.git f:/verilog_sva_gh_scraper/data/full_repos/689233059
git clone --depth 1 --no-tags https://github.com/Zubayer5/Traffic-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/689683366
git clone --depth 1 --no-tags https://github.com/psychogenic/tt04-neptune.git f:/verilog_sva_gh_scraper/data/full_repos/689744686
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2017.git f:/verilog_sva_gh_scraper/data/full_repos/688878732
git clone --depth 1 --no-tags https://github.com/EhabMostafaa/Cache_memory_integrated_with_RISC-v.git f:/verilog_sva_gh_scraper/data/full_repos/689439471
git clone --depth 1 --no-tags https://github.com/Revenant01/RTL-to-GDS-Digital-systems.git f:/verilog_sva_gh_scraper/data/full_repos/692113227
git clone --depth 1 --no-tags https://github.com/SIDLAD/CS-F342-Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/688524652
git clone --depth 1 --no-tags https://github.com/Yutong-Yuan/chiplab.git f:/verilog_sva_gh_scraper/data/full_repos/685401303
git clone --depth 1 --no-tags https://github.com/LAHARIYADLA/16bit_microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/685651576
git clone --depth 1 --no-tags https://github.com/aadeesh06/OLED_INTERFACING.git f:/verilog_sva_gh_scraper/data/full_repos/686230820
git clone --depth 1 --no-tags https://github.com/ariya954/Digital_Logic_Design.git f:/verilog_sva_gh_scraper/data/full_repos/686400344
git clone --depth 1 --no-tags https://github.com/Vishnu1426/pes_ram_design.git f:/verilog_sva_gh_scraper/data/full_repos/686104654
git clone --depth 1 --no-tags https://github.com/ramdev604/pes_rtc.git f:/verilog_sva_gh_scraper/data/full_repos/685893389
git clone --depth 1 --no-tags https://github.com/kamildamudi21/pes_ic.git f:/verilog_sva_gh_scraper/data/full_repos/685895394
git clone --depth 1 --no-tags https://github.com/madhumadhu1318/pes_cla_adder.git f:/verilog_sva_gh_scraper/data/full_repos/685913350
git clone --depth 1 --no-tags https://github.com/crazy-bai/ECE5470.git f:/verilog_sva_gh_scraper/data/full_repos/686160013
git clone --depth 1 --no-tags https://github.com/YashChavda777/Ripple-carry-adder.git f:/verilog_sva_gh_scraper/data/full_repos/685929815
git clone --depth 1 --no-tags https://github.com/AdachiXY/HDLBits-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/686568993
git clone --depth 1 --no-tags https://github.com/Dhilip0446/verilog_cods.git f:/verilog_sva_gh_scraper/data/full_repos/691105661
git clone --depth 1 --no-tags https://github.com/Sharathsv08/4bit-ripple-carry-adder.git f:/verilog_sva_gh_scraper/data/full_repos/690865885
git clone --depth 1 --no-tags https://github.com/ranenze/code-send.git f:/verilog_sva_gh_scraper/data/full_repos/690465906
git clone --depth 1 --no-tags https://github.com/SALAHEAG/AI_CORDIC_LIU.git f:/verilog_sva_gh_scraper/data/full_repos/691661687
git clone --depth 1 --no-tags https://github.com/SouravM27/CRC_Coding-in-verilog-main.git f:/verilog_sva_gh_scraper/data/full_repos/692165684
git clone --depth 1 --no-tags https://github.com/aricneto/projeto-ihs.git f:/verilog_sva_gh_scraper/data/full_repos/692292651
git clone --depth 1 --no-tags https://github.com/KarimAql/Verilog-UART-implementation-.git f:/verilog_sva_gh_scraper/data/full_repos/692546614
git clone --depth 1 --no-tags https://github.com/mo2men3la2/RISC-V-Processor-with-Data-Cache-Memory-System.git f:/verilog_sva_gh_scraper/data/full_repos/692573664
git clone --depth 1 --no-tags https://github.com/Astrid91/5-stage-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/692454675
git clone --depth 1 --no-tags https://github.com/mahdihemasian/VLSI-FPGA-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/690732071
git clone --depth 1 --no-tags https://github.com/Howie354/AXI_lite.git f:/verilog_sva_gh_scraper/data/full_repos/690078908
git clone --depth 1 --no-tags https://github.com/nightlanding/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/691942065
git clone --depth 1 --no-tags https://github.com/jimmyzhq740/Moon-Rover.git f:/verilog_sva_gh_scraper/data/full_repos/691876395
git clone --depth 1 --no-tags https://github.com/mtguerreiro/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/691495754
git clone --depth 1 --no-tags https://github.com/sssh311318/nthu_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/692075545
git clone --depth 1 --no-tags https://github.com/Gadroc/gw816.git f:/verilog_sva_gh_scraper/data/full_repos/687519762
git clone --depth 1 --no-tags https://github.com/BonnQiam/Simulation_sync.git f:/verilog_sva_gh_scraper/data/full_repos/691362199
git clone --depth 1 --no-tags https://github.com/RapidRoger18/E-yantra_Astrotinker-bot.git f:/verilog_sva_gh_scraper/data/full_repos/690133904
git clone --depth 1 --no-tags https://github.com/shun74/computer_architect.git f:/verilog_sva_gh_scraper/data/full_repos/691619285
git clone --depth 1 --no-tags https://github.com/Ri-Hong/Verilog_Practice.git f:/verilog_sva_gh_scraper/data/full_repos/688167957
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/lab3_workbook.git f:/verilog_sva_gh_scraper/data/full_repos/689579700
git clone --depth 1 --no-tags https://github.com/nogueira04/projeto-keypad-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/689413112
git clone --depth 1 --no-tags https://github.com/ANKURJUEE/T20_CRICKET.git f:/verilog_sva_gh_scraper/data/full_repos/689018987
git clone --depth 1 --no-tags https://github.com/anlit75/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/689197686
git clone --depth 1 --no-tags https://github.com/WesleyRdS/PBL1-SD.git f:/verilog_sva_gh_scraper/data/full_repos/691386765
git clone --depth 1 --no-tags https://github.com/yashpandey474/CSF342-Computer-Architechture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/689592384
git clone --depth 1 --no-tags https://github.com/germancq/IRIS-RV.git f:/verilog_sva_gh_scraper/data/full_repos/691600718
git clone --depth 1 --no-tags https://github.com/amit4599/8_Bit_Stream_Cypher_for_data_encryption_decryption_.git f:/verilog_sva_gh_scraper/data/full_repos/685661146
git clone --depth 1 --no-tags https://github.com/NicolasA23/Lab0.git f:/verilog_sva_gh_scraper/data/full_repos/687487505
git clone --depth 1 --no-tags https://github.com/Ahmed-Yahya-Mohammed/Spartan6-DSP48A1.git f:/verilog_sva_gh_scraper/data/full_repos/692238970
git clone --depth 1 --no-tags https://github.com/JA1TYE/tt05-TYE-tone-generator.git f:/verilog_sva_gh_scraper/data/full_repos/692331832
git clone --depth 1 --no-tags https://github.com/kumarrishav14/Koggle-stone-adder.git f:/verilog_sva_gh_scraper/data/full_repos/692409186
git clone --depth 1 --no-tags https://github.com/daemonexe/f121-r121-ripple_carry_adder-.git f:/verilog_sva_gh_scraper/data/full_repos/692464939
git clone --depth 1 --no-tags https://github.com/Buck008/Image-Processing-IP-Design-for-Demosaic-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/688731580
git clone --depth 1 --no-tags https://github.com/Soniya-Janjuluri/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/689654047
git clone --depth 1 --no-tags https://github.com/nicedayd/tinydemo-mpw7.git f:/verilog_sva_gh_scraper/data/full_repos/689673386
git clone --depth 1 --no-tags https://github.com/Benisonpin/Caravel_isp_cte.git f:/verilog_sva_gh_scraper/data/full_repos/689668065
git clone --depth 1 --no-tags https://github.com/AhmedAwad17-5-2002/SPI.git f:/verilog_sva_gh_scraper/data/full_repos/686700560
git clone --depth 1 --no-tags https://github.com/Chanskio/Capstonedesign2_201923702.git f:/verilog_sva_gh_scraper/data/full_repos/689877705
git clone --depth 1 --no-tags https://github.com/tkuwheel/robot_experiment_example.git f:/verilog_sva_gh_scraper/data/full_repos/689894708
git clone --depth 1 --no-tags https://github.com/adianoadi/AES.git f:/verilog_sva_gh_scraper/data/full_repos/687233646
git clone --depth 1 --no-tags https://github.com/AniruddhaN2203/pes_ripple_counter.git f:/verilog_sva_gh_scraper/data/full_repos/687401432
git clone --depth 1 --no-tags https://github.com/Pinigelbard/Mealy_seq_001.git f:/verilog_sva_gh_scraper/data/full_repos/690027231
git clone --depth 1 --no-tags https://github.com/alegiord1125/test1.git f:/verilog_sva_gh_scraper/data/full_repos/691761673
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/688432783
git clone --depth 1 --no-tags https://github.com/Yuhua-Y/icc2018.git f:/verilog_sva_gh_scraper/data/full_repos/688879275
git clone --depth 1 --no-tags https://github.com/silidada/openIP.git f:/verilog_sva_gh_scraper/data/full_repos/688856551
git clone --depth 1 --no-tags https://github.com/Peanut-Puff/FlappyBird_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/688517750
git clone --depth 1 --no-tags https://github.com/Abdulrahmmann18/Spartan6.git f:/verilog_sva_gh_scraper/data/full_repos/690788792
git clone --depth 1 --no-tags https://github.com/hrushigirme/riscv_base_integer.git f:/verilog_sva_gh_scraper/data/full_repos/690702066
git clone --depth 1 --no-tags https://github.com/chandanabgowda/Half_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/690670531
git clone --depth 1 --no-tags https://github.com/TadeasK/APS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/686095055
git clone --depth 1 --no-tags https://github.com/BelousovAD/Programmable-logic-integrated-circuits.git f:/verilog_sva_gh_scraper/data/full_repos/686238470
git clone --depth 1 --no-tags https://github.com/tututugege/ucas-cod.git f:/verilog_sva_gh_scraper/data/full_repos/686273785
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/carry_look_ahead_adder_project4.git f:/verilog_sva_gh_scraper/data/full_repos/685477329
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/linear_feedback_shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/685472168
git clone --depth 1 --no-tags https://github.com/FordHBennett/ECEN_449.git f:/verilog_sva_gh_scraper/data/full_repos/685727480
git clone --depth 1 --no-tags https://github.com/BassantAhmedElbakry/Register_File.git f:/verilog_sva_gh_scraper/data/full_repos/684965814
git clone --depth 1 --no-tags https://github.com/HanumantharaoG9VLSI/halfadder.git f:/verilog_sva_gh_scraper/data/full_repos/685376718
git clone --depth 1 --no-tags https://github.com/GauthamMulay/pes_gccounter.git f:/verilog_sva_gh_scraper/data/full_repos/686850140
git clone --depth 1 --no-tags https://github.com/Spoorthi102003/pes_asic_class.git f:/verilog_sva_gh_scraper/data/full_repos/686058962
git clone --depth 1 --no-tags https://github.com/jkhlim125/urop.git f:/verilog_sva_gh_scraper/data/full_repos/685825026
git clone --depth 1 --no-tags https://github.com/dsingla54/pes_elevator.git f:/verilog_sva_gh_scraper/data/full_repos/685895725
