// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "01/26/2023 15:15:49"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7 (
	CLOCK_50_2,
	SW,
	presclaerFlag,
	FSM_flag,
	Alarm_flag,
	smallSec,
	sec,
	min,
	LEDG);
input 	CLOCK_50_2;
input 	[9:0] SW;
output 	presclaerFlag;
output 	[1:0] FSM_flag;
output 	Alarm_flag;
output 	[8:0] smallSec;
output 	[8:0] sec;
output 	[8:0] min;
output 	[9:0] LEDG;

// Design Ports Information
// SW[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// presclaerFlag	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_flag[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FSM_flag[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Alarm_flag	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[4]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[5]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[6]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// smallSec[8]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[7]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sec[8]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[0]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[3]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[4]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[6]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[7]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// min[8]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[9]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50_2	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab7_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \presclaerFlag~output_o ;
wire \FSM_flag[0]~output_o ;
wire \FSM_flag[1]~output_o ;
wire \Alarm_flag~output_o ;
wire \smallSec[0]~output_o ;
wire \smallSec[1]~output_o ;
wire \smallSec[2]~output_o ;
wire \smallSec[3]~output_o ;
wire \smallSec[4]~output_o ;
wire \smallSec[5]~output_o ;
wire \smallSec[6]~output_o ;
wire \smallSec[7]~output_o ;
wire \smallSec[8]~output_o ;
wire \sec[0]~output_o ;
wire \sec[1]~output_o ;
wire \sec[2]~output_o ;
wire \sec[3]~output_o ;
wire \sec[4]~output_o ;
wire \sec[5]~output_o ;
wire \sec[6]~output_o ;
wire \sec[7]~output_o ;
wire \sec[8]~output_o ;
wire \min[0]~output_o ;
wire \min[1]~output_o ;
wire \min[2]~output_o ;
wire \min[3]~output_o ;
wire \min[4]~output_o ;
wire \min[5]~output_o ;
wire \min[6]~output_o ;
wire \min[7]~output_o ;
wire \min[8]~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDG[9]~output_o ;
wire \CLOCK_50_2~input_o ;
wire \CLOCK_50_2~inputclkctrl_outclk ;
wire \SW[9]~input_o ;
wire \i_presclaer|cnt[0]~32_combout ;
wire \i_presclaer|cnt[7]~36_combout ;
wire \i_presclaer|cnt[0]~33 ;
wire \i_presclaer|cnt[1]~34_combout ;
wire \i_presclaer|cnt[1]~35 ;
wire \i_presclaer|cnt[2]~37_combout ;
wire \i_presclaer|cnt[2]~38 ;
wire \i_presclaer|cnt[3]~39_combout ;
wire \i_presclaer|cnt[3]~40 ;
wire \i_presclaer|cnt[4]~41_combout ;
wire \i_presclaer|cnt[4]~42 ;
wire \i_presclaer|cnt[5]~43_combout ;
wire \i_presclaer|cnt[5]~44 ;
wire \i_presclaer|cnt[6]~45_combout ;
wire \i_presclaer|cnt[6]~46 ;
wire \i_presclaer|cnt[7]~47_combout ;
wire \i_presclaer|cnt[7]~48 ;
wire \i_presclaer|cnt[8]~49_combout ;
wire \i_presclaer|cnt[8]~50 ;
wire \i_presclaer|cnt[9]~51_combout ;
wire \i_presclaer|cnt[9]~52 ;
wire \i_presclaer|cnt[10]~53_combout ;
wire \i_presclaer|cnt[10]~54 ;
wire \i_presclaer|cnt[11]~55_combout ;
wire \i_presclaer|cnt[11]~56 ;
wire \i_presclaer|cnt[12]~57_combout ;
wire \i_presclaer|cnt[12]~58 ;
wire \i_presclaer|cnt[13]~59_combout ;
wire \i_presclaer|cnt[13]~60 ;
wire \i_presclaer|cnt[14]~61_combout ;
wire \i_presclaer|cnt[14]~62 ;
wire \i_presclaer|cnt[15]~63_combout ;
wire \i_presclaer|cnt[15]~64 ;
wire \i_presclaer|cnt[16]~65_combout ;
wire \i_presclaer|cnt[16]~66 ;
wire \i_presclaer|cnt[17]~67_combout ;
wire \i_presclaer|cnt[17]~68 ;
wire \i_presclaer|cnt[18]~69_combout ;
wire \i_presclaer|cnt[18]~70 ;
wire \i_presclaer|cnt[19]~71_combout ;
wire \i_presclaer|cnt[19]~72 ;
wire \i_presclaer|cnt[20]~73_combout ;
wire \i_presclaer|LessThan1~5_combout ;
wire \i_presclaer|cnt[20]~74 ;
wire \i_presclaer|cnt[21]~75_combout ;
wire \i_presclaer|cnt[21]~76 ;
wire \i_presclaer|cnt[22]~77_combout ;
wire \i_presclaer|cnt[22]~78 ;
wire \i_presclaer|cnt[23]~79_combout ;
wire \i_presclaer|cnt[23]~80 ;
wire \i_presclaer|cnt[24]~81_combout ;
wire \i_presclaer|LessThan1~6_combout ;
wire \i_presclaer|cnt[24]~82 ;
wire \i_presclaer|cnt[25]~83_combout ;
wire \i_presclaer|cnt[25]~84 ;
wire \i_presclaer|cnt[26]~85_combout ;
wire \i_presclaer|cnt[26]~86 ;
wire \i_presclaer|cnt[27]~87_combout ;
wire \i_presclaer|cnt[27]~88 ;
wire \i_presclaer|cnt[28]~89_combout ;
wire \i_presclaer|cnt[28]~90 ;
wire \i_presclaer|cnt[29]~91_combout ;
wire \i_presclaer|cnt[29]~92 ;
wire \i_presclaer|cnt[30]~93_combout ;
wire \i_presclaer|cnt[30]~94 ;
wire \i_presclaer|cnt[31]~95_combout ;
wire \i_presclaer|LessThan1~7_combout ;
wire \i_presclaer|LessThan1~8_combout ;
wire \i_presclaer|LessThan1~3_combout ;
wire \i_presclaer|LessThan1~2_combout ;
wire \i_presclaer|LessThan1~1_combout ;
wire \i_presclaer|LessThan1~0_combout ;
wire \i_presclaer|LessThan1~4_combout ;
wire \i_presclaer|LessThan1~9_combout ;
wire \i_presclaer|presclaerFlag~0_combout ;
wire \i_presclaer|presclaerFlag~q ;
wire \SW[8]~input_o ;
wire \smallSec[0]~9_combout ;
wire \smallSec[0]~reg0_q ;
wire \smallSec[0]~10 ;
wire \smallSec[1]~11_combout ;
wire \smallSec[1]~reg0_q ;
wire \smallSec[1]~12 ;
wire \smallSec[2]~13_combout ;
wire \smallSec[2]~reg0_q ;
wire \smallSec[2]~14 ;
wire \smallSec[3]~15_combout ;
wire \smallSec[3]~reg0_q ;
wire \smallSec[3]~16 ;
wire \smallSec[4]~17_combout ;
wire \smallSec[4]~reg0_q ;
wire \smallSec[4]~18 ;
wire \smallSec[5]~19_combout ;
wire \smallSec[5]~reg0_q ;
wire \smallSec[5]~20 ;
wire \smallSec[6]~21_combout ;
wire \smallSec[6]~reg0_q ;
wire \smallSec[6]~22 ;
wire \smallSec[7]~23_combout ;
wire \smallSec[7]~reg0_q ;
wire \smallSec[7]~24 ;
wire \smallSec[8]~25_combout ;
wire \smallSec[8]~reg0_q ;
wire \always1~4_combout ;
wire \always1~1_combout ;
wire \LessThan0~0_combout ;
wire \Add1~0_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \sec[2]~2_combout ;
wire \sec[2]~reg0_q ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \sec[3]~3_combout ;
wire \sec[3]~reg0_q ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \sec[4]~4_combout ;
wire \sec[4]~reg0_q ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \sec[5]~5_combout ;
wire \sec[5]~reg0_q ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \sec[6]~6_combout ;
wire \sec[6]~reg0_q ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \sec[7]~7_combout ;
wire \sec[7]~reg0_q ;
wire \always1~0_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \sec[8]~8_combout ;
wire \sec[8]~reg0_q ;
wire \LessThan2~0_combout ;
wire \sec[0]~0_combout ;
wire \sec[0]~reg0_q ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \sec[1]~1_combout ;
wire \sec[1]~reg0_q ;
wire \always1~3_combout ;
wire \always1~2_combout ;
wire \always1~5_combout ;
wire \always1~6_combout ;
wire \Alarm_flag~reg0_q ;
wire \FSM_flag~0_combout ;
wire \FSM_flag[0]~reg0_q ;
wire \FSM_flag~1_combout ;
wire \FSM_flag[1]~reg0_q ;
wire [31:0] \i_presclaer|cnt ;


// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \presclaerFlag~output (
	.i(\i_presclaer|presclaerFlag~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\presclaerFlag~output_o ),
	.obar());
// synopsys translate_off
defparam \presclaerFlag~output .bus_hold = "false";
defparam \presclaerFlag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneiii_io_obuf \FSM_flag[0]~output (
	.i(\FSM_flag[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_flag[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_flag[0]~output .bus_hold = "false";
defparam \FSM_flag[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \FSM_flag[1]~output (
	.i(\FSM_flag[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FSM_flag[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FSM_flag[1]~output .bus_hold = "false";
defparam \FSM_flag[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneiii_io_obuf \Alarm_flag~output (
	.i(\Alarm_flag~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Alarm_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \Alarm_flag~output .bus_hold = "false";
defparam \Alarm_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \smallSec[0]~output (
	.i(\smallSec[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[0]~output .bus_hold = "false";
defparam \smallSec[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneiii_io_obuf \smallSec[1]~output (
	.i(\smallSec[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[1]~output .bus_hold = "false";
defparam \smallSec[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneiii_io_obuf \smallSec[2]~output (
	.i(\smallSec[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[2]~output .bus_hold = "false";
defparam \smallSec[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneiii_io_obuf \smallSec[3]~output (
	.i(\smallSec[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[3]~output .bus_hold = "false";
defparam \smallSec[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \smallSec[4]~output (
	.i(\smallSec[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[4]~output .bus_hold = "false";
defparam \smallSec[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \smallSec[5]~output (
	.i(\smallSec[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[5]~output .bus_hold = "false";
defparam \smallSec[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \smallSec[6]~output (
	.i(\smallSec[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[6]~output .bus_hold = "false";
defparam \smallSec[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \smallSec[7]~output (
	.i(\smallSec[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[7]~output .bus_hold = "false";
defparam \smallSec[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneiii_io_obuf \smallSec[8]~output (
	.i(\smallSec[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\smallSec[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \smallSec[8]~output .bus_hold = "false";
defparam \smallSec[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \sec[0]~output (
	.i(\sec[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[0]~output .bus_hold = "false";
defparam \sec[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneiii_io_obuf \sec[1]~output (
	.i(\sec[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[1]~output .bus_hold = "false";
defparam \sec[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \sec[2]~output (
	.i(\sec[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[2]~output .bus_hold = "false";
defparam \sec[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \sec[3]~output (
	.i(\sec[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[3]~output .bus_hold = "false";
defparam \sec[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \sec[4]~output (
	.i(\sec[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[4]~output .bus_hold = "false";
defparam \sec[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \sec[5]~output (
	.i(\sec[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[5]~output .bus_hold = "false";
defparam \sec[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \sec[6]~output (
	.i(\sec[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[6]~output .bus_hold = "false";
defparam \sec[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \sec[7]~output (
	.i(\sec[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[7]~output .bus_hold = "false";
defparam \sec[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneiii_io_obuf \sec[8]~output (
	.i(\sec[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sec[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \sec[8]~output .bus_hold = "false";
defparam \sec[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneiii_io_obuf \min[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[0]~output .bus_hold = "false";
defparam \min[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiii_io_obuf \min[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[1]~output .bus_hold = "false";
defparam \min[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \min[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[2]~output .bus_hold = "false";
defparam \min[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneiii_io_obuf \min[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[3]~output .bus_hold = "false";
defparam \min[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneiii_io_obuf \min[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[4]~output .bus_hold = "false";
defparam \min[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneiii_io_obuf \min[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[5]~output .bus_hold = "false";
defparam \min[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneiii_io_obuf \min[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[6]~output .bus_hold = "false";
defparam \min[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneiii_io_obuf \min[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[7]~output .bus_hold = "false";
defparam \min[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \min[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\min[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \min[8]~output .bus_hold = "false";
defparam \min[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneiii_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N2
cycloneiii_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneiii_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneiii_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneiii_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneiii_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N2
cycloneiii_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N23
cycloneiii_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N30
cycloneiii_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneiii_io_obuf \LEDG[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[9]~output .bus_hold = "false";
defparam \LEDG[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \CLOCK_50_2~input (
	.i(CLOCK_50_2),
	.ibar(gnd),
	.o(\CLOCK_50_2~input_o ));
// synopsys translate_off
defparam \CLOCK_50_2~input .bus_hold = "false";
defparam \CLOCK_50_2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \CLOCK_50_2~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50_2~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_2~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_2~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50_2~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneiii_lcell_comb \i_presclaer|cnt[0]~32 (
// Equation(s):
// \i_presclaer|cnt[0]~32_combout  = \i_presclaer|cnt [0] $ (VCC)
// \i_presclaer|cnt[0]~33  = CARRY(\i_presclaer|cnt [0])

	.dataa(gnd),
	.datab(\i_presclaer|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_presclaer|cnt[0]~32_combout ),
	.cout(\i_presclaer|cnt[0]~33 ));
// synopsys translate_off
defparam \i_presclaer|cnt[0]~32 .lut_mask = 16'h33CC;
defparam \i_presclaer|cnt[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneiii_lcell_comb \i_presclaer|cnt[7]~36 (
// Equation(s):
// \i_presclaer|cnt[7]~36_combout  = (\SW[9]~input_o ) # (\i_presclaer|LessThan1~9_combout )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_presclaer|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\i_presclaer|cnt[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|cnt[7]~36 .lut_mask = 16'hFFAA;
defparam \i_presclaer|cnt[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \i_presclaer|cnt[0] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[0] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneiii_lcell_comb \i_presclaer|cnt[1]~34 (
// Equation(s):
// \i_presclaer|cnt[1]~34_combout  = (\i_presclaer|cnt [1] & (!\i_presclaer|cnt[0]~33 )) # (!\i_presclaer|cnt [1] & ((\i_presclaer|cnt[0]~33 ) # (GND)))
// \i_presclaer|cnt[1]~35  = CARRY((!\i_presclaer|cnt[0]~33 ) # (!\i_presclaer|cnt [1]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[0]~33 ),
	.combout(\i_presclaer|cnt[1]~34_combout ),
	.cout(\i_presclaer|cnt[1]~35 ));
// synopsys translate_off
defparam \i_presclaer|cnt[1]~34 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \i_presclaer|cnt[1] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[1] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneiii_lcell_comb \i_presclaer|cnt[2]~37 (
// Equation(s):
// \i_presclaer|cnt[2]~37_combout  = (\i_presclaer|cnt [2] & (\i_presclaer|cnt[1]~35  $ (GND))) # (!\i_presclaer|cnt [2] & (!\i_presclaer|cnt[1]~35  & VCC))
// \i_presclaer|cnt[2]~38  = CARRY((\i_presclaer|cnt [2] & !\i_presclaer|cnt[1]~35 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[1]~35 ),
	.combout(\i_presclaer|cnt[2]~37_combout ),
	.cout(\i_presclaer|cnt[2]~38 ));
// synopsys translate_off
defparam \i_presclaer|cnt[2]~37 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \i_presclaer|cnt[2] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[2]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[2] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cycloneiii_lcell_comb \i_presclaer|cnt[3]~39 (
// Equation(s):
// \i_presclaer|cnt[3]~39_combout  = (\i_presclaer|cnt [3] & (!\i_presclaer|cnt[2]~38 )) # (!\i_presclaer|cnt [3] & ((\i_presclaer|cnt[2]~38 ) # (GND)))
// \i_presclaer|cnt[3]~40  = CARRY((!\i_presclaer|cnt[2]~38 ) # (!\i_presclaer|cnt [3]))

	.dataa(\i_presclaer|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[2]~38 ),
	.combout(\i_presclaer|cnt[3]~39_combout ),
	.cout(\i_presclaer|cnt[3]~40 ));
// synopsys translate_off
defparam \i_presclaer|cnt[3]~39 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \i_presclaer|cnt[3] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[3]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[3] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cycloneiii_lcell_comb \i_presclaer|cnt[4]~41 (
// Equation(s):
// \i_presclaer|cnt[4]~41_combout  = (\i_presclaer|cnt [4] & (\i_presclaer|cnt[3]~40  $ (GND))) # (!\i_presclaer|cnt [4] & (!\i_presclaer|cnt[3]~40  & VCC))
// \i_presclaer|cnt[4]~42  = CARRY((\i_presclaer|cnt [4] & !\i_presclaer|cnt[3]~40 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[3]~40 ),
	.combout(\i_presclaer|cnt[4]~41_combout ),
	.cout(\i_presclaer|cnt[4]~42 ));
// synopsys translate_off
defparam \i_presclaer|cnt[4]~41 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \i_presclaer|cnt[4] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[4]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[4] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cycloneiii_lcell_comb \i_presclaer|cnt[5]~43 (
// Equation(s):
// \i_presclaer|cnt[5]~43_combout  = (\i_presclaer|cnt [5] & (!\i_presclaer|cnt[4]~42 )) # (!\i_presclaer|cnt [5] & ((\i_presclaer|cnt[4]~42 ) # (GND)))
// \i_presclaer|cnt[5]~44  = CARRY((!\i_presclaer|cnt[4]~42 ) # (!\i_presclaer|cnt [5]))

	.dataa(\i_presclaer|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[4]~42 ),
	.combout(\i_presclaer|cnt[5]~43_combout ),
	.cout(\i_presclaer|cnt[5]~44 ));
// synopsys translate_off
defparam \i_presclaer|cnt[5]~43 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \i_presclaer|cnt[5] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[5]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[5] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cycloneiii_lcell_comb \i_presclaer|cnt[6]~45 (
// Equation(s):
// \i_presclaer|cnt[6]~45_combout  = (\i_presclaer|cnt [6] & (\i_presclaer|cnt[5]~44  $ (GND))) # (!\i_presclaer|cnt [6] & (!\i_presclaer|cnt[5]~44  & VCC))
// \i_presclaer|cnt[6]~46  = CARRY((\i_presclaer|cnt [6] & !\i_presclaer|cnt[5]~44 ))

	.dataa(\i_presclaer|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[5]~44 ),
	.combout(\i_presclaer|cnt[6]~45_combout ),
	.cout(\i_presclaer|cnt[6]~46 ));
// synopsys translate_off
defparam \i_presclaer|cnt[6]~45 .lut_mask = 16'hA50A;
defparam \i_presclaer|cnt[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \i_presclaer|cnt[6] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[6]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[6] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneiii_lcell_comb \i_presclaer|cnt[7]~47 (
// Equation(s):
// \i_presclaer|cnt[7]~47_combout  = (\i_presclaer|cnt [7] & (!\i_presclaer|cnt[6]~46 )) # (!\i_presclaer|cnt [7] & ((\i_presclaer|cnt[6]~46 ) # (GND)))
// \i_presclaer|cnt[7]~48  = CARRY((!\i_presclaer|cnt[6]~46 ) # (!\i_presclaer|cnt [7]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[6]~46 ),
	.combout(\i_presclaer|cnt[7]~47_combout ),
	.cout(\i_presclaer|cnt[7]~48 ));
// synopsys translate_off
defparam \i_presclaer|cnt[7]~47 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \i_presclaer|cnt[7] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[7]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[7] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneiii_lcell_comb \i_presclaer|cnt[8]~49 (
// Equation(s):
// \i_presclaer|cnt[8]~49_combout  = (\i_presclaer|cnt [8] & (\i_presclaer|cnt[7]~48  $ (GND))) # (!\i_presclaer|cnt [8] & (!\i_presclaer|cnt[7]~48  & VCC))
// \i_presclaer|cnt[8]~50  = CARRY((\i_presclaer|cnt [8] & !\i_presclaer|cnt[7]~48 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[7]~48 ),
	.combout(\i_presclaer|cnt[8]~49_combout ),
	.cout(\i_presclaer|cnt[8]~50 ));
// synopsys translate_off
defparam \i_presclaer|cnt[8]~49 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \i_presclaer|cnt[8] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[8]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[8] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneiii_lcell_comb \i_presclaer|cnt[9]~51 (
// Equation(s):
// \i_presclaer|cnt[9]~51_combout  = (\i_presclaer|cnt [9] & (!\i_presclaer|cnt[8]~50 )) # (!\i_presclaer|cnt [9] & ((\i_presclaer|cnt[8]~50 ) # (GND)))
// \i_presclaer|cnt[9]~52  = CARRY((!\i_presclaer|cnt[8]~50 ) # (!\i_presclaer|cnt [9]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[8]~50 ),
	.combout(\i_presclaer|cnt[9]~51_combout ),
	.cout(\i_presclaer|cnt[9]~52 ));
// synopsys translate_off
defparam \i_presclaer|cnt[9]~51 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \i_presclaer|cnt[9] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[9]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[9] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneiii_lcell_comb \i_presclaer|cnt[10]~53 (
// Equation(s):
// \i_presclaer|cnt[10]~53_combout  = (\i_presclaer|cnt [10] & (\i_presclaer|cnt[9]~52  $ (GND))) # (!\i_presclaer|cnt [10] & (!\i_presclaer|cnt[9]~52  & VCC))
// \i_presclaer|cnt[10]~54  = CARRY((\i_presclaer|cnt [10] & !\i_presclaer|cnt[9]~52 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[9]~52 ),
	.combout(\i_presclaer|cnt[10]~53_combout ),
	.cout(\i_presclaer|cnt[10]~54 ));
// synopsys translate_off
defparam \i_presclaer|cnt[10]~53 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \i_presclaer|cnt[10] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[10]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[10] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneiii_lcell_comb \i_presclaer|cnt[11]~55 (
// Equation(s):
// \i_presclaer|cnt[11]~55_combout  = (\i_presclaer|cnt [11] & (!\i_presclaer|cnt[10]~54 )) # (!\i_presclaer|cnt [11] & ((\i_presclaer|cnt[10]~54 ) # (GND)))
// \i_presclaer|cnt[11]~56  = CARRY((!\i_presclaer|cnt[10]~54 ) # (!\i_presclaer|cnt [11]))

	.dataa(\i_presclaer|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[10]~54 ),
	.combout(\i_presclaer|cnt[11]~55_combout ),
	.cout(\i_presclaer|cnt[11]~56 ));
// synopsys translate_off
defparam \i_presclaer|cnt[11]~55 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \i_presclaer|cnt[11] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[11]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[11] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneiii_lcell_comb \i_presclaer|cnt[12]~57 (
// Equation(s):
// \i_presclaer|cnt[12]~57_combout  = (\i_presclaer|cnt [12] & (\i_presclaer|cnt[11]~56  $ (GND))) # (!\i_presclaer|cnt [12] & (!\i_presclaer|cnt[11]~56  & VCC))
// \i_presclaer|cnt[12]~58  = CARRY((\i_presclaer|cnt [12] & !\i_presclaer|cnt[11]~56 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[11]~56 ),
	.combout(\i_presclaer|cnt[12]~57_combout ),
	.cout(\i_presclaer|cnt[12]~58 ));
// synopsys translate_off
defparam \i_presclaer|cnt[12]~57 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \i_presclaer|cnt[12] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[12]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[12] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneiii_lcell_comb \i_presclaer|cnt[13]~59 (
// Equation(s):
// \i_presclaer|cnt[13]~59_combout  = (\i_presclaer|cnt [13] & (!\i_presclaer|cnt[12]~58 )) # (!\i_presclaer|cnt [13] & ((\i_presclaer|cnt[12]~58 ) # (GND)))
// \i_presclaer|cnt[13]~60  = CARRY((!\i_presclaer|cnt[12]~58 ) # (!\i_presclaer|cnt [13]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[12]~58 ),
	.combout(\i_presclaer|cnt[13]~59_combout ),
	.cout(\i_presclaer|cnt[13]~60 ));
// synopsys translate_off
defparam \i_presclaer|cnt[13]~59 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \i_presclaer|cnt[13] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_presclaer|cnt[13]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[13] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneiii_lcell_comb \i_presclaer|cnt[14]~61 (
// Equation(s):
// \i_presclaer|cnt[14]~61_combout  = (\i_presclaer|cnt [14] & (\i_presclaer|cnt[13]~60  $ (GND))) # (!\i_presclaer|cnt [14] & (!\i_presclaer|cnt[13]~60  & VCC))
// \i_presclaer|cnt[14]~62  = CARRY((\i_presclaer|cnt [14] & !\i_presclaer|cnt[13]~60 ))

	.dataa(\i_presclaer|cnt [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[13]~60 ),
	.combout(\i_presclaer|cnt[14]~61_combout ),
	.cout(\i_presclaer|cnt[14]~62 ));
// synopsys translate_off
defparam \i_presclaer|cnt[14]~61 .lut_mask = 16'hA50A;
defparam \i_presclaer|cnt[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \i_presclaer|cnt[14] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_presclaer|cnt[14]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[14] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneiii_lcell_comb \i_presclaer|cnt[15]~63 (
// Equation(s):
// \i_presclaer|cnt[15]~63_combout  = (\i_presclaer|cnt [15] & (!\i_presclaer|cnt[14]~62 )) # (!\i_presclaer|cnt [15] & ((\i_presclaer|cnt[14]~62 ) # (GND)))
// \i_presclaer|cnt[15]~64  = CARRY((!\i_presclaer|cnt[14]~62 ) # (!\i_presclaer|cnt [15]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[14]~62 ),
	.combout(\i_presclaer|cnt[15]~63_combout ),
	.cout(\i_presclaer|cnt[15]~64 ));
// synopsys translate_off
defparam \i_presclaer|cnt[15]~63 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \i_presclaer|cnt[15] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_presclaer|cnt[15]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[15] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneiii_lcell_comb \i_presclaer|cnt[16]~65 (
// Equation(s):
// \i_presclaer|cnt[16]~65_combout  = (\i_presclaer|cnt [16] & (\i_presclaer|cnt[15]~64  $ (GND))) # (!\i_presclaer|cnt [16] & (!\i_presclaer|cnt[15]~64  & VCC))
// \i_presclaer|cnt[16]~66  = CARRY((\i_presclaer|cnt [16] & !\i_presclaer|cnt[15]~64 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[15]~64 ),
	.combout(\i_presclaer|cnt[16]~65_combout ),
	.cout(\i_presclaer|cnt[16]~66 ));
// synopsys translate_off
defparam \i_presclaer|cnt[16]~65 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N1
dffeas \i_presclaer|cnt[16] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[16]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[16] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneiii_lcell_comb \i_presclaer|cnt[17]~67 (
// Equation(s):
// \i_presclaer|cnt[17]~67_combout  = (\i_presclaer|cnt [17] & (!\i_presclaer|cnt[16]~66 )) # (!\i_presclaer|cnt [17] & ((\i_presclaer|cnt[16]~66 ) # (GND)))
// \i_presclaer|cnt[17]~68  = CARRY((!\i_presclaer|cnt[16]~66 ) # (!\i_presclaer|cnt [17]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[16]~66 ),
	.combout(\i_presclaer|cnt[17]~67_combout ),
	.cout(\i_presclaer|cnt[17]~68 ));
// synopsys translate_off
defparam \i_presclaer|cnt[17]~67 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N3
dffeas \i_presclaer|cnt[17] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[17]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[17] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneiii_lcell_comb \i_presclaer|cnt[18]~69 (
// Equation(s):
// \i_presclaer|cnt[18]~69_combout  = (\i_presclaer|cnt [18] & (\i_presclaer|cnt[17]~68  $ (GND))) # (!\i_presclaer|cnt [18] & (!\i_presclaer|cnt[17]~68  & VCC))
// \i_presclaer|cnt[18]~70  = CARRY((\i_presclaer|cnt [18] & !\i_presclaer|cnt[17]~68 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[17]~68 ),
	.combout(\i_presclaer|cnt[18]~69_combout ),
	.cout(\i_presclaer|cnt[18]~70 ));
// synopsys translate_off
defparam \i_presclaer|cnt[18]~69 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \i_presclaer|cnt[18] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[18]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[18] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneiii_lcell_comb \i_presclaer|cnt[19]~71 (
// Equation(s):
// \i_presclaer|cnt[19]~71_combout  = (\i_presclaer|cnt [19] & (!\i_presclaer|cnt[18]~70 )) # (!\i_presclaer|cnt [19] & ((\i_presclaer|cnt[18]~70 ) # (GND)))
// \i_presclaer|cnt[19]~72  = CARRY((!\i_presclaer|cnt[18]~70 ) # (!\i_presclaer|cnt [19]))

	.dataa(\i_presclaer|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[18]~70 ),
	.combout(\i_presclaer|cnt[19]~71_combout ),
	.cout(\i_presclaer|cnt[19]~72 ));
// synopsys translate_off
defparam \i_presclaer|cnt[19]~71 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \i_presclaer|cnt[19] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[19]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[19] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneiii_lcell_comb \i_presclaer|cnt[20]~73 (
// Equation(s):
// \i_presclaer|cnt[20]~73_combout  = (\i_presclaer|cnt [20] & (\i_presclaer|cnt[19]~72  $ (GND))) # (!\i_presclaer|cnt [20] & (!\i_presclaer|cnt[19]~72  & VCC))
// \i_presclaer|cnt[20]~74  = CARRY((\i_presclaer|cnt [20] & !\i_presclaer|cnt[19]~72 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[19]~72 ),
	.combout(\i_presclaer|cnt[20]~73_combout ),
	.cout(\i_presclaer|cnt[20]~74 ));
// synopsys translate_off
defparam \i_presclaer|cnt[20]~73 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \i_presclaer|cnt[20] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[20]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[20] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneiii_lcell_comb \i_presclaer|LessThan1~5 (
// Equation(s):
// \i_presclaer|LessThan1~5_combout  = (\i_presclaer|cnt [19]) # ((\i_presclaer|cnt [20]) # ((\i_presclaer|cnt [17]) # (\i_presclaer|cnt [18])))

	.dataa(\i_presclaer|cnt [19]),
	.datab(\i_presclaer|cnt [20]),
	.datac(\i_presclaer|cnt [17]),
	.datad(\i_presclaer|cnt [18]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~5 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneiii_lcell_comb \i_presclaer|cnt[21]~75 (
// Equation(s):
// \i_presclaer|cnt[21]~75_combout  = (\i_presclaer|cnt [21] & (!\i_presclaer|cnt[20]~74 )) # (!\i_presclaer|cnt [21] & ((\i_presclaer|cnt[20]~74 ) # (GND)))
// \i_presclaer|cnt[21]~76  = CARRY((!\i_presclaer|cnt[20]~74 ) # (!\i_presclaer|cnt [21]))

	.dataa(\i_presclaer|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[20]~74 ),
	.combout(\i_presclaer|cnt[21]~75_combout ),
	.cout(\i_presclaer|cnt[21]~76 ));
// synopsys translate_off
defparam \i_presclaer|cnt[21]~75 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \i_presclaer|cnt[21] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[21]~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[21] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneiii_lcell_comb \i_presclaer|cnt[22]~77 (
// Equation(s):
// \i_presclaer|cnt[22]~77_combout  = (\i_presclaer|cnt [22] & (\i_presclaer|cnt[21]~76  $ (GND))) # (!\i_presclaer|cnt [22] & (!\i_presclaer|cnt[21]~76  & VCC))
// \i_presclaer|cnt[22]~78  = CARRY((\i_presclaer|cnt [22] & !\i_presclaer|cnt[21]~76 ))

	.dataa(\i_presclaer|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[21]~76 ),
	.combout(\i_presclaer|cnt[22]~77_combout ),
	.cout(\i_presclaer|cnt[22]~78 ));
// synopsys translate_off
defparam \i_presclaer|cnt[22]~77 .lut_mask = 16'hA50A;
defparam \i_presclaer|cnt[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \i_presclaer|cnt[22] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[22]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[22] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneiii_lcell_comb \i_presclaer|cnt[23]~79 (
// Equation(s):
// \i_presclaer|cnt[23]~79_combout  = (\i_presclaer|cnt [23] & (!\i_presclaer|cnt[22]~78 )) # (!\i_presclaer|cnt [23] & ((\i_presclaer|cnt[22]~78 ) # (GND)))
// \i_presclaer|cnt[23]~80  = CARRY((!\i_presclaer|cnt[22]~78 ) # (!\i_presclaer|cnt [23]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[22]~78 ),
	.combout(\i_presclaer|cnt[23]~79_combout ),
	.cout(\i_presclaer|cnt[23]~80 ));
// synopsys translate_off
defparam \i_presclaer|cnt[23]~79 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N15
dffeas \i_presclaer|cnt[23] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[23]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[23] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneiii_lcell_comb \i_presclaer|cnt[24]~81 (
// Equation(s):
// \i_presclaer|cnt[24]~81_combout  = (\i_presclaer|cnt [24] & (\i_presclaer|cnt[23]~80  $ (GND))) # (!\i_presclaer|cnt [24] & (!\i_presclaer|cnt[23]~80  & VCC))
// \i_presclaer|cnt[24]~82  = CARRY((\i_presclaer|cnt [24] & !\i_presclaer|cnt[23]~80 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[23]~80 ),
	.combout(\i_presclaer|cnt[24]~81_combout ),
	.cout(\i_presclaer|cnt[24]~82 ));
// synopsys translate_off
defparam \i_presclaer|cnt[24]~81 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \i_presclaer|cnt[24] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[24]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[24] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneiii_lcell_comb \i_presclaer|LessThan1~6 (
// Equation(s):
// \i_presclaer|LessThan1~6_combout  = (\i_presclaer|cnt [23]) # ((\i_presclaer|cnt [21]) # ((\i_presclaer|cnt [22]) # (\i_presclaer|cnt [24])))

	.dataa(\i_presclaer|cnt [23]),
	.datab(\i_presclaer|cnt [21]),
	.datac(\i_presclaer|cnt [22]),
	.datad(\i_presclaer|cnt [24]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~6 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneiii_lcell_comb \i_presclaer|cnt[25]~83 (
// Equation(s):
// \i_presclaer|cnt[25]~83_combout  = (\i_presclaer|cnt [25] & (!\i_presclaer|cnt[24]~82 )) # (!\i_presclaer|cnt [25] & ((\i_presclaer|cnt[24]~82 ) # (GND)))
// \i_presclaer|cnt[25]~84  = CARRY((!\i_presclaer|cnt[24]~82 ) # (!\i_presclaer|cnt [25]))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[24]~82 ),
	.combout(\i_presclaer|cnt[25]~83_combout ),
	.cout(\i_presclaer|cnt[25]~84 ));
// synopsys translate_off
defparam \i_presclaer|cnt[25]~83 .lut_mask = 16'h3C3F;
defparam \i_presclaer|cnt[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \i_presclaer|cnt[25] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[25]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[25] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneiii_lcell_comb \i_presclaer|cnt[26]~85 (
// Equation(s):
// \i_presclaer|cnt[26]~85_combout  = (\i_presclaer|cnt [26] & (\i_presclaer|cnt[25]~84  $ (GND))) # (!\i_presclaer|cnt [26] & (!\i_presclaer|cnt[25]~84  & VCC))
// \i_presclaer|cnt[26]~86  = CARRY((\i_presclaer|cnt [26] & !\i_presclaer|cnt[25]~84 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[25]~84 ),
	.combout(\i_presclaer|cnt[26]~85_combout ),
	.cout(\i_presclaer|cnt[26]~86 ));
// synopsys translate_off
defparam \i_presclaer|cnt[26]~85 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N21
dffeas \i_presclaer|cnt[26] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[26]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[26] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneiii_lcell_comb \i_presclaer|cnt[27]~87 (
// Equation(s):
// \i_presclaer|cnt[27]~87_combout  = (\i_presclaer|cnt [27] & (!\i_presclaer|cnt[26]~86 )) # (!\i_presclaer|cnt [27] & ((\i_presclaer|cnt[26]~86 ) # (GND)))
// \i_presclaer|cnt[27]~88  = CARRY((!\i_presclaer|cnt[26]~86 ) # (!\i_presclaer|cnt [27]))

	.dataa(\i_presclaer|cnt [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[26]~86 ),
	.combout(\i_presclaer|cnt[27]~87_combout ),
	.cout(\i_presclaer|cnt[27]~88 ));
// synopsys translate_off
defparam \i_presclaer|cnt[27]~87 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \i_presclaer|cnt[27] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[27]~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[27] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneiii_lcell_comb \i_presclaer|cnt[28]~89 (
// Equation(s):
// \i_presclaer|cnt[28]~89_combout  = (\i_presclaer|cnt [28] & (\i_presclaer|cnt[27]~88  $ (GND))) # (!\i_presclaer|cnt [28] & (!\i_presclaer|cnt[27]~88  & VCC))
// \i_presclaer|cnt[28]~90  = CARRY((\i_presclaer|cnt [28] & !\i_presclaer|cnt[27]~88 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[27]~88 ),
	.combout(\i_presclaer|cnt[28]~89_combout ),
	.cout(\i_presclaer|cnt[28]~90 ));
// synopsys translate_off
defparam \i_presclaer|cnt[28]~89 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \i_presclaer|cnt[28] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[28]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[28] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneiii_lcell_comb \i_presclaer|cnt[29]~91 (
// Equation(s):
// \i_presclaer|cnt[29]~91_combout  = (\i_presclaer|cnt [29] & (!\i_presclaer|cnt[28]~90 )) # (!\i_presclaer|cnt [29] & ((\i_presclaer|cnt[28]~90 ) # (GND)))
// \i_presclaer|cnt[29]~92  = CARRY((!\i_presclaer|cnt[28]~90 ) # (!\i_presclaer|cnt [29]))

	.dataa(\i_presclaer|cnt [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[28]~90 ),
	.combout(\i_presclaer|cnt[29]~91_combout ),
	.cout(\i_presclaer|cnt[29]~92 ));
// synopsys translate_off
defparam \i_presclaer|cnt[29]~91 .lut_mask = 16'h5A5F;
defparam \i_presclaer|cnt[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \i_presclaer|cnt[29] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[29]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[29] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneiii_lcell_comb \i_presclaer|cnt[30]~93 (
// Equation(s):
// \i_presclaer|cnt[30]~93_combout  = (\i_presclaer|cnt [30] & (\i_presclaer|cnt[29]~92  $ (GND))) # (!\i_presclaer|cnt [30] & (!\i_presclaer|cnt[29]~92  & VCC))
// \i_presclaer|cnt[30]~94  = CARRY((\i_presclaer|cnt [30] & !\i_presclaer|cnt[29]~92 ))

	.dataa(gnd),
	.datab(\i_presclaer|cnt [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_presclaer|cnt[29]~92 ),
	.combout(\i_presclaer|cnt[30]~93_combout ),
	.cout(\i_presclaer|cnt[30]~94 ));
// synopsys translate_off
defparam \i_presclaer|cnt[30]~93 .lut_mask = 16'hC30C;
defparam \i_presclaer|cnt[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \i_presclaer|cnt[30] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[30]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[30] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneiii_lcell_comb \i_presclaer|cnt[31]~95 (
// Equation(s):
// \i_presclaer|cnt[31]~95_combout  = \i_presclaer|cnt [31] $ (\i_presclaer|cnt[30]~94 )

	.dataa(\i_presclaer|cnt [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i_presclaer|cnt[30]~94 ),
	.combout(\i_presclaer|cnt[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|cnt[31]~95 .lut_mask = 16'h5A5A;
defparam \i_presclaer|cnt[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \i_presclaer|cnt[31] (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|cnt[31]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\i_presclaer|cnt[7]~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|cnt [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|cnt[31] .is_wysiwyg = "true";
defparam \i_presclaer|cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneiii_lcell_comb \i_presclaer|LessThan1~7 (
// Equation(s):
// \i_presclaer|LessThan1~7_combout  = (\i_presclaer|cnt [26]) # ((\i_presclaer|cnt [28]) # ((\i_presclaer|cnt [25]) # (\i_presclaer|cnt [27])))

	.dataa(\i_presclaer|cnt [26]),
	.datab(\i_presclaer|cnt [28]),
	.datac(\i_presclaer|cnt [25]),
	.datad(\i_presclaer|cnt [27]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~7 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneiii_lcell_comb \i_presclaer|LessThan1~8 (
// Equation(s):
// \i_presclaer|LessThan1~8_combout  = (\i_presclaer|cnt [29]) # ((\i_presclaer|cnt [31]) # ((\i_presclaer|LessThan1~7_combout ) # (\i_presclaer|cnt [30])))

	.dataa(\i_presclaer|cnt [29]),
	.datab(\i_presclaer|cnt [31]),
	.datac(\i_presclaer|LessThan1~7_combout ),
	.datad(\i_presclaer|cnt [30]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~8 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneiii_lcell_comb \i_presclaer|LessThan1~3 (
// Equation(s):
// \i_presclaer|LessThan1~3_combout  = (\i_presclaer|cnt [14]) # ((\i_presclaer|cnt [13]) # ((\i_presclaer|cnt [16]) # (\i_presclaer|cnt [15])))

	.dataa(\i_presclaer|cnt [14]),
	.datab(\i_presclaer|cnt [13]),
	.datac(\i_presclaer|cnt [16]),
	.datad(\i_presclaer|cnt [15]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~3 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneiii_lcell_comb \i_presclaer|LessThan1~2 (
// Equation(s):
// \i_presclaer|LessThan1~2_combout  = (\i_presclaer|cnt [12]) # ((\i_presclaer|cnt [9]) # ((\i_presclaer|cnt [11]) # (\i_presclaer|cnt [10])))

	.dataa(\i_presclaer|cnt [12]),
	.datab(\i_presclaer|cnt [9]),
	.datac(\i_presclaer|cnt [11]),
	.datad(\i_presclaer|cnt [10]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~2 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneiii_lcell_comb \i_presclaer|LessThan1~1 (
// Equation(s):
// \i_presclaer|LessThan1~1_combout  = (\i_presclaer|cnt [8]) # ((\i_presclaer|cnt [7]) # ((\i_presclaer|cnt [6]) # (\i_presclaer|cnt [5])))

	.dataa(\i_presclaer|cnt [8]),
	.datab(\i_presclaer|cnt [7]),
	.datac(\i_presclaer|cnt [6]),
	.datad(\i_presclaer|cnt [5]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneiii_lcell_comb \i_presclaer|LessThan1~0 (
// Equation(s):
// \i_presclaer|LessThan1~0_combout  = (\i_presclaer|cnt [4]) # ((\i_presclaer|cnt [3]) # ((\i_presclaer|cnt [2]) # (\i_presclaer|cnt [1])))

	.dataa(\i_presclaer|cnt [4]),
	.datab(\i_presclaer|cnt [3]),
	.datac(\i_presclaer|cnt [2]),
	.datad(\i_presclaer|cnt [1]),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneiii_lcell_comb \i_presclaer|LessThan1~4 (
// Equation(s):
// \i_presclaer|LessThan1~4_combout  = (\i_presclaer|LessThan1~3_combout ) # ((\i_presclaer|LessThan1~2_combout ) # ((\i_presclaer|LessThan1~1_combout ) # (\i_presclaer|LessThan1~0_combout )))

	.dataa(\i_presclaer|LessThan1~3_combout ),
	.datab(\i_presclaer|LessThan1~2_combout ),
	.datac(\i_presclaer|LessThan1~1_combout ),
	.datad(\i_presclaer|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneiii_lcell_comb \i_presclaer|LessThan1~9 (
// Equation(s):
// \i_presclaer|LessThan1~9_combout  = (\i_presclaer|LessThan1~5_combout ) # ((\i_presclaer|LessThan1~6_combout ) # ((\i_presclaer|LessThan1~8_combout ) # (\i_presclaer|LessThan1~4_combout )))

	.dataa(\i_presclaer|LessThan1~5_combout ),
	.datab(\i_presclaer|LessThan1~6_combout ),
	.datac(\i_presclaer|LessThan1~8_combout ),
	.datad(\i_presclaer|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\i_presclaer|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|LessThan1~9 .lut_mask = 16'hFFFE;
defparam \i_presclaer|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneiii_lcell_comb \i_presclaer|presclaerFlag~0 (
// Equation(s):
// \i_presclaer|presclaerFlag~0_combout  = (!\SW[9]~input_o  & \i_presclaer|LessThan1~9_combout )

	.dataa(\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_presclaer|LessThan1~9_combout ),
	.cin(gnd),
	.combout(\i_presclaer|presclaerFlag~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_presclaer|presclaerFlag~0 .lut_mask = 16'h5500;
defparam \i_presclaer|presclaerFlag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \i_presclaer|presclaerFlag (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\i_presclaer|presclaerFlag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_presclaer|presclaerFlag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_presclaer|presclaerFlag .is_wysiwyg = "true";
defparam \i_presclaer|presclaerFlag .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y29_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneiii_lcell_comb \smallSec[0]~9 (
// Equation(s):
// \smallSec[0]~9_combout  = (\smallSec[0]~reg0_q  & (\i_presclaer|presclaerFlag~q  $ (VCC))) # (!\smallSec[0]~reg0_q  & (\i_presclaer|presclaerFlag~q  & VCC))
// \smallSec[0]~10  = CARRY((\smallSec[0]~reg0_q  & \i_presclaer|presclaerFlag~q ))

	.dataa(\smallSec[0]~reg0_q ),
	.datab(\i_presclaer|presclaerFlag~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\smallSec[0]~9_combout ),
	.cout(\smallSec[0]~10 ));
// synopsys translate_off
defparam \smallSec[0]~9 .lut_mask = 16'h6688;
defparam \smallSec[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y28_N5
dffeas \smallSec[0]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[0]~reg0 .is_wysiwyg = "true";
defparam \smallSec[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneiii_lcell_comb \smallSec[1]~11 (
// Equation(s):
// \smallSec[1]~11_combout  = (\smallSec[1]~reg0_q  & (!\smallSec[0]~10 )) # (!\smallSec[1]~reg0_q  & ((\smallSec[0]~10 ) # (GND)))
// \smallSec[1]~12  = CARRY((!\smallSec[0]~10 ) # (!\smallSec[1]~reg0_q ))

	.dataa(\smallSec[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[0]~10 ),
	.combout(\smallSec[1]~11_combout ),
	.cout(\smallSec[1]~12 ));
// synopsys translate_off
defparam \smallSec[1]~11 .lut_mask = 16'h5A5F;
defparam \smallSec[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N7
dffeas \smallSec[1]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[1]~reg0 .is_wysiwyg = "true";
defparam \smallSec[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneiii_lcell_comb \smallSec[2]~13 (
// Equation(s):
// \smallSec[2]~13_combout  = (\smallSec[2]~reg0_q  & (\smallSec[1]~12  $ (GND))) # (!\smallSec[2]~reg0_q  & (!\smallSec[1]~12  & VCC))
// \smallSec[2]~14  = CARRY((\smallSec[2]~reg0_q  & !\smallSec[1]~12 ))

	.dataa(gnd),
	.datab(\smallSec[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[1]~12 ),
	.combout(\smallSec[2]~13_combout ),
	.cout(\smallSec[2]~14 ));
// synopsys translate_off
defparam \smallSec[2]~13 .lut_mask = 16'hC30C;
defparam \smallSec[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N9
dffeas \smallSec[2]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[2]~reg0 .is_wysiwyg = "true";
defparam \smallSec[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneiii_lcell_comb \smallSec[3]~15 (
// Equation(s):
// \smallSec[3]~15_combout  = (\smallSec[3]~reg0_q  & (!\smallSec[2]~14 )) # (!\smallSec[3]~reg0_q  & ((\smallSec[2]~14 ) # (GND)))
// \smallSec[3]~16  = CARRY((!\smallSec[2]~14 ) # (!\smallSec[3]~reg0_q ))

	.dataa(\smallSec[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[2]~14 ),
	.combout(\smallSec[3]~15_combout ),
	.cout(\smallSec[3]~16 ));
// synopsys translate_off
defparam \smallSec[3]~15 .lut_mask = 16'h5A5F;
defparam \smallSec[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N11
dffeas \smallSec[3]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[3]~reg0 .is_wysiwyg = "true";
defparam \smallSec[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneiii_lcell_comb \smallSec[4]~17 (
// Equation(s):
// \smallSec[4]~17_combout  = (\smallSec[4]~reg0_q  & (\smallSec[3]~16  $ (GND))) # (!\smallSec[4]~reg0_q  & (!\smallSec[3]~16  & VCC))
// \smallSec[4]~18  = CARRY((\smallSec[4]~reg0_q  & !\smallSec[3]~16 ))

	.dataa(\smallSec[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[3]~16 ),
	.combout(\smallSec[4]~17_combout ),
	.cout(\smallSec[4]~18 ));
// synopsys translate_off
defparam \smallSec[4]~17 .lut_mask = 16'hA50A;
defparam \smallSec[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N13
dffeas \smallSec[4]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[4]~reg0 .is_wysiwyg = "true";
defparam \smallSec[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneiii_lcell_comb \smallSec[5]~19 (
// Equation(s):
// \smallSec[5]~19_combout  = (\smallSec[5]~reg0_q  & (!\smallSec[4]~18 )) # (!\smallSec[5]~reg0_q  & ((\smallSec[4]~18 ) # (GND)))
// \smallSec[5]~20  = CARRY((!\smallSec[4]~18 ) # (!\smallSec[5]~reg0_q ))

	.dataa(gnd),
	.datab(\smallSec[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[4]~18 ),
	.combout(\smallSec[5]~19_combout ),
	.cout(\smallSec[5]~20 ));
// synopsys translate_off
defparam \smallSec[5]~19 .lut_mask = 16'h3C3F;
defparam \smallSec[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N15
dffeas \smallSec[5]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[5]~reg0 .is_wysiwyg = "true";
defparam \smallSec[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneiii_lcell_comb \smallSec[6]~21 (
// Equation(s):
// \smallSec[6]~21_combout  = (\smallSec[6]~reg0_q  & (\smallSec[5]~20  $ (GND))) # (!\smallSec[6]~reg0_q  & (!\smallSec[5]~20  & VCC))
// \smallSec[6]~22  = CARRY((\smallSec[6]~reg0_q  & !\smallSec[5]~20 ))

	.dataa(gnd),
	.datab(\smallSec[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[5]~20 ),
	.combout(\smallSec[6]~21_combout ),
	.cout(\smallSec[6]~22 ));
// synopsys translate_off
defparam \smallSec[6]~21 .lut_mask = 16'hC30C;
defparam \smallSec[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N17
dffeas \smallSec[6]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[6]~reg0 .is_wysiwyg = "true";
defparam \smallSec[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneiii_lcell_comb \smallSec[7]~23 (
// Equation(s):
// \smallSec[7]~23_combout  = (\smallSec[7]~reg0_q  & (!\smallSec[6]~22 )) # (!\smallSec[7]~reg0_q  & ((\smallSec[6]~22 ) # (GND)))
// \smallSec[7]~24  = CARRY((!\smallSec[6]~22 ) # (!\smallSec[7]~reg0_q ))

	.dataa(gnd),
	.datab(\smallSec[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\smallSec[6]~22 ),
	.combout(\smallSec[7]~23_combout ),
	.cout(\smallSec[7]~24 ));
// synopsys translate_off
defparam \smallSec[7]~23 .lut_mask = 16'h3C3F;
defparam \smallSec[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N19
dffeas \smallSec[7]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[7]~reg0 .is_wysiwyg = "true";
defparam \smallSec[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneiii_lcell_comb \smallSec[8]~25 (
// Equation(s):
// \smallSec[8]~25_combout  = \smallSec[7]~24  $ (!\smallSec[8]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\smallSec[8]~reg0_q ),
	.cin(\smallSec[7]~24 ),
	.combout(\smallSec[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \smallSec[8]~25 .lut_mask = 16'hF00F;
defparam \smallSec[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N21
dffeas \smallSec[8]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\smallSec[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\smallSec[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \smallSec[8]~reg0 .is_wysiwyg = "true";
defparam \smallSec[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneiii_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (!\smallSec[2]~reg0_q  & !\smallSec[1]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\smallSec[2]~reg0_q ),
	.datad(\smallSec[1]~reg0_q ),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h000F;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneiii_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!\smallSec[4]~reg0_q  & (!\smallSec[6]~reg0_q  & (!\smallSec[5]~reg0_q  & !\smallSec[7]~reg0_q )))

	.dataa(\smallSec[4]~reg0_q ),
	.datab(\smallSec[6]~reg0_q ),
	.datac(\smallSec[5]~reg0_q ),
	.datad(\smallSec[7]~reg0_q ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0001;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneiii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!\smallSec[8]~reg0_q  & (\always1~1_combout  & ((\always1~4_combout ) # (!\smallSec[3]~reg0_q ))))

	.dataa(\smallSec[3]~reg0_q ),
	.datab(\smallSec[8]~reg0_q ),
	.datac(\always1~4_combout ),
	.datad(\always1~1_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h3100;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneiii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = \sec[0]~reg0_q  $ (VCC)
// \Add1~1  = CARRY(\sec[0]~reg0_q )

	.dataa(gnd),
	.datab(\sec[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h33CC;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneiii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\sec[1]~reg0_q  & (!\Add1~1 )) # (!\sec[1]~reg0_q  & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!\sec[1]~reg0_q ))

	.dataa(\sec[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h5A5F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneiii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\sec[2]~reg0_q  & (\Add1~3  $ (GND))) # (!\sec[2]~reg0_q  & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((\sec[2]~reg0_q  & !\Add1~3 ))

	.dataa(gnd),
	.datab(\sec[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N6
cycloneiii_lcell_comb \sec[2]~2 (
// Equation(s):
// \sec[2]~2_combout  = (\LessThan2~0_combout  & ((\LessThan0~0_combout  & ((\sec[2]~reg0_q ))) # (!\LessThan0~0_combout  & (\Add1~4_combout ))))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add1~4_combout ),
	.datac(\sec[2]~reg0_q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sec[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sec[2]~2 .lut_mask = 16'hE400;
defparam \sec[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N7
dffeas \sec[2]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[2]~reg0 .is_wysiwyg = "true";
defparam \sec[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneiii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\sec[3]~reg0_q  & (!\Add1~5 )) # (!\sec[3]~reg0_q  & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!\sec[3]~reg0_q ))

	.dataa(\sec[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N16
cycloneiii_lcell_comb \sec[3]~3 (
// Equation(s):
// \sec[3]~3_combout  = (\LessThan2~0_combout  & ((\LessThan0~0_combout  & ((\sec[3]~reg0_q ))) # (!\LessThan0~0_combout  & (\Add1~6_combout ))))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add1~6_combout ),
	.datac(\sec[3]~reg0_q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sec[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sec[3]~3 .lut_mask = 16'hE400;
defparam \sec[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \sec[3]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[3]~reg0 .is_wysiwyg = "true";
defparam \sec[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N14
cycloneiii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\sec[4]~reg0_q  & (\Add1~7  $ (GND))) # (!\sec[4]~reg0_q  & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((\sec[4]~reg0_q  & !\Add1~7 ))

	.dataa(\sec[4]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N30
cycloneiii_lcell_comb \sec[4]~4 (
// Equation(s):
// \sec[4]~4_combout  = (!\LessThan0~0_combout  & (\Add1~8_combout  & \LessThan2~0_combout ))

	.dataa(gnd),
	.datab(\LessThan0~0_combout ),
	.datac(\Add1~8_combout ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sec[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sec[4]~4 .lut_mask = 16'h3000;
defparam \sec[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N31
dffeas \sec[4]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[4]~reg0 .is_wysiwyg = "true";
defparam \sec[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N16
cycloneiii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\sec[5]~reg0_q  & (!\Add1~9 )) # (!\sec[5]~reg0_q  & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!\sec[5]~reg0_q ))

	.dataa(gnd),
	.datab(\sec[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N0
cycloneiii_lcell_comb \sec[5]~5 (
// Equation(s):
// \sec[5]~5_combout  = (\LessThan2~0_combout  & (!\LessThan0~0_combout  & \Add1~10_combout ))

	.dataa(gnd),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\sec[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sec[5]~5 .lut_mask = 16'h0C00;
defparam \sec[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N1
dffeas \sec[5]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[5]~reg0 .is_wysiwyg = "true";
defparam \sec[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N18
cycloneiii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\sec[6]~reg0_q  & (\Add1~11  $ (GND))) # (!\sec[6]~reg0_q  & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((\sec[6]~reg0_q  & !\Add1~11 ))

	.dataa(gnd),
	.datab(\sec[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneiii_lcell_comb \sec[6]~6 (
// Equation(s):
// \sec[6]~6_combout  = (\LessThan2~0_combout  & (!\LessThan0~0_combout  & \Add1~12_combout ))

	.dataa(gnd),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\sec[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sec[6]~6 .lut_mask = 16'h0C00;
defparam \sec[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N5
dffeas \sec[6]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[6]~reg0 .is_wysiwyg = "true";
defparam \sec[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N20
cycloneiii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\sec[7]~reg0_q  & (!\Add1~13 )) # (!\sec[7]~reg0_q  & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!\sec[7]~reg0_q ))

	.dataa(gnd),
	.datab(\sec[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N2
cycloneiii_lcell_comb \sec[7]~7 (
// Equation(s):
// \sec[7]~7_combout  = (\LessThan2~0_combout  & (!\LessThan0~0_combout  & \Add1~14_combout ))

	.dataa(gnd),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\sec[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sec[7]~7 .lut_mask = 16'h0C00;
defparam \sec[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N3
dffeas \sec[7]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[7]~reg0 .is_wysiwyg = "true";
defparam \sec[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneiii_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\sec[4]~reg0_q  & (!\sec[7]~reg0_q  & (!\sec[6]~reg0_q  & !\sec[5]~reg0_q )))

	.dataa(\sec[4]~reg0_q ),
	.datab(\sec[7]~reg0_q ),
	.datac(\sec[6]~reg0_q ),
	.datad(\sec[5]~reg0_q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0001;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N22
cycloneiii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = \Add1~15  $ (!\sec[8]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sec[8]~reg0_q ),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hF00F;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N28
cycloneiii_lcell_comb \sec[8]~8 (
// Equation(s):
// \sec[8]~8_combout  = (!\LessThan0~0_combout  & (\Add1~16_combout  & \LessThan2~0_combout ))

	.dataa(gnd),
	.datab(\LessThan0~0_combout ),
	.datac(\Add1~16_combout ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sec[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sec[8]~8 .lut_mask = 16'h3000;
defparam \sec[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N29
dffeas \sec[8]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[8]~reg0 .is_wysiwyg = "true";
defparam \sec[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N24
cycloneiii_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (\always1~0_combout  & (!\sec[8]~reg0_q  & ((\always1~3_combout ) # (!\sec[3]~reg0_q ))))

	.dataa(\always1~3_combout ),
	.datab(\sec[3]~reg0_q ),
	.datac(\always1~0_combout ),
	.datad(\sec[8]~reg0_q ),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h00B0;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneiii_lcell_comb \sec[0]~0 (
// Equation(s):
// \sec[0]~0_combout  = (\LessThan2~0_combout  & ((\LessThan0~0_combout  & ((\sec[0]~reg0_q ))) # (!\LessThan0~0_combout  & (\Add1~0_combout ))))

	.dataa(\Add1~0_combout ),
	.datab(\LessThan0~0_combout ),
	.datac(\sec[0]~reg0_q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sec[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sec[0]~0 .lut_mask = 16'hE200;
defparam \sec[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y28_N25
dffeas \sec[0]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[0]~reg0 .is_wysiwyg = "true";
defparam \sec[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N0
cycloneiii_lcell_comb \sec[1]~1 (
// Equation(s):
// \sec[1]~1_combout  = (\LessThan2~0_combout  & ((\LessThan0~0_combout  & ((\sec[1]~reg0_q ))) # (!\LessThan0~0_combout  & (\Add1~2_combout ))))

	.dataa(\LessThan0~0_combout ),
	.datab(\Add1~2_combout ),
	.datac(\sec[1]~reg0_q ),
	.datad(\LessThan2~0_combout ),
	.cin(gnd),
	.combout(\sec[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sec[1]~1 .lut_mask = 16'hE400;
defparam \sec[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \sec[1]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\sec[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sec[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sec[1]~reg0 .is_wysiwyg = "true";
defparam \sec[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y28_N10
cycloneiii_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (!\sec[1]~reg0_q  & !\sec[2]~reg0_q )

	.dataa(gnd),
	.datab(\sec[1]~reg0_q ),
	.datac(gnd),
	.datad(\sec[2]~reg0_q ),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h0033;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
cycloneiii_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (\always1~1_combout  & (!\smallSec[8]~reg0_q  & (\always1~0_combout  & !\sec[8]~reg0_q )))

	.dataa(\always1~1_combout ),
	.datab(\smallSec[8]~reg0_q ),
	.datac(\always1~0_combout ),
	.datad(\sec[8]~reg0_q ),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0020;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneiii_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (!\smallSec[3]~reg0_q  & (!\smallSec[0]~reg0_q  & (!\sec[0]~reg0_q  & !\sec[3]~reg0_q )))

	.dataa(\smallSec[3]~reg0_q ),
	.datab(\smallSec[0]~reg0_q ),
	.datac(\sec[0]~reg0_q ),
	.datad(\sec[3]~reg0_q ),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h0001;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneiii_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (\always1~3_combout  & (\always1~4_combout  & (\always1~2_combout  & \always1~5_combout )))

	.dataa(\always1~3_combout ),
	.datab(\always1~4_combout ),
	.datac(\always1~2_combout ),
	.datad(\always1~5_combout ),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h8000;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N1
dffeas \Alarm_flag~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\always1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Alarm_flag~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Alarm_flag~reg0 .is_wysiwyg = "true";
defparam \Alarm_flag~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N12
cycloneiii_lcell_comb \FSM_flag~0 (
// Equation(s):
// \FSM_flag~0_combout  = (!\SW[9]~input_o  & ((\SW[8]~input_o ) # (!\Alarm_flag~reg0_q )))

	.dataa(\SW[8]~input_o ),
	.datab(\Alarm_flag~reg0_q ),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\FSM_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM_flag~0 .lut_mask = 16'h00BB;
defparam \FSM_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N13
dffeas \FSM_flag[0]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\FSM_flag~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_flag[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_flag[0]~reg0 .is_wysiwyg = "true";
defparam \FSM_flag[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
cycloneiii_lcell_comb \FSM_flag~1 (
// Equation(s):
// \FSM_flag~1_combout  = (!\SW[8]~input_o  & !\SW[9]~input_o )

	.dataa(\SW[8]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[9]~input_o ),
	.cin(gnd),
	.combout(\FSM_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM_flag~1 .lut_mask = 16'h0055;
defparam \FSM_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y28_N3
dffeas \FSM_flag[1]~reg0 (
	.clk(\CLOCK_50_2~inputclkctrl_outclk ),
	.d(\FSM_flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM_flag[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM_flag[1]~reg0 .is_wysiwyg = "true";
defparam \FSM_flag[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y24_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X41_Y4_N1
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X37_Y29_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

assign presclaerFlag = \presclaerFlag~output_o ;

assign FSM_flag[0] = \FSM_flag[0]~output_o ;

assign FSM_flag[1] = \FSM_flag[1]~output_o ;

assign Alarm_flag = \Alarm_flag~output_o ;

assign smallSec[0] = \smallSec[0]~output_o ;

assign smallSec[1] = \smallSec[1]~output_o ;

assign smallSec[2] = \smallSec[2]~output_o ;

assign smallSec[3] = \smallSec[3]~output_o ;

assign smallSec[4] = \smallSec[4]~output_o ;

assign smallSec[5] = \smallSec[5]~output_o ;

assign smallSec[6] = \smallSec[6]~output_o ;

assign smallSec[7] = \smallSec[7]~output_o ;

assign smallSec[8] = \smallSec[8]~output_o ;

assign sec[0] = \sec[0]~output_o ;

assign sec[1] = \sec[1]~output_o ;

assign sec[2] = \sec[2]~output_o ;

assign sec[3] = \sec[3]~output_o ;

assign sec[4] = \sec[4]~output_o ;

assign sec[5] = \sec[5]~output_o ;

assign sec[6] = \sec[6]~output_o ;

assign sec[7] = \sec[7]~output_o ;

assign sec[8] = \sec[8]~output_o ;

assign min[0] = \min[0]~output_o ;

assign min[1] = \min[1]~output_o ;

assign min[2] = \min[2]~output_o ;

assign min[3] = \min[3]~output_o ;

assign min[4] = \min[4]~output_o ;

assign min[5] = \min[5]~output_o ;

assign min[6] = \min[6]~output_o ;

assign min[7] = \min[7]~output_o ;

assign min[8] = \min[8]~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDG[9] = \LEDG[9]~output_o ;

endmodule
