$date
	Sun Apr 20 19:59:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " addr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ mem_read $end
$var reg 1 % mem_write $end
$var reg 32 & write_data [31:0] $end
$scope module dut $end
$var wire 32 ' addr [31:0] $end
$var wire 1 # clk $end
$var wire 1 $ mem_read $end
$var wire 1 % mem_write $end
$var wire 32 ( write_data [31:0] $end
$var reg 8 ) led_pwm [7:0] $end
$var reg 32 * ms_timer [31:0] $end
$var reg 32 + read_data [31:0] $end
$var reg 32 , us_timer [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
bx )
b0 (
b0 '
b0 &
0%
0$
0#
b0 "
b0 !
$end
#5000
1#
#10000
b110011 !
b110011 +
0#
1$
#15000
1#
#20000
b0 !
b0 +
0#
b11011110101011011011111011101111 &
b11011110101011011011111011101111 (
b100 "
b100 '
1%
0$
#25000
1#
#30000
b11011110101011011011111011101111 !
b11011110101011011011111011101111 +
0#
1$
0%
#35000
1#
#40000
b0xxxxxxxx !
b0xxxxxxxx +
0#
b10101010 &
b10101010 (
b11111111111100000000000000000000 "
b11111111111100000000000000000000 '
1%
0$
#45000
b10101010 !
b10101010 +
b10101010 )
1#
#50000
0#
1$
0%
#55000
1#
#60000
b0 !
b0 +
0#
b10010001101000101011001111000 &
b10010001101000101011001111000 (
b11111111111100000000000000000100 "
b11111111111100000000000000000100 '
1%
0$
#65000
b10010001101000101011001111000 !
b10010001101000101011001111000 +
b10010001101000101011001111000 *
1#
#70000
0#
1$
0%
#75000
1#
#80000
b0 !
b0 +
0#
b10011010101111001101111011110000 &
b10011010101111001101111011110000 (
b11111111111100000000000000001000 "
b11111111111100000000000000001000 '
1%
0$
#85000
b10011010101111001101111011110000 !
b10011010101111001101111011110000 +
b10011010101111001101111011110000 ,
1#
#90000
0#
1$
0%
#95000
1#
#100000
0#
