 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : FINAL_SYS
Version: K-2015.06
Date   : Sun Sep  1 00:15:13 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_ALU/alu_out_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/o_Vid_ALU_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_15_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/o_Vid_ALU_reg/SI (SDFFRQX2M)                      0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/o_Vid_ALU_reg/CK (SDFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_14_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/alu_out_reg_15_/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_13_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/alu_out_reg_14_/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_12_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/alu_out_reg_13_/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_11_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/alu_out_reg_12_/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_10_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/alu_out_reg_11_/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)                     0.00       0.00 r
  U_ALU/alu_out_reg_9_/Q (SDFFRQX2M)                      0.38       0.38 r
  U_ALU/alu_out_reg_10_/SI (SDFFRQX2M)                    0.00       0.38 r
  data arrival time                                                  0.38

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_ALU/alu_out_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_6_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_7_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_5_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_6_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_4_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_5_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_3_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_4_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_2_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_3_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_1_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_2_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_0_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_1_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: U_ALU/alu_out_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_7_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/alu_out_reg_8_/SI (SDFFRQX1M)      0.00       0.39 r
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       0.10 r
  library hold time                       -0.19      -0.09
  data required time                                 -0.09
  -----------------------------------------------------------
  data required time                                 -0.09
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: U_ALU/alu_out_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       0.00 r
  U_ALU/alu_out_reg_8_/Q (SDFFRQX1M)       0.41       0.41 r
  U_ALU/alu_out_reg_9_/SI (SDFFRQX2M)      0.00       0.41 r
  data arrival time                                   0.41

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.18      -0.08
  data required time                                 -0.08
  -----------------------------------------------------------
  data required time                                 -0.08
  data arrival time                                  -0.41
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: U_ALU/alu_out_reg_12_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_12_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_12_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/U91/Y (AOI22X1M)                                  0.09       0.48 f
  U_ALU/U90/Y (NAND2XLM)                                  0.07       0.54 r
  U_ALU/alu_out_reg_12_/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_12_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ALU/alu_out_reg_14_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_14_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_14_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/U95/Y (AOI22X1M)                                  0.09       0.48 f
  U_ALU/U94/Y (NAND2XLM)                                  0.07       0.54 r
  U_ALU/alu_out_reg_14_/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_14_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ALU/alu_out_reg_15_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_15_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_15_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/U97/Y (AOI22X1M)                                  0.09       0.48 f
  U_ALU/U96/Y (NAND2XLM)                                  0.07       0.54 r
  U_ALU/alu_out_reg_15_/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_15_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ALU/alu_out_reg_13_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_13_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_13_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/U93/Y (AOI22X1M)                                  0.09       0.48 f
  U_ALU/U92/Y (NAND2XLM)                                  0.07       0.54 r
  U_ALU/alu_out_reg_13_/D (SDFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_13_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: U_ALU/alu_out_reg_10_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_10_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_10_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/U87/Y (AOI22X1M)                                  0.11       0.49 f
  U_ALU/U86/Y (NAND2X2M)                                  0.06       0.55 r
  U_ALU/alu_out_reg_10_/D (SDFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_10_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_ALU/alu_out_reg_9_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_9_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_9_/Q (SDFFRQX2M)       0.38       0.38 r
  U_ALU/U85/Y (AOI22X1M)                   0.11       0.49 f
  U_ALU/U84/Y (NAND2X2M)                   0.06       0.55 r
  U_ALU/alu_out_reg_9_/D (SDFFRQX2M)       0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_9_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.15      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: U_ALU/alu_out_reg_11_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_11_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       0.00 r
  U_ALU/alu_out_reg_11_/Q (SDFFRQX2M)                     0.38       0.38 r
  U_ALU/U89/Y (AOI22X1M)                                  0.11       0.49 f
  U_ALU/U88/Y (NAND2X2M)                                  0.06       0.56 r
  U_ALU/alu_out_reg_11_/D (SDFFRQX2M)                     0.00       0.56 r
  data arrival time                                                  0.56

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_ALU/alu_out_reg_11_/CK (SDFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_ALU/alu_out_reg_1_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_1_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_1_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U75/Y (AOI222X1M)                  0.10       0.49 f
  U_ALU/U103/Y (NAND4X2M)                  0.08       0.56 r
  U_ALU/alu_out_reg_1_/D (SDFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: U_ALU/alu_out_reg_0_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_0_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_0_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U74/Y (AOI222X1M)                  0.10       0.49 f
  U_ALU/U99/Y (NAND4X2M)                   0.08       0.56 r
  U_ALU/alu_out_reg_0_/D (SDFFRQX2M)       0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: U_ALU/alu_out_reg_6_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_6_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_6_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U83/Y (AOI22X1M)                   0.11       0.50 f
  U_ALU/U37/Y (NAND4X2M)                   0.07       0.57 r
  U_ALU/alu_out_reg_6_/D (SDFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_6_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: U_ALU/alu_out_reg_5_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_5_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_5_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U82/Y (AOI22X1M)                   0.11       0.50 f
  U_ALU/U119/Y (NAND4X2M)                  0.07       0.57 r
  U_ALU/alu_out_reg_5_/D (SDFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_5_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: U_ALU/alu_out_reg_4_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_4_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_4_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U81/Y (AOI22X1M)                   0.11       0.50 f
  U_ALU/U115/Y (NAND4X2M)                  0.07       0.57 r
  U_ALU/alu_out_reg_4_/D (SDFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_4_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: U_ALU/alu_out_reg_3_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_3_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_3_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U80/Y (AOI22X1M)                   0.11       0.50 f
  U_ALU/U111/Y (NAND4X2M)                  0.07       0.57 r
  U_ALU/alu_out_reg_3_/D (SDFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_3_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: U_ALU/alu_out_reg_2_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_2_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_2_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U79/Y (AOI22X1M)                   0.11       0.50 f
  U_ALU/U107/Y (NAND4X2M)                  0.07       0.57 r
  U_ALU/alu_out_reg_2_/D (SDFFRQX2M)       0.00       0.57 r
  data arrival time                                   0.57

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_2_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: U_ALU/alu_out_reg_7_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_7_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       0.00 r
  U_ALU/alu_out_reg_7_/Q (SDFFRQX2M)       0.39       0.39 r
  U_ALU/U98/Y (AOI22X1M)                   0.10       0.49 f
  U_ALU/U123/Y (NAND4BX1M)                 0.09       0.58 r
  U_ALU/alu_out_reg_7_/D (SDFFRQX2M)       0.00       0.58 r
  data arrival time                                   0.58

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_7_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                       -0.16      -0.06
  data required time                                 -0.06
  -----------------------------------------------------------
  data required time                                 -0.06
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: U_ALU/alu_out_reg_8_
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U_ALU/alu_out_reg_8_
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       0.00 r
  U_ALU/alu_out_reg_8_/Q (SDFFRQX1M)       0.41       0.41 r
  U_ALU/U76/Y (OAI2B11X2M)                 0.21       0.62 r
  U_ALU/alu_out_reg_8_/D (SDFFRQX1M)       0.00       0.62 r
  data arrival time                                   0.62

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U_ALU/alu_out_reg_8_/CK (SDFFRQX1M)      0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_4__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_4__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_4__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_4__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_3__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_3__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_3__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_1__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_1__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_1__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_0__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_0__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_0__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_2__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_2__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_2__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray[4] (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_W/i_ptr[4] (DF_SYNC_N2_ADDR4_test_1)     0.00       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_4__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray[3] (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_W/i_ptr[3] (DF_SYNC_N2_ADDR4_test_1)     0.00       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_3__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray[2] (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_W/i_ptr[2] (DF_SYNC_N2_ADDR4_test_1)     0.00       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_2__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray[1] (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_W/i_ptr[1] (DF_SYNC_N2_ADDR4_test_1)     0.00       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_1__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray[0] (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_W/i_ptr[0] (DF_SYNC_N2_ADDR4_test_1)     0.00       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_0__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_0__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_0__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_0__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_1__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_1__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_1__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_4__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_4__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_4__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_4__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_3__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_3__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_3__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_2__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_2__1_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_2__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray[4] (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_R/i_ptr[4] (DF_SYNC_N2_ADDR4_test_0)     0.00       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_4__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray[3] (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_R/i_ptr[3] (DF_SYNC_N2_ADDR4_test_0)     0.00       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_3__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray[2] (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_R/i_ptr[2] (DF_SYNC_N2_ADDR4_test_0)     0.00       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_2__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray[1] (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_R/i_ptr[1] (DF_SYNC_N2_ADDR4_test_0)     0.00       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_1__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray[0] (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/DF_SYNC_R/i_ptr[0] (DF_SYNC_N2_ADDR4_test_0)     0.00       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_0__0_/D (SDFFRQX2M)       0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_Data_Sync/sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Data_Sync/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/sync_reg_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U_Data_Sync/sync_reg_reg_0_/Q (SDFFRQX2M)               0.37       0.37 r
  U_Data_Sync/sync_reg_reg_1_/D (SDFFRQX2M)               0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/sync_reg_reg_1_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Data_Sync/sync_reg_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_TOP_UART/U_UART_RX/DUT1/data_valid (FSM_test_1)       0.00       0.37 r
  U_TOP_UART/U_UART_RX/data_valid (TOP_UART_RX_test_1)
                                                          0.00       0.37 r
  U_TOP_UART/o_RX_Vid (TOP_UART_WIDTH_REG8_test_1)        0.00       0.37 r
  U_Data_Sync/bus_en (Data_Sync_WIDTH8_stages2_test_1)
                                                          0.00       0.37 r
  U_Data_Sync/sync_reg_reg_0_/D (SDFFRQX2M)               0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/sync_reg_reg_0_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U_Pulse_GEN/enable_FF_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Pulse_GEN/enable_FF_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U_Pulse_GEN/enable_FF_reg/Q (SDFFRQX2M)                 0.38       0.38 r
  U_Pulse_GEN/test_so (Pulse_GEN_test_1)                  0.00       0.38 r
  U_REG_File/test_si1 (REG_File_WIDTH_REG8_DEPTH_REG16_ADDR4_test_1)
                                                          0.00       0.38 r
  U_REG_File/Memory_reg_0__0_/SI (SDFFSQX2M)              0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg_0__0_/CK (SDFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Pulse_GEN/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray[4] (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/test_so3 (TOP_ASYNC_FIFO_DEPTH16_WIDTH8_ADDR4_N2_test_1)
                                                          0.00       0.37 r
  U_Pulse_GEN/test_si (Pulse_GEN_test_1)                  0.00       0.37 r
  U_Pulse_GEN/PULSE_SIG_reg/SI (SDFFRQX2M)                0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Pulse_GEN/PULSE_SIG_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_4__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_4__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_4__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_4__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_3__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_3__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_3__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_1__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_1__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_1__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_0__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_0__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_0__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_2__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_W/register_reg_2__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_2__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_0__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_0__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_0__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_0__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_0__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_1__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_1__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_1__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_1__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_1__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_4__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_4__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_4__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_4__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_4__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_3__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_3__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_3__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_3__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_3__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_2__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_2__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_2__0_/Q (SDFFRQX2M)       0.37       0.37 r
  U_FIFO/DF_SYNC_R/register_reg_2__1_/SI (SDFFRQX2M)      0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_2__1_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wfull_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray[4] (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/FIFO_Wptr_U1/test_si (FIFO_Wptr_ADDR4_test_1)
                                                          0.00       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wfull_reg/SI (SDFFRQX2M)          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Wptr_U1/o_wfull_reg/CK (SDFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_1_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_2_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_1_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_2_/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_Data_Sync/sync_reg_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Data_Sync/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/sync_reg_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U_Data_Sync/sync_reg_reg_0_/Q (SDFFRQX2M)               0.37       0.37 r
  U_Data_Sync/sync_reg_reg_1_/SI (SDFFRQX2M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/sync_reg_reg_1_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/deser_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/data_valid_reg/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/deser_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_RST_Sync_1/register_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_RST_Sync_1/register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_RST_Sync_1/register_reg_0_/CK (SDFFRQX2M)             0.00       0.00 r
  U_RST_Sync_1/register_reg_0_/Q (SDFFRQX2M)              0.37       0.37 r
  U_RST_Sync_1/register_reg_1_/D (SDFFRQX1M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_RST_Sync_1/register_reg_1_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_RST_Sync_2/register_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_RST_Sync_2/register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_RST_Sync_2/register_reg_0_/CK (SDFFRQX2M)             0.00       0.00 r
  U_RST_Sync_2/register_reg_0_/Q (SDFFRQX2M)              0.37       0.37 r
  U_RST_Sync_2/register_reg_1_/D (SDFFRQX1M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_RST_Sync_2/register_reg_1_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_SYS_CTRL/KEEP_ADDR_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_SYS_CTRL/KEEP_ADDR_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/KEEP_ADDR_reg_1_/CK (SDFFRQX2M)              0.00       0.00 r
  U_SYS_CTRL/KEEP_ADDR_reg_1_/Q (SDFFRQX2M)               0.37       0.37 r
  U_SYS_CTRL/KEEP_ADDR_reg_2_/SI (SDFFRQX2M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/KEEP_ADDR_reg_2_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_15__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rempty_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_15__7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_15__7_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/test_so3 (FIFO_Memory_DEPTH16_WIDTH8_ADDR4_test_1)
                                                          0.00       0.39 r
  U_FIFO/FIFO_Rptr_U2/test_si (FIFO_Rptr_ADDR4_test_1)
                                                          0.00       0.39 r
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/SI (SDFFSQX2M)         0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rempty_reg/CK (SDFFSQX2M)         0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_SYS_CTRL/KEEP_ADDR_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_SYS_CTRL/KEEP_ADDR_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/KEEP_ADDR_reg_0_/CK (SDFFRQX2M)              0.00       0.00 r
  U_SYS_CTRL/KEEP_ADDR_reg_0_/Q (SDFFRQX2M)               0.37       0.37 r
  U_SYS_CTRL/KEEP_ADDR_reg_1_/SI (SDFFRQX2M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/KEEP_ADDR_reg_1_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_Pulse_GEN/PULSE_SIG_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Pulse_GEN/enable_FF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Pulse_GEN/PULSE_SIG_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U_Pulse_GEN/PULSE_SIG_reg/Q (SDFFRQX2M)                 0.37       0.37 r
  U_Pulse_GEN/enable_FF_reg/SI (SDFFRQX2M)                0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Pulse_GEN/enable_FF_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_Data_Sync/enable_FF_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Data_Sync/sync_bus_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/enable_FF_reg/CK (SDFFRQX2M)                0.00       0.00 r
  U_Data_Sync/enable_FF_reg/Q (SDFFRQX2M)                 0.37       0.37 r
  U_Data_Sync/sync_bus_reg_0_/SI (SDFFRQX2M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/sync_bus_reg_0_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_SYS_CTRL/KEEP_ADDR_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_SYS_CTRL/KEEP_ADDR_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/KEEP_ADDR_reg_2_/CK (SDFFRQX2M)              0.00       0.00 r
  U_SYS_CTRL/KEEP_ADDR_reg_2_/Q (SDFFRQX2M)               0.37       0.37 r
  U_SYS_CTRL/KEEP_ADDR_reg_3_/SI (SDFFRQX2M)              0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_SYS_CTRL/KEEP_ADDR_reg_3_/CK (SDFFRQX2M)              0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/Q (SDFFRQX2M)
                                                          0.37       0.37 r
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en (FSM_test_1)      0.00       0.37 r
  U_TOP_UART/U_UART_RX/DUT2/test_si (edge_bit_counter_test_1)
                                                          0.00       0.37 r
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT2/bit_count_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_Data_Sync/sync_reg_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_Data_Sync/enable_FF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_Data_Sync/sync_reg_reg_1_/CK (SDFFRQX2M)              0.00       0.00 r
  U_Data_Sync/sync_reg_reg_1_/Q (SDFFRQX2M)               0.39       0.39 r
  U_Data_Sync/enable_FF_reg/D (SDFFRQX2M)                 0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_Data_Sync/enable_FF_reg/CK (SDFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_RST_Sync_1/register_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_RST_Sync_1/register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_RST_Sync_1/register_reg_0_/CK (SDFFRQX2M)             0.00       0.00 r
  U_RST_Sync_1/register_reg_0_/Q (SDFFRQX2M)              0.37       0.37 r
  U_RST_Sync_1/register_reg_1_/SI (SDFFRQX1M)             0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_RST_Sync_1/register_reg_1_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_RST_Sync_2/register_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_RST_Sync_2/register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_RST_Sync_2/register_reg_0_/CK (SDFFRQX2M)             0.00       0.00 r
  U_RST_Sync_2/register_reg_0_/Q (SDFFRQX2M)              0.37       0.37 r
  U_RST_Sync_2/register_reg_1_/SI (SDFFRQX1M)             0.00       0.37 r
  data arrival time                                                  0.37

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_RST_Sync_2/register_reg_1_/CK (SDFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.19      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_CLK_DIV_1/o_div_clk_C_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_CLK_DIV_2/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_CLK_DIV_1/o_div_clk_C_reg/CK (SDFFRQX2M)              0.00       0.00 r
  U_CLK_DIV_1/o_div_clk_C_reg/Q (SDFFRQX2M)               0.40       0.40 r
  U_CLK_DIV_1/test_so (CLK_DIV_test_0)                    0.00       0.40 r
  U_CLK_DIV_2/test_si (CLK_DIV_test_1)                    0.00       0.40 r
  U_CLK_DIV_2/counter_reg_0_/SI (SDFFSQX1M)               0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_CLK_DIV_2/counter_reg_0_/CK (SDFFSQX1M)               0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/strt_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/par_chk_en_reg/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U_SYS_CTRL/KEEP_ADDR_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/C_state_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_SYS_CTRL/KEEP_ADDR_reg_3_/CK (SDFFRQX2M)              0.00       0.00 r
  U_SYS_CTRL/KEEP_ADDR_reg_3_/Q (SDFFRQX2M)               0.38       0.38 r
  U_SYS_CTRL/test_so (SYS_CTRL_WIDTH_REG8_fun4_ADDR4_test_1)
                                                          0.00       0.38 r
  U_TOP_UART/test_si (TOP_UART_WIDTH_REG8_test_1)         0.00       0.38 r
  U_TOP_UART/U_UART_RX/test_si (TOP_UART_RX_test_1)       0.00       0.38 r
  U_TOP_UART/U_UART_RX/DUT1/test_si (FSM_test_1)          0.00       0.38 r
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/C_state_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/Memory_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/Memory_reg_0__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/Memory_reg_0__1_/CK (SDFFRQX2M)              0.00       0.00 r
  U_REG_File/Memory_reg_0__1_/Q (SDFFRQX2M)               0.40       0.40 r
  U_REG_File/Memory_reg_0__2_/SI (SDFFSQX2M)              0.00       0.40 r
  data arrival time                                                  0.40

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/Memory_reg_0__2_/CK (SDFFSQX2M)              0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/par_bit_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS2/counter_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/par_bit_reg/Q (SDFFRQX2M)     0.38       0.38 r
  U_TOP_UART/U_UART_TX/INS1/par_bit (parity_calc_test_1)
                                                          0.00       0.38 r
  U_TOP_UART/U_UART_TX/INS2/test_si (serializer_test_1)
                                                          0.00       0.38 r
  U_TOP_UART/U_UART_TX/INS2/counter_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS2/counter_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_RX/DUT1/sample_en_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_RX/DUT1/sample_en_reg/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_RX/DUT1/stp_chk_en_reg/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_3__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_3__1_/Q (SDFFRQX2M)       0.38       0.38 r
  U_FIFO/DF_SYNC_W/register_reg_4__0_/SI (SDFFRQX2M)      0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_1__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_1__1_/Q (SDFFRQX2M)       0.38       0.38 r
  U_FIFO/DF_SYNC_W/register_reg_2__0_/SI (SDFFRQX2M)      0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_0__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_0__1_/Q (SDFFRQX2M)       0.38       0.38 r
  U_FIFO/DF_SYNC_W/register_reg_1__0_/SI (SDFFRQX2M)      0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_4__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_4__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_4__1_/Q (SDFFRQX2M)       0.38       0.38 r
  U_FIFO/DF_SYNC_W/o_SYNC[4] (DF_SYNC_N2_ADDR4_test_1)
                                                          0.00       0.38 r
  U_FIFO/FIFO_Memory_U0/test_si1 (FIFO_Memory_DEPTH16_WIDTH8_ADDR4_test_1)
                                                          0.00       0.38 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_0__0_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_0__0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_0__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_1__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_0__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_0__1_/Q (SDFFRQX2M)       0.38       0.38 r
  U_FIFO/DF_SYNC_R/register_reg_1__0_/SI (SDFFRQX2M)      0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_1__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_6_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_7_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg_7_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_2_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_3_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg_3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_5_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_6_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg_6_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_1_/Q (SDFFRQX2M)
                                                          0.38       0.38 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_2_/SI (SDFFRQX2M)
                                                          0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg_2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_6_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_6_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_7_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_7_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_5_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_5_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_6_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_6_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_4_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_4_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_5_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_5_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_3_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_3_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_4_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_4_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_2_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_2_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_3_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_3_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_1_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_1_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_2_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_2_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Rd_D_REG_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_0_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_0_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Rd_D_REG_reg_1_/SI (SDFFRQX2M)             0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Rd_D_REG_reg_1_/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_REG_File/o_Rd_D_REG_reg_7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_REG_File/o_Vid_Rd_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_REG_File/o_Rd_D_REG_reg_7_/CK (SDFFRQX2M)             0.00       0.00 r
  U_REG_File/o_Rd_D_REG_reg_7_/Q (SDFFRQX2M)              0.38       0.38 r
  U_REG_File/o_Vid_Rd_reg/SI (SDFFRQX2M)                  0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_REG_File/o_Vid_Rd_reg/CK (SDFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_1__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_2__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_1__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_1__1_/Q (SDFFRQX2M)       0.38       0.38 r
  U_FIFO/DF_SYNC_R/register_reg_2__0_/SI (SDFFRQX2M)      0.00       0.38 r
  data arrival time                                                  0.38

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_2__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_W/register_reg_2__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_W/register_reg_2__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_W/register_reg_2__1_/Q (SDFFRQX2M)       0.39       0.39 r
  U_FIFO/DF_SYNC_W/register_reg_3__0_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_4__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_W/register_reg_0__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_4__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_4__1_/Q (SDFFRQX2M)       0.39       0.39 r
  U_FIFO/DF_SYNC_R/o_SYNC[4] (DF_SYNC_N2_ADDR4_test_0)
                                                          0.00       0.39 r
  U_FIFO/DF_SYNC_W/test_si (DF_SYNC_N2_ADDR4_test_1)      0.00       0.39 r
  U_FIFO/DF_SYNC_W/register_reg_0__0_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_W/register_reg_0__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_3__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_4__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_3__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_3__1_/Q (SDFFRQX2M)       0.39       0.39 r
  U_FIFO/DF_SYNC_R/register_reg_4__0_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_4__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/DF_SYNC_R/register_reg_2__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/DF_SYNC_R/register_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/DF_SYNC_R/register_reg_2__1_/CK (SDFFRQX2M)      0.00       0.00 r
  U_FIFO/DF_SYNC_R/register_reg_2__1_/Q (SDFFRQX2M)       0.39       0.39 r
  U_FIFO/DF_SYNC_R/register_reg_3__0_/SI (SDFFRQX2M)      0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/DF_SYNC_R/register_reg_3__0_/CK (SDFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_bn_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Wptr_U1/o_wptr_bn_reg_4_/CK (SDFFRQX2M)     0.00       0.00 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_bn_reg_4_/Q (SDFFRQX2M)      0.39       0.39 r
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Wptr_U1/o_wptr_gray_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg_4_/CK (SDFFRQX2M)     0.00       0.00 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_bn_reg_4_/Q (SDFFRQX2M)      0.39       0.39 r
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Rptr_U2/o_rptr_gray_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg_4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_4_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_5_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg_5_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_TOP_UART/U_UART_TX/INS1/Register_reg_1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_TOP_UART/U_UART_TX/INS1/Register_reg_0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_0_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_TOP_UART/U_UART_TX/INS1/Register_reg_1_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_TOP_UART/U_UART_TX/INS1/Register_reg_1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__7_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_3__0_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__7_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__7_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_3__0_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_3__0_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_6__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_6__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__2_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__3_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_6__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_6__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__1_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__2_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_6__0_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_6__1_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__0_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__0_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__1_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_6__1_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__6_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__7_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__6_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__6_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__7_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__7_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__5_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__6_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__5_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__5_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__6_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__6_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__4_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__5_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__4_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__4_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__5_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__5_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__3_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__4_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__3_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__3_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__4_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__4_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__2_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__3_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__2_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__2_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__3_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__3_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__1_
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U_FIFO/FIFO_Memory_U0/Memory_reg_2__2_
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__1_/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__1_/Q (SDFFRQX2M)
                                                          0.39       0.39 r
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__2_/SI (SDFFRQX2M)
                                                          0.00       0.39 r
  data arrival time                                                  0.39

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_FIFO/FIFO_Memory_U0/Memory_reg_2__2_/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


1
