{"vcs1":{"timestamp_begin":1682291881.651449427, "rt":0.69, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682291882.373052201, "rt":0.93, "ut":0.22, "st":0.23}}
{"link":{"timestamp_begin":1682291883.334127410, "rt":1.63, "ut":0.08, "st":1.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682291881.355029899}
{"VCS_COMP_START_TIME": 1682291881.355029899}
{"VCS_COMP_END_TIME": 1682291885.599478812}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340788}}
{"stitch_vcselab": {"peak_mem": 238988}}
