
==========================================================================
finish check_setup
--------------------------------------------------------------------------
0

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.28

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.63 source latency simon1.state[4]$_DFF_P_/CLK ^
  -0.66 target latency uo_out[3]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.02 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: simon1.score1.active_digit$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.score1.active_digit$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.45    0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.45    0.01    0.36 ^ clkbuf_4_10_0_clk/A (sg13g2_buf_2)
    16    0.07    0.16    0.29    0.64 ^ clkbuf_4_10_0_clk/X (sg13g2_buf_2)
                                         clknet_4_10_0_clk (net)
                  0.16    0.01    0.65 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
     1    0.00    0.04    0.22    0.87 v simon1.score1.active_digit$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
                                         _0016_ (net)
                  0.04    0.00    0.87 v _2211_/A (sg13g2_inv_1)
     1    0.00    0.03    0.03    0.90 ^ _2211_/Y (sg13g2_inv_1)
                                         _0997_ (net)
                  0.03    0.00    0.90 ^ _2214_/A (sg13g2_nor2_1)
     1    0.00    0.02    0.03    0.94 v _2214_/Y (sg13g2_nor2_1)
                                         _0081_ (net)
                  0.02    0.00    0.94 v simon1.score1.active_digit$_SDFF_PP0_/D (sg13g2_dfrbp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.45    0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.45    0.01    0.36 ^ clkbuf_4_10_0_clk/A (sg13g2_buf_2)
    16    0.07    0.16    0.29    0.64 ^ clkbuf_4_10_0_clk/X (sg13g2_buf_2)
                                         clknet_4_10_0_clk (net)
                  0.16    0.01    0.65 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
                          0.00    0.65   clock reconvergence pessimism
                          0.01    0.66   library hold time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: simon1.play1.sound$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uo_out[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.45    0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.45    0.01    0.35 ^ clkbuf_4_13_0_clk/A (sg13g2_buf_2)
    10    0.06    0.14    0.28    0.63 ^ clkbuf_4_13_0_clk/X (sg13g2_buf_2)
                                         clknet_4_13_0_clk (net)
                  0.14    0.00    0.63 ^ simon1.play1.sound$_SDFFE_PP0N_/CLK (sg13g2_dfrbp_1)
     2    0.02    0.10    0.31    0.94 ^ simon1.play1.sound$_SDFFE_PP0N_/Q (sg13g2_dfrbp_1)
                                         net18 (net)
                  0.10    0.00    0.94 ^ output18/A (sg13g2_buf_1)
     1    0.01    0.03    0.10    1.04 ^ output18/X (sg13g2_buf_1)
                                         uo_out[4] (net)
                  0.03    0.00    1.04 ^ uo_out[4] (out)
                                  1.04   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: simon1.play1.sound$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uo_out[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sg13g2_buf_1)
    16    0.11    0.45    0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
                                         clknet_0_clk (net)
                  0.45    0.01    0.35 ^ clkbuf_4_13_0_clk/A (sg13g2_buf_2)
    10    0.06    0.14    0.28    0.63 ^ clkbuf_4_13_0_clk/X (sg13g2_buf_2)
                                         clknet_4_13_0_clk (net)
                  0.14    0.00    0.63 ^ simon1.play1.sound$_SDFFE_PP0N_/CLK (sg13g2_dfrbp_1)
     2    0.02    0.10    0.31    0.94 ^ simon1.play1.sound$_SDFFE_PP0N_/Q (sg13g2_dfrbp_1)
                                         net18 (net)
                  0.10    0.00    0.94 ^ output18/A (sg13g2_buf_1)
     1    0.01    0.03    0.10    1.04 ^ output18/X (sg13g2_buf_1)
                                         uo_out[4] (net)
                  0.03    0.00    1.04 ^ uo_out[4] (out)
                                  1.04   data arrival time

                         10.40   10.40   clock core_clock (rise edge)
                          0.00   10.40   clock network delay (propagated)
                          0.00   10.40   clock reconvergence pessimism
                         -2.08    8.32   output external delay
                                  8.32   data required time
-----------------------------------------------------------------------------
                                  8.32   data required time
                                 -1.04   data arrival time
-----------------------------------------------------------------------------
                                  7.28   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_4_11_0_clk/X                       8     17     -9 (VIOLATED)
clkbuf_4_1_0_clk/X                        8     17     -9 (VIOLATED)
clkbuf_0_clk/X                            8     16     -8 (VIOLATED)
clkbuf_4_0_0_clk/X                        8     16     -8 (VIOLATED)
clkbuf_4_10_0_clk/X                       8     16     -8 (VIOLATED)
clkbuf_4_15_0_clk/X                       8     14     -6 (VIOLATED)
clkbuf_4_2_0_clk/X                        8     14     -6 (VIOLATED)
clkbuf_4_8_0_clk/X                        8     14     -6 (VIOLATED)
clkbuf_4_3_0_clk/X                        8     13     -5 (VIOLATED)
clkbuf_4_5_0_clk/X                        8     13     -5 (VIOLATED)
clkbuf_4_14_0_clk/X                       8     11     -3 (VIOLATED)
clkbuf_4_6_0_clk/X                        8     11     -3 (VIOLATED)
clkbuf_4_13_0_clk/X                       8     10     -2 (VIOLATED)
clkbuf_4_4_0_clk/X                        8     10     -2 (VIOLATED)
clkbuf_4_12_0_clk/X                       8      9        (VIOLATED)
clkbuf_4_7_0_clk/X                        8      9        (VIOLATED)
clkbuf_4_9_0_clk/X                        8      9        (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.9142017364501953

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.5074000358581543

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7634

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
-9.0

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
finish max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.1250

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.18917301297187805

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.30000001192092896

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6306

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 17

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _2432_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.seq_counter[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.29    0.63 ^ clkbuf_4_3_0_clk/X (sg13g2_buf_2)
   0.00    0.64 ^ _2432_/CLK (sg13g2_dfrbp_1)
   0.28    0.91 ^ _2432_/Q (sg13g2_dfrbp_1)
   0.14    1.05 ^ fanout68/X (sg13g2_buf_2)
   0.15    1.20 ^ fanout67/X (sg13g2_buf_2)
   0.19    1.39 v _1861_/X (sg13g2_mux2_1)
   0.09    1.48 ^ _1862_/Y (sg13g2_o21ai_1)
   0.10    1.58 ^ _1863_/X (sg13g2_or4_1)
   0.38    1.96 v _1864_/Y (sg13g2_nand4_1)
   0.25    2.21 v fanout41/X (sg13g2_buf_2)
   0.14    2.34 v _1866_/X (sg13g2_xor2_1)
   0.24    2.58 ^ _1948_/Y (sg13g2_nor3_1)
   0.19    2.77 ^ fanout35/X (sg13g2_buf_2)
   0.11    2.88 ^ _2363_/Y (sg13g2_nand2b_1)
   0.22    3.11 v _2366_/Y (sg13g2_nand3_1)
   0.18    3.28 ^ _2370_/Y (sg13g2_nor4_1)
   0.12    3.40 ^ _2373_/Y (sg13g2_nand2b_1)
   0.00    3.40 ^ simon1.seq_counter[0]$_SDFFE_PN0P_/D (sg13g2_dfrbp_1)
           3.40   data arrival time

  10.40   10.40   clock core_clock (rise edge)
   0.00   10.40   clock source latency
   0.00   10.40 ^ clk (in)
   0.35   10.75 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.28   11.03 ^ clkbuf_4_12_0_clk/X (sg13g2_buf_2)
   0.00   11.03 ^ simon1.seq_counter[0]$_SDFFE_PN0P_/CLK (sg13g2_dfrbp_1)
   0.00   11.03   clock reconvergence pessimism
  -0.12   10.92   library setup time
          10.92   data required time
---------------------------------------------------------
          10.92   data required time
          -3.40   data arrival time
---------------------------------------------------------
           7.52   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: simon1.score1.active_digit$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: simon1.score1.active_digit$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.30    0.64 ^ clkbuf_4_10_0_clk/X (sg13g2_buf_2)
   0.01    0.65 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
   0.22    0.87 v simon1.score1.active_digit$_SDFF_PP0_/Q_N (sg13g2_dfrbp_1)
   0.03    0.90 ^ _2211_/Y (sg13g2_inv_1)
   0.03    0.94 v _2214_/Y (sg13g2_nor2_1)
   0.00    0.94 v simon1.score1.active_digit$_SDFF_PP0_/D (sg13g2_dfrbp_1)
           0.94   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.35    0.35 ^ clkbuf_0_clk/X (sg13g2_buf_1)
   0.30    0.64 ^ clkbuf_4_10_0_clk/X (sg13g2_buf_2)
   0.01    0.65 ^ simon1.score1.active_digit$_SDFF_PP0_/CLK (sg13g2_dfrbp_1)
   0.00    0.65   clock reconvergence pessimism
   0.01    0.66   library hold time
           0.66   data required time
---------------------------------------------------------
           0.66   data required time
          -0.94   data arrival time
---------------------------------------------------------
           0.27   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6422

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6540

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.0396

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.2804

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
700.307811

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-03   5.49e-05   8.84e-08   1.21e-03  60.8%
Combinational          2.46e-04   2.89e-04   1.53e-07   5.34e-04  26.9%
Clock                  7.94e-05   1.67e-04   1.04e-08   2.46e-04  12.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.48e-03   5.10e-04   2.52e-07   1.99e-03 100.0%
                          74.3%      25.6%       0.0%
