

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_mean_var_i26'
================================================================
* Date:           Wed Sep  6 09:04:23 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mean_var_i26  |       38|       38|        28|          1|          1|    12|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     519|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     519|    188|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln530_fu_115_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln530_fu_109_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  24|           9|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i26_1   |   9|          2|    4|          8|
    |i26_fu_32                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i26_fu_32                          |   4|   0|    4|          0|
    |mean1_addr_reg_148                 |   4|   0|    4|          0|
    |mean21_addr_reg_154                |   4|   0|    4|          0|
    |v302_reg_160                       |  32|   0|   32|          0|
    |v303_reg_170                       |  32|   0|   32|          0|
    |v304_reg_165                       |  32|   0|   32|          0|
    |v305_reg_177                       |  32|   0|   32|          0|
    |v308_reg_183                       |  32|   0|   32|          0|
    |v309_reg_188                       |  32|   0|   32|          0|
    |zext_ln530_reg_143                 |   4|   0|   64|         60|
    |mean1_addr_reg_148                 |  64|  32|    4|          0|
    |mean21_addr_reg_154                |  64|  32|    4|          0|
    |v305_reg_177                       |  64|  32|   32|          0|
    |zext_ln530_reg_143                 |  64|  32|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 519| 128|  427|        120|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2776_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2776_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2776_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2776_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2776_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2765_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2765_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2765_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2765_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2780_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2780_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2780_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2780_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2784_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2784_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2784_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|grp_fu_2784_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_mean_var_i26|  return value|
|mean1_address0        |  out|    4|   ap_memory|                               mean1|         array|
|mean1_ce0             |  out|    1|   ap_memory|                               mean1|         array|
|mean1_we0             |  out|    1|   ap_memory|                               mean1|         array|
|mean1_d0              |  out|   32|   ap_memory|                               mean1|         array|
|mean1_address1        |  out|    4|   ap_memory|                               mean1|         array|
|mean1_ce1             |  out|    1|   ap_memory|                               mean1|         array|
|mean1_q1              |   in|   32|   ap_memory|                               mean1|         array|
|mean21_address0       |  out|    4|   ap_memory|                              mean21|         array|
|mean21_ce0            |  out|    1|   ap_memory|                              mean21|         array|
|mean21_we0            |  out|    1|   ap_memory|                              mean21|         array|
|mean21_d0             |  out|   32|   ap_memory|                              mean21|         array|
|mean21_address1       |  out|    4|   ap_memory|                              mean21|         array|
|mean21_ce1            |  out|    1|   ap_memory|                              mean21|         array|
|mean21_q1             |   in|   32|   ap_memory|                              mean21|         array|
|var1_address0         |  out|    4|   ap_memory|                                var1|         array|
|var1_ce0              |  out|    1|   ap_memory|                                var1|         array|
|var1_we0              |  out|    1|   ap_memory|                                var1|         array|
|var1_d0               |  out|   32|   ap_memory|                                var1|         array|
+----------------------+-----+-----+------------+------------------------------------+--------------+

