-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "04/29/2018 11:28:48"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips IS
    PORT (
	reset : IN std_logic;
	slow_clock : IN std_logic;
	fast_clock : IN std_logic;
	PC_out : BUFFER std_logic_vector(31 DOWNTO 0);
	instruction_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Read_reg1_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Read_reg2_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Write_reg_out : BUFFER std_logic_vector(4 DOWNTO 0);
	Read_data1_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Read_data2_out : BUFFER std_logic_vector(31 DOWNTO 0);
	Write_data_out : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END mips;

-- Design Ports Information
-- PC_out[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[4]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[5]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[6]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[7]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[8]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[9]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[10]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[11]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[12]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[13]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[14]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[15]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[16]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[17]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[18]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[19]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[20]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[21]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[22]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[23]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[24]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[25]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[26]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[27]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[28]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[29]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[30]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_out[31]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[2]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[5]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[7]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[10]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[11]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[12]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[13]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[16]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[17]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[18]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[19]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[20]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[21]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[22]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[23]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[24]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[25]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[26]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[27]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[28]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[29]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- instruction_out[31]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[3]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg1_out[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[0]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[3]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_reg2_out[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[1]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[2]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[3]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_reg_out[4]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[1]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[4]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[5]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[9]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[10]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[11]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[12]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[13]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[14]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[15]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[16]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[17]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[18]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[19]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[20]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[21]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[22]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[23]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[24]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[25]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[26]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[27]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[28]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[29]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[30]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data1_out[31]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[3]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[4]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[7]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[8]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[9]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[10]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[11]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[12]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[13]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[14]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[15]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[16]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[17]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[18]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[19]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[21]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[22]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[23]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[24]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[25]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[26]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[27]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[28]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[29]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[30]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Read_data2_out[31]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[1]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[2]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[3]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[5]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[6]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[7]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[8]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[9]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[10]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[11]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[12]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[13]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[16]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[17]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[18]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[19]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[20]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[21]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[22]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[23]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[24]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[25]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[26]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[27]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[28]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[29]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[30]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Write_data_out[31]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- slow_clock	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- fast_clock	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_slow_clock : std_logic;
SIGNAL ww_fast_clock : std_logic;
SIGNAL ww_PC_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_instruction_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_reg1_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_reg2_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Write_reg_out : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_Read_data1_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Read_data2_out : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Write_data_out : std_logic_vector(31 DOWNTO 0);
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \slow_clock~input_o\ : std_logic;
SIGNAL \slow_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \fast_clock~input_o\ : std_logic;
SIGNAL \fast_clock~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \REGFILE|registers[9][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][2]~feeder_combout\ : std_logic;
SIGNAL \CONTROL|Mux4~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux17~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux13~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux18~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux17~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][2]~feeder_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \reset~inputCLKENA0_outclk\ : std_logic;
SIGNAL \CONTROL|Mux6~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux6~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux12~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux1~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux12~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux12~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux3~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux3~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux0~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux3~1_combout\ : std_logic;
SIGNAL \writeReg[3]~3_combout\ : std_logic;
SIGNAL \writeReg[4]~4_combout\ : std_logic;
SIGNAL \writeReg[0]~0_combout\ : std_logic;
SIGNAL \writeReg[2]~2_combout\ : std_logic;
SIGNAL \writeReg[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~11_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][2]~q\ : std_logic;
SIGNAL \inputALU[2]~24_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~15_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~13_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][2]~q\ : std_logic;
SIGNAL \inputALU[2]~25_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][2]~q\ : std_logic;
SIGNAL \inputALU[2]~22_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][2]~q\ : std_logic;
SIGNAL \inputALU[2]~23_combout\ : std_logic;
SIGNAL \inputALU[2]~26_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~25_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~24_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~26_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~27_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][2]~q\ : std_logic;
SIGNAL \inputALU[2]~28_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~18_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~17_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~16_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][2]~q\ : std_logic;
SIGNAL \inputALU[2]~29_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~29_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][2]~q\ : std_logic;
SIGNAL \REGFILE|Decoder0~31_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~30_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~28_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][2]~q\ : std_logic;
SIGNAL \inputALU[2]~27_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~22_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~21_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~20_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][2]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][2]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~23_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][2]~q\ : std_logic;
SIGNAL \inputALU[2]~30_combout\ : std_logic;
SIGNAL \inputALU[2]~31_combout\ : std_logic;
SIGNAL \inputALU[2]~354_combout\ : std_logic;
SIGNAL \NEXT_PC[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][3]~feeder_combout\ : std_logic;
SIGNAL \CONTROL|Mux16~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux15~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux15~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux20~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux19~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux13~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux14~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux13~1_combout\ : std_logic;
SIGNAL \CONTROL|Mux13~3_combout\ : std_logic;
SIGNAL \CONTROL|Mux13~4_combout\ : std_logic;
SIGNAL \ALU|Mux30~13_combout\ : std_logic;
SIGNAL \ALU|Mux30~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][3]~q\ : std_logic;
SIGNAL \inputALU[3]~41_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][3]~q\ : std_logic;
SIGNAL \inputALU[3]~39_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][3]~q\ : std_logic;
SIGNAL \inputALU[3]~38_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|Decoder0~19_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][3]~q\ : std_logic;
SIGNAL \inputALU[3]~40_combout\ : std_logic;
SIGNAL \inputALU[3]~42_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][3]~q\ : std_logic;
SIGNAL \inputALU[3]~35_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][3]~q\ : std_logic;
SIGNAL \inputALU[3]~36_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][3]~q\ : std_logic;
SIGNAL \inputALU[3]~34_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][3]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][3]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][3]~q\ : std_logic;
SIGNAL \inputALU[3]~33_combout\ : std_logic;
SIGNAL \inputALU[3]~37_combout\ : std_logic;
SIGNAL \inputALU[3]~43_combout\ : std_logic;
SIGNAL \ALU|Mux28~18_combout\ : std_logic;
SIGNAL \ALU|Mux28~8_combout\ : std_logic;
SIGNAL \inputALU[3]~355_combout\ : std_logic;
SIGNAL \ALU|Add0~10\ : std_logic;
SIGNAL \ALU|Add0~13_sumout\ : std_logic;
SIGNAL \REGFILE|Mux0~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][4]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux27~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][15]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux16~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][15]~q\ : std_logic;
SIGNAL \inputALU[15]~167_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][15]~q\ : std_logic;
SIGNAL \inputALU[15]~166_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][15]~q\ : std_logic;
SIGNAL \inputALU[15]~168_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][15]~q\ : std_logic;
SIGNAL \inputALU[15]~165_combout\ : std_logic;
SIGNAL \inputALU[15]~169_combout\ : std_logic;
SIGNAL \inputALU[15]~367_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][12]~q\ : std_logic;
SIGNAL \inputALU[12]~139_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][12]~q\ : std_logic;
SIGNAL \inputALU[12]~140_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][12]~q\ : std_logic;
SIGNAL \inputALU[12]~138_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][12]~q\ : std_logic;
SIGNAL \inputALU[12]~137_combout\ : std_logic;
SIGNAL \inputALU[12]~141_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][12]~q\ : std_logic;
SIGNAL \inputALU[12]~132_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][12]~q\ : std_logic;
SIGNAL \inputALU[12]~133_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][12]~q\ : std_logic;
SIGNAL \inputALU[12]~134_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][12]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][12]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][12]~q\ : std_logic;
SIGNAL \inputALU[12]~135_combout\ : std_logic;
SIGNAL \inputALU[12]~136_combout\ : std_logic;
SIGNAL \inputALU[12]~364_combout\ : std_logic;
SIGNAL \Add1~22\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \REGFILE|registers[29][8]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux27~5_combout\ : std_logic;
SIGNAL \ALU|Mux24~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][18]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux9~0_combout\ : std_logic;
SIGNAL \ALU|Mux15~6_combout\ : std_logic;
SIGNAL \ALU|Mux8~0_combout\ : std_logic;
SIGNAL \inputALU[2]~32_combout\ : std_logic;
SIGNAL \ALU|Mux13~4_combout\ : std_logic;
SIGNAL \ALU|Mux13~5_combout\ : std_logic;
SIGNAL \ALU|Mux28~20_combout\ : std_logic;
SIGNAL \ALU|Mux18~8_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][1]~q\ : std_logic;
SIGNAL \inputALU[1]~17_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][1]~q\ : std_logic;
SIGNAL \inputALU[1]~16_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][1]~q\ : std_logic;
SIGNAL \inputALU[1]~19_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][1]~q\ : std_logic;
SIGNAL \inputALU[1]~18_combout\ : std_logic;
SIGNAL \inputALU[1]~20_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][1]~q\ : std_logic;
SIGNAL \inputALU[1]~13_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][1]~q\ : std_logic;
SIGNAL \inputALU[1]~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][1]~q\ : std_logic;
SIGNAL \inputALU[1]~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][1]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][1]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][1]~q\ : std_logic;
SIGNAL \inputALU[1]~11_combout\ : std_logic;
SIGNAL \inputALU[1]~15_combout\ : std_logic;
SIGNAL \inputALU[1]~21_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][0]~q\ : std_logic;
SIGNAL \inputALU[0]~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][0]~q\ : std_logic;
SIGNAL \inputALU[0]~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][0]~q\ : std_logic;
SIGNAL \inputALU[0]~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][0]~q\ : std_logic;
SIGNAL \inputALU[0]~7_combout\ : std_logic;
SIGNAL \inputALU[0]~9_combout\ : std_logic;
SIGNAL \inputALU[0]~352_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux31~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux31~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux31~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][0]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][0]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][0]~q\ : std_logic;
SIGNAL \REGFILE|Mux31~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux31~10_combout\ : std_logic;
SIGNAL \ALU|Add0~130_cout\ : std_logic;
SIGNAL \ALU|Add0~1_sumout\ : std_logic;
SIGNAL \ALU|Mux31~3_combout\ : std_logic;
SIGNAL \ALU|Mux31~16_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~0_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ALU|Mux31~11_combout\ : std_logic;
SIGNAL \ALU|Mux31~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][13]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][13]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][13]~q\ : std_logic;
SIGNAL \REGFILE|Mux18~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux18~10_combout\ : std_logic;
SIGNAL \inputALU[13]~149_combout\ : std_logic;
SIGNAL \inputALU[13]~150_combout\ : std_logic;
SIGNAL \inputALU[13]~148_combout\ : std_logic;
SIGNAL \inputALU[13]~151_combout\ : std_logic;
SIGNAL \inputALU[13]~152_combout\ : std_logic;
SIGNAL \inputALU[13]~365_combout\ : std_logic;
SIGNAL \ALU|Add0~50\ : std_logic;
SIGNAL \ALU|Add0~53_sumout\ : std_logic;
SIGNAL \ALU|Mux27~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][30]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux1~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux1~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][30]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][30]~q\ : std_logic;
SIGNAL \REGFILE|Mux1~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux1~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux1~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][14]~q\ : std_logic;
SIGNAL \inputALU[14]~157_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][14]~q\ : std_logic;
SIGNAL \inputALU[14]~155_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][14]~q\ : std_logic;
SIGNAL \inputALU[14]~156_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][14]~q\ : std_logic;
SIGNAL \inputALU[14]~154_combout\ : std_logic;
SIGNAL \inputALU[14]~158_combout\ : std_logic;
SIGNAL \inputALU[14]~366_combout\ : std_logic;
SIGNAL \ALU|Add0~54\ : std_logic;
SIGNAL \ALU|Add0~57_sumout\ : std_logic;
SIGNAL \ALU|Mux17~2_combout\ : std_logic;
SIGNAL \inputALU[12]~142_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][11]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux27~11_combout\ : std_logic;
SIGNAL \ALU|Mux20~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][11]~q\ : std_logic;
SIGNAL \inputALU[11]~127_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][11]~q\ : std_logic;
SIGNAL \inputALU[11]~126_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][11]~q\ : std_logic;
SIGNAL \inputALU[11]~128_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][11]~q\ : std_logic;
SIGNAL \inputALU[11]~129_combout\ : std_logic;
SIGNAL \inputALU[11]~130_combout\ : std_logic;
SIGNAL \inputALU[11]~363_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][10]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux27~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux21~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][10]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][10]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][10]~q\ : std_logic;
SIGNAL \REGFILE|Mux21~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux21~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux21~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][4]~q\ : std_logic;
SIGNAL \inputALU[4]~44_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][4]~q\ : std_logic;
SIGNAL \inputALU[4]~45_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][4]~q\ : std_logic;
SIGNAL \inputALU[4]~47_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][4]~q\ : std_logic;
SIGNAL \inputALU[4]~46_combout\ : std_logic;
SIGNAL \inputALU[4]~48_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][4]~q\ : std_logic;
SIGNAL \inputALU[4]~52_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][4]~q\ : std_logic;
SIGNAL \inputALU[4]~51_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][4]~q\ : std_logic;
SIGNAL \inputALU[4]~49_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][4]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][4]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][4]~q\ : std_logic;
SIGNAL \inputALU[4]~50_combout\ : std_logic;
SIGNAL \inputALU[4]~53_combout\ : std_logic;
SIGNAL \inputALU[4]~54_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][5]~q\ : std_logic;
SIGNAL \inputALU[5]~63_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][5]~q\ : std_logic;
SIGNAL \inputALU[5]~61_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][5]~q\ : std_logic;
SIGNAL \inputALU[5]~60_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][5]~q\ : std_logic;
SIGNAL \inputALU[5]~62_combout\ : std_logic;
SIGNAL \inputALU[5]~64_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][5]~q\ : std_logic;
SIGNAL \inputALU[5]~55_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][5]~q\ : std_logic;
SIGNAL \inputALU[5]~56_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][5]~q\ : std_logic;
SIGNAL \inputALU[5]~57_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][5]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][5]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][5]~q\ : std_logic;
SIGNAL \inputALU[5]~58_combout\ : std_logic;
SIGNAL \inputALU[5]~59_combout\ : std_logic;
SIGNAL \inputALU[5]~65_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][8]~q\ : std_logic;
SIGNAL \inputALU[8]~96_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][8]~q\ : std_logic;
SIGNAL \inputALU[8]~94_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][8]~q\ : std_logic;
SIGNAL \inputALU[8]~95_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][8]~q\ : std_logic;
SIGNAL \inputALU[8]~93_combout\ : std_logic;
SIGNAL \inputALU[8]~97_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][8]~q\ : std_logic;
SIGNAL \inputALU[8]~90_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][8]~q\ : std_logic;
SIGNAL \inputALU[8]~91_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][8]~q\ : std_logic;
SIGNAL \inputALU[8]~88_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][8]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][8]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][8]~q\ : std_logic;
SIGNAL \inputALU[8]~89_combout\ : std_logic;
SIGNAL \inputALU[8]~92_combout\ : std_logic;
SIGNAL \inputALU[8]~98_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][7]~q\ : std_logic;
SIGNAL \inputALU[7]~82_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][7]~q\ : std_logic;
SIGNAL \inputALU[7]~84_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][7]~q\ : std_logic;
SIGNAL \inputALU[7]~85_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][7]~q\ : std_logic;
SIGNAL \inputALU[7]~83_combout\ : std_logic;
SIGNAL \inputALU[7]~86_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][7]~q\ : std_logic;
SIGNAL \inputALU[7]~80_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][7]~q\ : std_logic;
SIGNAL \inputALU[7]~79_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][7]~q\ : std_logic;
SIGNAL \inputALU[7]~78_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][7]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][7]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][7]~q\ : std_logic;
SIGNAL \inputALU[7]~77_combout\ : std_logic;
SIGNAL \inputALU[7]~81_combout\ : std_logic;
SIGNAL \inputALU[7]~87_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][9]~q\ : std_logic;
SIGNAL \inputALU[9]~102_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][9]~q\ : std_logic;
SIGNAL \inputALU[9]~99_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][9]~q\ : std_logic;
SIGNAL \inputALU[9]~101_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][9]~q\ : std_logic;
SIGNAL \inputALU[9]~100_combout\ : std_logic;
SIGNAL \inputALU[9]~103_combout\ : std_logic;
SIGNAL \inputALU[9]~109_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][6]~feeder_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][16]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux15~7_combout\ : std_logic;
SIGNAL \ALU|Mux15~8_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \inputALU[10]~110_combout\ : std_logic;
SIGNAL \inputALU[10]~113_combout\ : std_logic;
SIGNAL \inputALU[10]~112_combout\ : std_logic;
SIGNAL \inputALU[10]~111_combout\ : std_logic;
SIGNAL \inputALU[10]~114_combout\ : std_logic;
SIGNAL \inputALU[10]~120_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ALU|Mux15~0_combout\ : std_logic;
SIGNAL \ALU|Mux15~2_combout\ : std_logic;
SIGNAL \ALU|Mux15~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~15_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~6_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~24_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~10_combout\ : std_logic;
SIGNAL \ALU|Mux15~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][23]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux31~4_combout\ : std_logic;
SIGNAL \ALU|Mux8~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][26]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux5~5_combout\ : std_logic;
SIGNAL \ALU|Mux5~4_combout\ : std_logic;
SIGNAL \ALU|Mux9~1_combout\ : std_logic;
SIGNAL \ALU|Mux9~2_combout\ : std_logic;
SIGNAL \ALU|Mux10~6_combout\ : std_logic;
SIGNAL \ALU|Mux10~4_combout\ : std_logic;
SIGNAL \ALU|Mux8~8_combout\ : std_logic;
SIGNAL \ALU|Mux5~6_combout\ : std_logic;
SIGNAL \ALU|Mux5~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][26]~q\ : std_logic;
SIGNAL \inputALU[26]~292_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][26]~q\ : std_logic;
SIGNAL \inputALU[26]~291_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][26]~q\ : std_logic;
SIGNAL \inputALU[26]~294_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][26]~q\ : std_logic;
SIGNAL \inputALU[26]~293_combout\ : std_logic;
SIGNAL \inputALU[26]~295_combout\ : std_logic;
SIGNAL \inputALU[26]~378_combout\ : std_logic;
SIGNAL \Add1~90\ : std_logic;
SIGNAL \Add1~93_sumout\ : std_logic;
SIGNAL \ADD_MUX~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][27]~q\ : std_logic;
SIGNAL \inputALU[27]~300_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][27]~q\ : std_logic;
SIGNAL \inputALU[27]~298_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][27]~q\ : std_logic;
SIGNAL \inputALU[27]~299_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][27]~q\ : std_logic;
SIGNAL \inputALU[27]~297_combout\ : std_logic;
SIGNAL \inputALU[27]~301_combout\ : std_logic;
SIGNAL \inputALU[27]~379_combout\ : std_logic;
SIGNAL \ALU|Add0~106\ : std_logic;
SIGNAL \ALU|Add0~109_sumout\ : std_logic;
SIGNAL \ALU|Mux4~4_combout\ : std_logic;
SIGNAL \ALU|Mux4~5_combout\ : std_logic;
SIGNAL \ALU|Mux4~6_combout\ : std_logic;
SIGNAL \ALU|Mux4~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][19]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux12~4_combout\ : std_logic;
SIGNAL \ALU|Mux12~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][19]~q\ : std_logic;
SIGNAL \inputALU[19]~215_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][19]~q\ : std_logic;
SIGNAL \inputALU[19]~214_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][19]~q\ : std_logic;
SIGNAL \inputALU[19]~216_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][19]~q\ : std_logic;
SIGNAL \inputALU[19]~217_combout\ : std_logic;
SIGNAL \inputALU[19]~218_combout\ : std_logic;
SIGNAL \inputALU[19]~371_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][18]~q\ : std_logic;
SIGNAL \inputALU[18]~203_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][18]~q\ : std_logic;
SIGNAL \inputALU[18]~206_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][18]~q\ : std_logic;
SIGNAL \inputALU[18]~204_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][18]~q\ : std_logic;
SIGNAL \inputALU[18]~205_combout\ : std_logic;
SIGNAL \inputALU[18]~207_combout\ : std_logic;
SIGNAL \inputALU[18]~370_combout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \NEXT_PC[17]~17_combout\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~34\ : std_logic;
SIGNAL \Add0~38\ : std_logic;
SIGNAL \Add0~42\ : std_logic;
SIGNAL \Add0~46\ : std_logic;
SIGNAL \Add0~50\ : std_logic;
SIGNAL \Add0~54\ : std_logic;
SIGNAL \Add0~58\ : std_logic;
SIGNAL \Add0~61_sumout\ : std_logic;
SIGNAL \REGFILE|registers[9][17]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux14~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][17]~q\ : std_logic;
SIGNAL \inputALU[17]~190_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][17]~q\ : std_logic;
SIGNAL \inputALU[17]~189_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][17]~q\ : std_logic;
SIGNAL \inputALU[17]~187_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][17]~q\ : std_logic;
SIGNAL \inputALU[17]~188_combout\ : std_logic;
SIGNAL \inputALU[17]~191_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][17]~q\ : std_logic;
SIGNAL \inputALU[17]~192_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][17]~q\ : std_logic;
SIGNAL \inputALU[17]~195_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][17]~q\ : std_logic;
SIGNAL \inputALU[17]~194_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][17]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][17]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][17]~q\ : std_logic;
SIGNAL \inputALU[17]~193_combout\ : std_logic;
SIGNAL \inputALU[17]~196_combout\ : std_logic;
SIGNAL \inputALU[17]~197_combout\ : std_logic;
SIGNAL \ALU|Mux14~5_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~73_sumout\ : std_logic;
SIGNAL \REGFILE|registers[10][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][20]~q\ : std_logic;
SIGNAL \inputALU[20]~225_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][20]~q\ : std_logic;
SIGNAL \inputALU[20]~227_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][20]~q\ : std_logic;
SIGNAL \inputALU[20]~228_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][20]~q\ : std_logic;
SIGNAL \inputALU[20]~226_combout\ : std_logic;
SIGNAL \inputALU[20]~229_combout\ : std_logic;
SIGNAL \inputALU[20]~372_combout\ : std_logic;
SIGNAL \ALU|Add0~78\ : std_logic;
SIGNAL \ALU|Add0~81_sumout\ : std_logic;
SIGNAL \ALU|Mux11~6_combout\ : std_logic;
SIGNAL \ALU|Mux11~4_combout\ : std_logic;
SIGNAL \ALU|Mux11~5_combout\ : std_logic;
SIGNAL \ALU|Mux11~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][20]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][20]~q\ : std_logic;
SIGNAL \REGFILE|Mux11~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux11~10_combout\ : std_logic;
SIGNAL \NEXT_PC[20]~20_combout\ : std_logic;
SIGNAL \Add0~62\ : std_logic;
SIGNAL \Add0~66\ : std_logic;
SIGNAL \Add0~70\ : std_logic;
SIGNAL \Add0~73_sumout\ : std_logic;
SIGNAL \REGFILE|registers[18][20]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][20]~q\ : std_logic;
SIGNAL \inputALU[20]~222_combout\ : std_logic;
SIGNAL \inputALU[20]~223_combout\ : std_logic;
SIGNAL \inputALU[20]~220_combout\ : std_logic;
SIGNAL \inputALU[20]~221_combout\ : std_logic;
SIGNAL \inputALU[20]~224_combout\ : std_logic;
SIGNAL \inputALU[20]~230_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][29]~q\ : std_logic;
SIGNAL \inputALU[29]~325_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][29]~q\ : std_logic;
SIGNAL \inputALU[29]~327_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][29]~q\ : std_logic;
SIGNAL \inputALU[29]~324_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][29]~q\ : std_logic;
SIGNAL \inputALU[29]~326_combout\ : std_logic;
SIGNAL \inputALU[29]~328_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][29]~q\ : std_logic;
SIGNAL \inputALU[29]~319_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][29]~q\ : std_logic;
SIGNAL \inputALU[29]~322_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][29]~q\ : std_logic;
SIGNAL \inputALU[29]~320_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][29]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][29]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][29]~q\ : std_logic;
SIGNAL \inputALU[29]~321_combout\ : std_logic;
SIGNAL \inputALU[29]~323_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~13_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~14_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][28]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux1~5_combout\ : std_logic;
SIGNAL \ALU|Mux28~2_combout\ : std_logic;
SIGNAL \ALU|Mux28~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~2_combout\ : std_logic;
SIGNAL \ALU|Mux1~2_combout\ : std_logic;
SIGNAL \ALU|Mux1~16_combout\ : std_logic;
SIGNAL \ALU|Mux1~20_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][25]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux6~5_combout\ : std_logic;
SIGNAL \ALU|Mux6~4_combout\ : std_logic;
SIGNAL \ALU|Mux6~6_combout\ : std_logic;
SIGNAL \ALU|Mux6~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][25]~q\ : std_logic;
SIGNAL \inputALU[25]~277_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][25]~q\ : std_logic;
SIGNAL \inputALU[25]~278_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][25]~q\ : std_logic;
SIGNAL \inputALU[25]~276_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][25]~q\ : std_logic;
SIGNAL \inputALU[25]~275_combout\ : std_logic;
SIGNAL \inputALU[25]~279_combout\ : std_logic;
SIGNAL \inputALU[25]~377_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][24]~feeder_combout\ : std_logic;
SIGNAL \ALU|Mux7~4_combout\ : std_logic;
SIGNAL \ALU|Mux7~6_combout\ : std_logic;
SIGNAL \ALU|Mux7~5_combout\ : std_logic;
SIGNAL \ALU|Mux7~7_combout\ : std_logic;
SIGNAL \inputALU[29]~329_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~41_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][22]~q\ : std_logic;
SIGNAL \inputALU[22]~243_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][22]~q\ : std_logic;
SIGNAL \inputALU[22]~242_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][22]~q\ : std_logic;
SIGNAL \inputALU[22]~245_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][22]~q\ : std_logic;
SIGNAL \inputALU[22]~244_combout\ : std_logic;
SIGNAL \inputALU[22]~246_combout\ : std_logic;
SIGNAL \inputALU[22]~374_combout\ : std_logic;
SIGNAL \Add1~74\ : std_logic;
SIGNAL \Add1~77_sumout\ : std_logic;
SIGNAL \REGFILE|registers[9][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][21]~q\ : std_logic;
SIGNAL \inputALU[21]~234_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][21]~q\ : std_logic;
SIGNAL \inputALU[21]~233_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][21]~q\ : std_logic;
SIGNAL \inputALU[21]~232_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][21]~q\ : std_logic;
SIGNAL \inputALU[21]~231_combout\ : std_logic;
SIGNAL \inputALU[21]~235_combout\ : std_logic;
SIGNAL \inputALU[21]~241_combout\ : std_logic;
SIGNAL \ALU|Mux10~5_combout\ : std_logic;
SIGNAL \ALU|Mux10~9_combout\ : std_logic;
SIGNAL \ALU|Add0~82\ : std_logic;
SIGNAL \ALU|Add0~85_sumout\ : std_logic;
SIGNAL \ALU|Mux10~7_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ALU|Mux10~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][23]~q\ : std_logic;
SIGNAL \inputALU[23]~256_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][23]~q\ : std_logic;
SIGNAL \inputALU[23]~254_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][23]~q\ : std_logic;
SIGNAL \inputALU[23]~255_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][23]~q\ : std_logic;
SIGNAL \inputALU[23]~253_combout\ : std_logic;
SIGNAL \inputALU[23]~257_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][23]~q\ : std_logic;
SIGNAL \inputALU[23]~260_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][23]~q\ : std_logic;
SIGNAL \inputALU[23]~258_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][23]~q\ : std_logic;
SIGNAL \inputALU[23]~261_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][23]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][23]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][23]~q\ : std_logic;
SIGNAL \inputALU[23]~259_combout\ : std_logic;
SIGNAL \inputALU[23]~262_combout\ : std_logic;
SIGNAL \inputALU[23]~263_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~11_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~35_combout\ : std_logic;
SIGNAL \ALU|Mux9~4_combout\ : std_logic;
SIGNAL \ALU|Mux9~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~30_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~17_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~31_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~25_combout\ : std_logic;
SIGNAL \ALU|Mux10~1_combout\ : std_logic;
SIGNAL \ALU|Mux10~2_combout\ : std_logic;
SIGNAL \ALU|Mux10~3_combout\ : std_logic;
SIGNAL \ALU|Mux10~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux10~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux10~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux10~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][21]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][21]~q\ : std_logic;
SIGNAL \REGFILE|Mux10~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux10~10_combout\ : std_logic;
SIGNAL \NEXT_PC[21]~21_combout\ : std_logic;
SIGNAL \Add0~74\ : std_logic;
SIGNAL \Add0~77_sumout\ : std_logic;
SIGNAL \REGFILE|registers[11][21]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][21]~q\ : std_logic;
SIGNAL \inputALU[21]~238_combout\ : std_logic;
SIGNAL \inputALU[21]~237_combout\ : std_logic;
SIGNAL \inputALU[21]~236_combout\ : std_logic;
SIGNAL \inputALU[21]~239_combout\ : std_logic;
SIGNAL \inputALU[21]~240_combout\ : std_logic;
SIGNAL \inputALU[21]~373_combout\ : std_logic;
SIGNAL \ALU|Add0~86\ : std_logic;
SIGNAL \ALU|Add0~89_sumout\ : std_logic;
SIGNAL \ALU|Mux9~9_combout\ : std_logic;
SIGNAL \ALU|Mux9~12_combout\ : std_logic;
SIGNAL \ALU|Mux9~10_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~20_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~21_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~19_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~35_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~26_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~13_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~33_combout\ : std_logic;
SIGNAL \ALU|Mux9~6_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~8_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~4_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~32_combout\ : std_logic;
SIGNAL \ALU|Mux9~7_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~22_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~21_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~20_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~36_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ALU|Mux9~5_combout\ : std_logic;
SIGNAL \ALU|Mux9~8_combout\ : std_logic;
SIGNAL \ALU|Mux9~11_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][22]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][22]~q\ : std_logic;
SIGNAL \REGFILE|Mux9~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux9~10_combout\ : std_logic;
SIGNAL \NEXT_PC[22]~22_combout\ : std_logic;
SIGNAL \Add1~78\ : std_logic;
SIGNAL \Add1~81_sumout\ : std_logic;
SIGNAL \ADD_MUX~3_combout\ : std_logic;
SIGNAL \ALU|Add0~73_sumout\ : std_logic;
SIGNAL \ALU|Mux13~6_combout\ : std_logic;
SIGNAL \ALU|Mux30~18_combout\ : std_logic;
SIGNAL \ALU|Mux30~3_combout\ : std_logic;
SIGNAL \ALU|Mux30~6_combout\ : std_logic;
SIGNAL \ALU|Mux28~13_combout\ : std_logic;
SIGNAL \ALU|Mux28~22_combout\ : std_logic;
SIGNAL \ALU|Mux28~6_combout\ : std_logic;
SIGNAL \ALU|Mux30~8_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~1_combout\ : std_logic;
SIGNAL \ALU|Mux28~7_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~5_combout\ : std_logic;
SIGNAL \ALU|Mux28~14_combout\ : std_logic;
SIGNAL \ALU|Mux28~15_combout\ : std_logic;
SIGNAL \ALU|Mux30~1_combout\ : std_logic;
SIGNAL \ALU|Mux28~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~32_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~31_combout\ : std_logic;
SIGNAL \ALU|Mux28~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~30_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~28_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~27_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~26_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~29_combout\ : std_logic;
SIGNAL \ALU|Mux28~12_combout\ : std_logic;
SIGNAL \ALU|Mux28~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~33_combout\ : std_logic;
SIGNAL \ALU|Mux28~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~32_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~29_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~27_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~30_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~31_combout\ : std_logic;
SIGNAL \ALU|Mux28~11_combout\ : std_logic;
SIGNAL \ALU|Mux28~16_combout\ : std_logic;
SIGNAL \ALU|Equal0~8_combout\ : std_logic;
SIGNAL \inputALU[17]~369_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][16]~q\ : std_logic;
SIGNAL \inputALU[16]~183_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][16]~q\ : std_logic;
SIGNAL \inputALU[16]~181_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][16]~q\ : std_logic;
SIGNAL \inputALU[16]~182_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][16]~q\ : std_logic;
SIGNAL \inputALU[16]~184_combout\ : std_logic;
SIGNAL \inputALU[16]~185_combout\ : std_logic;
SIGNAL \inputALU[16]~368_combout\ : std_logic;
SIGNAL \ALU|Add0~62\ : std_logic;
SIGNAL \ALU|Add0~66\ : std_logic;
SIGNAL \ALU|Add0~69_sumout\ : std_logic;
SIGNAL \ALU|Mux14~6_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~24_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~23_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~25_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~18_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~22_combout\ : std_logic;
SIGNAL \ALU|Mux29~1_combout\ : std_logic;
SIGNAL \ALU|Mux29~2_combout\ : std_logic;
SIGNAL \ALU|Mux29~3_combout\ : std_logic;
SIGNAL \ALU|Mux29~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~24_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~25_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~19_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~23_combout\ : std_logic;
SIGNAL \ALU|Mux29~0_combout\ : std_logic;
SIGNAL \ALU|Mux29~5_combout\ : std_logic;
SIGNAL \ALU|Equal0~9_combout\ : std_logic;
SIGNAL \ALU|Equal0~11_combout\ : std_logic;
SIGNAL \inputALU[1]~353_combout\ : std_logic;
SIGNAL \ALU|Add0~2\ : std_logic;
SIGNAL \ALU|Add0~5_sumout\ : std_logic;
SIGNAL \ALU|Mux30~15_combout\ : std_logic;
SIGNAL \ALU|Mux28~9_combout\ : std_logic;
SIGNAL \ALU|Mux28~10_combout\ : std_logic;
SIGNAL \ALU|Mux30~11_combout\ : std_logic;
SIGNAL \ALU|Mux30~16_combout\ : std_logic;
SIGNAL \ALU|Add0~65_sumout\ : std_logic;
SIGNAL \ALU|Mux15~9_combout\ : std_logic;
SIGNAL \ALU|Equal0~10_combout\ : std_logic;
SIGNAL \ALU|Equal0~12_combout\ : std_logic;
SIGNAL \ADD_MUX~4_combout\ : std_logic;
SIGNAL \ADD_MUX~1_combout\ : std_logic;
SIGNAL \ADD_MUX~2_combout\ : std_logic;
SIGNAL \NEXT_PC[22]~23_combout\ : std_logic;
SIGNAL \Add0~78\ : std_logic;
SIGNAL \Add0~81_sumout\ : std_logic;
SIGNAL \REGFILE|registers[9][22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][22]~q\ : std_logic;
SIGNAL \inputALU[22]~249_combout\ : std_logic;
SIGNAL \inputALU[22]~248_combout\ : std_logic;
SIGNAL \inputALU[22]~247_combout\ : std_logic;
SIGNAL \inputALU[22]~250_combout\ : std_logic;
SIGNAL \inputALU[22]~251_combout\ : std_logic;
SIGNAL \inputALU[22]~252_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ALU|Mux7~0_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~11_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~37_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~29_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~36_combout\ : std_logic;
SIGNAL \ALU|Mux7~1_combout\ : std_logic;
SIGNAL \ALU|Mux7~2_combout\ : std_logic;
SIGNAL \ALU|Mux7~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][24]~q\ : std_logic;
SIGNAL \inputALU[24]~270_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][24]~q\ : std_logic;
SIGNAL \inputALU[24]~272_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][24]~q\ : std_logic;
SIGNAL \inputALU[24]~271_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][24]~q\ : std_logic;
SIGNAL \inputALU[24]~269_combout\ : std_logic;
SIGNAL \inputALU[24]~273_combout\ : std_logic;
SIGNAL \inputALU[24]~376_combout\ : std_logic;
SIGNAL \inputALU[23]~375_combout\ : std_logic;
SIGNAL \ALU|Add0~90\ : std_logic;
SIGNAL \ALU|Add0~94\ : std_logic;
SIGNAL \ALU|Add0~97_sumout\ : std_logic;
SIGNAL \ALU|Mux7~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][24]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][24]~q\ : std_logic;
SIGNAL \REGFILE|Mux7~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux7~10_combout\ : std_logic;
SIGNAL \ALU|Add0~98\ : std_logic;
SIGNAL \ALU|Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \ALU|Mux6~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~38_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~37_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~12_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~13_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~43_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~38_combout\ : std_logic;
SIGNAL \ALU|Mux6~1_combout\ : std_logic;
SIGNAL \ALU|Mux6~2_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ALU|Mux6~3_combout\ : std_logic;
SIGNAL \ALU|Mux6~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][25]~q\ : std_logic;
SIGNAL \inputALU[25]~283_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][25]~q\ : std_logic;
SIGNAL \inputALU[25]~280_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][25]~q\ : std_logic;
SIGNAL \inputALU[25]~281_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][25]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][25]~q\ : std_logic;
SIGNAL \inputALU[25]~282_combout\ : std_logic;
SIGNAL \inputALU[25]~284_combout\ : std_logic;
SIGNAL \inputALU[25]~285_combout\ : std_logic;
SIGNAL \ALU|Mux3~4_combout\ : std_logic;
SIGNAL \ALU|Mux1~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~39_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~44_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~16_combout\ : std_logic;
SIGNAL \ALU|Mux3~1_combout\ : std_logic;
SIGNAL \ALU|Mux3~2_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ALU|Mux3~3_combout\ : std_logic;
SIGNAL \ALU|Mux3~5_combout\ : std_logic;
SIGNAL \ALU|Mux1~0_combout\ : std_logic;
SIGNAL \ALU|Mux1~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][28]~q\ : std_logic;
SIGNAL \inputALU[28]~313_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][28]~q\ : std_logic;
SIGNAL \inputALU[28]~315_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][28]~q\ : std_logic;
SIGNAL \inputALU[28]~316_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][28]~q\ : std_logic;
SIGNAL \inputALU[28]~314_combout\ : std_logic;
SIGNAL \inputALU[28]~317_combout\ : std_logic;
SIGNAL \inputALU[28]~380_combout\ : std_logic;
SIGNAL \ALU|Add0~110\ : std_logic;
SIGNAL \ALU|Add0~113_sumout\ : std_logic;
SIGNAL \ALU|Mux3~0_combout\ : std_logic;
SIGNAL \ALU|Mux3~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][28]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][28]~q\ : std_logic;
SIGNAL \REGFILE|Mux3~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux3~10_combout\ : std_logic;
SIGNAL \Add1~94\ : std_logic;
SIGNAL \Add1~98\ : std_logic;
SIGNAL \Add1~102\ : std_logic;
SIGNAL \Add1~105_sumout\ : std_logic;
SIGNAL \ALU|Equal0~13_combout\ : std_logic;
SIGNAL \ADD_MUX~5_combout\ : std_logic;
SIGNAL \NEXT_PC[28]~29_combout\ : std_logic;
SIGNAL \Add0~82\ : std_logic;
SIGNAL \Add0~86\ : std_logic;
SIGNAL \Add0~90\ : std_logic;
SIGNAL \Add0~94\ : std_logic;
SIGNAL \Add0~98\ : std_logic;
SIGNAL \Add0~102\ : std_logic;
SIGNAL \Add0~105_sumout\ : std_logic;
SIGNAL \REGFILE|registers[19][28]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][28]~q\ : std_logic;
SIGNAL \inputALU[28]~311_combout\ : std_logic;
SIGNAL \inputALU[28]~309_combout\ : std_logic;
SIGNAL \inputALU[28]~308_combout\ : std_logic;
SIGNAL \inputALU[28]~310_combout\ : std_logic;
SIGNAL \inputALU[28]~312_combout\ : std_logic;
SIGNAL \inputALU[28]~318_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~12_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~15_combout\ : std_logic;
SIGNAL \ALU|Mux14~0_combout\ : std_logic;
SIGNAL \ALU|Mux14~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~10_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~11_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~14_combout\ : std_logic;
SIGNAL \ALU|Mux14~2_combout\ : std_logic;
SIGNAL \ALU|Mux14~3_combout\ : std_logic;
SIGNAL \ALU|Mux14~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][17]~q\ : std_logic;
SIGNAL \REGFILE|Mux14~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux14~10_combout\ : std_logic;
SIGNAL \ALU|Add0~70\ : std_logic;
SIGNAL \ALU|Add0~74\ : std_logic;
SIGNAL \ALU|Add0~77_sumout\ : std_logic;
SIGNAL \ALU|Mux12~6_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ALU|Mux12~0_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~27_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~21_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~14_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~9_combout\ : std_logic;
SIGNAL \ALU|Mux12~1_combout\ : std_logic;
SIGNAL \ALU|Mux12~2_combout\ : std_logic;
SIGNAL \ALU|Mux12~3_combout\ : std_logic;
SIGNAL \ALU|Mux12~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][19]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][19]~q\ : std_logic;
SIGNAL \REGFILE|Mux12~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux12~10_combout\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \NEXT_PC[19]~19_combout\ : std_logic;
SIGNAL \Add0~69_sumout\ : std_logic;
SIGNAL \REGFILE|registers[19][19]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][19]~q\ : std_logic;
SIGNAL \inputALU[19]~212_combout\ : std_logic;
SIGNAL \inputALU[19]~209_combout\ : std_logic;
SIGNAL \inputALU[19]~210_combout\ : std_logic;
SIGNAL \inputALU[19]~211_combout\ : std_logic;
SIGNAL \inputALU[19]~213_combout\ : std_logic;
SIGNAL \inputALU[19]~219_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ALU|Mux4~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~43_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~44_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~42_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~35_combout\ : std_logic;
SIGNAL \ALU|Mux4~1_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~41_combout\ : std_logic;
SIGNAL \ALU|Mux4~2_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ALU|Mux4~3_combout\ : std_logic;
SIGNAL \ALU|Mux4~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][27]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][27]~q\ : std_logic;
SIGNAL \REGFILE|Mux4~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux4~10_combout\ : std_logic;
SIGNAL \Add1~101_sumout\ : std_logic;
SIGNAL \NEXT_PC[27]~28_combout\ : std_logic;
SIGNAL \Add0~101_sumout\ : std_logic;
SIGNAL \REGFILE|registers[6][27]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][27]~q\ : std_logic;
SIGNAL \inputALU[27]~303_combout\ : std_logic;
SIGNAL \inputALU[27]~304_combout\ : std_logic;
SIGNAL \inputALU[27]~302_combout\ : std_logic;
SIGNAL \inputALU[27]~305_combout\ : std_logic;
SIGNAL \inputALU[27]~306_combout\ : std_logic;
SIGNAL \inputALU[27]~307_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~34_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ALU|Mux11~0_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~28_combout\ : std_logic;
SIGNAL \ALU|Mux11~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~33_combout\ : std_logic;
SIGNAL \ALU|Mux11~2_combout\ : std_logic;
SIGNAL \ALU|Mux11~3_combout\ : std_logic;
SIGNAL \ALU|Equal0~6_combout\ : std_logic;
SIGNAL \ALU|Equal0~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][31]~q\ : std_logic;
SIGNAL \inputALU[31]~344_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][31]~q\ : std_logic;
SIGNAL \inputALU[31]~341_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][31]~q\ : std_logic;
SIGNAL \inputALU[31]~343_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][31]~q\ : std_logic;
SIGNAL \inputALU[31]~342_combout\ : std_logic;
SIGNAL \inputALU[31]~345_combout\ : std_logic;
SIGNAL \inputALU[31]~383_combout\ : std_logic;
SIGNAL \inputALU[30]~382_combout\ : std_logic;
SIGNAL \inputALU[29]~381_combout\ : std_logic;
SIGNAL \ALU|Add0~114\ : std_logic;
SIGNAL \ALU|Add0~118\ : std_logic;
SIGNAL \ALU|Add0~122\ : std_logic;
SIGNAL \ALU|Add0~125_sumout\ : std_logic;
SIGNAL \ALU|Mux27~13_combout\ : std_logic;
SIGNAL \ALU|Mux23~2_combout\ : std_logic;
SIGNAL \ALU|Mux17~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~17_combout\ : std_logic;
SIGNAL \ALU|Mux18~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~40_combout\ : std_logic;
SIGNAL \ALU|Mux18~3_combout\ : std_logic;
SIGNAL \ALU|Mux17~1_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ALU|Mux18~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~18_combout\ : std_logic;
SIGNAL \ALU|Mux18~4_combout\ : std_logic;
SIGNAL \ALU|Mux18~6_combout\ : std_logic;
SIGNAL \ALU|Mux17~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~41_combout\ : std_logic;
SIGNAL \ALU|Mux17~5_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ALU|Mux17~7_combout\ : std_logic;
SIGNAL \ALU|Mux17~6_combout\ : std_logic;
SIGNAL \ALU|Mux17~8_combout\ : std_logic;
SIGNAL \ALU|Mux17~10_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~18_combout\ : std_logic;
SIGNAL \ALU|Mux18~9_combout\ : std_logic;
SIGNAL \ALU|Equal0~3_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~8_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~7_combout\ : std_logic;
SIGNAL \ALU|Mux23~3_combout\ : std_logic;
SIGNAL \ALU|Mux23~4_combout\ : std_logic;
SIGNAL \ALU|Mux23~7_combout\ : std_logic;
SIGNAL \inputALU[8]~360_combout\ : std_logic;
SIGNAL \inputALU[7]~359_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][6]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][6]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][6]~q\ : std_logic;
SIGNAL \REGFILE|Mux25~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux25~10_combout\ : std_logic;
SIGNAL \inputALU[6]~72_combout\ : std_logic;
SIGNAL \inputALU[6]~71_combout\ : std_logic;
SIGNAL \inputALU[6]~73_combout\ : std_logic;
SIGNAL \inputALU[6]~74_combout\ : std_logic;
SIGNAL \inputALU[6]~75_combout\ : std_logic;
SIGNAL \inputALU[6]~358_combout\ : std_logic;
SIGNAL \inputALU[5]~357_combout\ : std_logic;
SIGNAL \inputALU[4]~356_combout\ : std_logic;
SIGNAL \ALU|Add0~14\ : std_logic;
SIGNAL \ALU|Add0~18\ : std_logic;
SIGNAL \ALU|Add0~22\ : std_logic;
SIGNAL \ALU|Add0~26\ : std_logic;
SIGNAL \ALU|Add0~30\ : std_logic;
SIGNAL \ALU|Add0~33_sumout\ : std_logic;
SIGNAL \ALU|Mux23~8_combout\ : std_logic;
SIGNAL \ALU|Mux23~5_combout\ : std_logic;
SIGNAL \ALU|Mux23~6_combout\ : std_logic;
SIGNAL \ALU|Mux23~9_combout\ : std_logic;
SIGNAL \ALU|Mux19~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \ALU|Mux19~4_combout\ : std_logic;
SIGNAL \ALU|Mux19~6_combout\ : std_logic;
SIGNAL \ALU|Mux19~2_combout\ : std_logic;
SIGNAL \ALU|Mux19~3_combout\ : std_logic;
SIGNAL \ALU|Mux19~0_combout\ : std_logic;
SIGNAL \ALU|Mux19~8_combout\ : std_logic;
SIGNAL \ALU|Equal0~2_combout\ : std_logic;
SIGNAL \ALU|Equal0~4_combout\ : std_logic;
SIGNAL \ALU|Mux8~6_combout\ : std_logic;
SIGNAL \ALU|Mux8~7_combout\ : std_logic;
SIGNAL \ALU|Mux8~9_combout\ : std_logic;
SIGNAL \ALU|Mux8~10_combout\ : std_logic;
SIGNAL \ALU|Add0~93_sumout\ : std_logic;
SIGNAL \ALU|Mux8~11_combout\ : std_logic;
SIGNAL \ALU|Mux7~8_combout\ : std_logic;
SIGNAL \ALU|Equal0~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~40_combout\ : std_logic;
SIGNAL \ALU|Mux16~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~42_combout\ : std_logic;
SIGNAL \ALU|Mux16~2_combout\ : std_logic;
SIGNAL \ALU|Mux16~4_combout\ : std_logic;
SIGNAL \ALU|Mux6~8_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~22_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~23_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ALU|Mux16~10_combout\ : std_logic;
SIGNAL \ALU|Equal0~1_combout\ : std_logic;
SIGNAL \ALU|Equal0~7_combout\ : std_logic;
SIGNAL \PC|PC[2]~1_combout\ : std_logic;
SIGNAL \NEXT_PC[25]~26_combout\ : std_logic;
SIGNAL \Add0~93_sumout\ : std_logic;
SIGNAL \REGFILE|registers[27][25]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][25]~q\ : std_logic;
SIGNAL \REGFILE|Mux6~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux6~10_combout\ : std_logic;
SIGNAL \ALU|Add0~102\ : std_logic;
SIGNAL \ALU|Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \ALU|Mux5~0_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~39_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~42_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~38_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~40_combout\ : std_logic;
SIGNAL \ALU|Mux5~1_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~39_combout\ : std_logic;
SIGNAL \ALU|Mux5~2_combout\ : std_logic;
SIGNAL \ALU|Mux5~3_combout\ : std_logic;
SIGNAL \ALU|Mux5~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~2_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][26]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][26]~q\ : std_logic;
SIGNAL \REGFILE|Mux5~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux5~10_combout\ : std_logic;
SIGNAL \Add1~97_sumout\ : std_logic;
SIGNAL \NEXT_PC[26]~27_combout\ : std_logic;
SIGNAL \Add0~97_sumout\ : std_logic;
SIGNAL \REGFILE|registers[26][26]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][26]~q\ : std_logic;
SIGNAL \inputALU[26]~288_combout\ : std_logic;
SIGNAL \inputALU[26]~287_combout\ : std_logic;
SIGNAL \inputALU[26]~286_combout\ : std_logic;
SIGNAL \inputALU[26]~289_combout\ : std_logic;
SIGNAL \inputALU[26]~290_combout\ : std_logic;
SIGNAL \inputALU[26]~296_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~28_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~37_combout\ : std_logic;
SIGNAL \ALU|Mux8~1_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~36_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~34_combout\ : std_logic;
SIGNAL \ALU|Mux8~2_combout\ : std_logic;
SIGNAL \ALU|Mux8~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \ALU|Mux8~4_combout\ : std_logic;
SIGNAL \ALU|Mux8~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][23]~q\ : std_logic;
SIGNAL \REGFILE|Mux8~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux8~10_combout\ : std_logic;
SIGNAL \Add1~82\ : std_logic;
SIGNAL \Add1~85_sumout\ : std_logic;
SIGNAL \NEXT_PC[23]~24_combout\ : std_logic;
SIGNAL \Add0~85_sumout\ : std_logic;
SIGNAL \Add1~86\ : std_logic;
SIGNAL \Add1~89_sumout\ : std_logic;
SIGNAL \NEXT_PC[24]~25_combout\ : std_logic;
SIGNAL \Add0~89_sumout\ : std_logic;
SIGNAL \REGFILE|registers[23][24]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][24]~q\ : std_logic;
SIGNAL \inputALU[24]~267_combout\ : std_logic;
SIGNAL \inputALU[24]~265_combout\ : std_logic;
SIGNAL \inputALU[24]~266_combout\ : std_logic;
SIGNAL \inputALU[24]~264_combout\ : std_logic;
SIGNAL \inputALU[24]~268_combout\ : std_logic;
SIGNAL \inputALU[24]~274_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~4_combout\ : std_logic;
SIGNAL \ALU|Mux15~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~4_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ALU|Mux15~5_combout\ : std_logic;
SIGNAL \ALU|Mux15~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][16]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][16]~q\ : std_logic;
SIGNAL \REGFILE|Mux15~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux15~10_combout\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \NEXT_PC[16]~16_combout\ : std_logic;
SIGNAL \Add0~57_sumout\ : std_logic;
SIGNAL \REGFILE|registers[16][16]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][16]~q\ : std_logic;
SIGNAL \inputALU[16]~176_combout\ : std_logic;
SIGNAL \inputALU[16]~179_combout\ : std_logic;
SIGNAL \inputALU[16]~177_combout\ : std_logic;
SIGNAL \inputALU[16]~178_combout\ : std_logic;
SIGNAL \inputALU[16]~180_combout\ : std_logic;
SIGNAL \inputALU[16]~186_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~26_combout\ : std_logic;
SIGNAL \ALU|Mux25~0_combout\ : std_logic;
SIGNAL \ALU|Mux25~1_combout\ : std_logic;
SIGNAL \ALU|Add0~25_sumout\ : std_logic;
SIGNAL \ALU|Mux25~6_combout\ : std_logic;
SIGNAL \ALU|Mux25~2_combout\ : std_logic;
SIGNAL \ALU|Mux27~9_combout\ : std_logic;
SIGNAL \ALU|Mux25~3_combout\ : std_logic;
SIGNAL \ALU|Mux25~4_combout\ : std_logic;
SIGNAL \ALU|Mux25~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][6]~q\ : std_logic;
SIGNAL \inputALU[6]~66_combout\ : std_logic;
SIGNAL \inputALU[6]~67_combout\ : std_logic;
SIGNAL \inputALU[6]~69_combout\ : std_logic;
SIGNAL \inputALU[6]~68_combout\ : std_logic;
SIGNAL \inputALU[6]~70_combout\ : std_logic;
SIGNAL \inputALU[6]~76_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~12_combout\ : std_logic;
SIGNAL \ALU|Mux22~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~8_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[12][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][9]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][9]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][9]~q\ : std_logic;
SIGNAL \REGFILE|Mux22~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux22~10_combout\ : std_logic;
SIGNAL \ALU|Add0~34\ : std_logic;
SIGNAL \ALU|Add0~37_sumout\ : std_logic;
SIGNAL \ALU|Mux22~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~15_combout\ : std_logic;
SIGNAL \ALU|Mux22~8_combout\ : std_logic;
SIGNAL \ALU|Mux24~3_combout\ : std_logic;
SIGNAL \ALU|Mux22~1_combout\ : std_logic;
SIGNAL \ALU|Mux22~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~16_combout\ : std_logic;
SIGNAL \ALU|Mux22~12_combout\ : std_logic;
SIGNAL \ALU|Mux22~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][9]~q\ : std_logic;
SIGNAL \inputALU[9]~104_combout\ : std_logic;
SIGNAL \inputALU[9]~105_combout\ : std_logic;
SIGNAL \inputALU[9]~106_combout\ : std_logic;
SIGNAL \inputALU[9]~107_combout\ : std_logic;
SIGNAL \inputALU[9]~108_combout\ : std_logic;
SIGNAL \inputALU[9]~361_combout\ : std_logic;
SIGNAL \ALU|Add0~38\ : std_logic;
SIGNAL \ALU|Add0~41_sumout\ : std_logic;
SIGNAL \ALU|Mux21~5_combout\ : std_logic;
SIGNAL \ALU|Mux21~0_combout\ : std_logic;
SIGNAL \ALU|Mux21~1_combout\ : std_logic;
SIGNAL \ALU|Mux21~2_combout\ : std_logic;
SIGNAL \ALU|Mux21~3_combout\ : std_logic;
SIGNAL \ALU|Mux21~9_combout\ : std_logic;
SIGNAL \ALU|Mux21~4_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][10]~q\ : std_logic;
SIGNAL \inputALU[10]~115_combout\ : std_logic;
SIGNAL \inputALU[10]~116_combout\ : std_logic;
SIGNAL \inputALU[10]~118_combout\ : std_logic;
SIGNAL \inputALU[10]~117_combout\ : std_logic;
SIGNAL \inputALU[10]~119_combout\ : std_logic;
SIGNAL \inputALU[10]~362_combout\ : std_logic;
SIGNAL \ALU|Add0~42\ : std_logic;
SIGNAL \ALU|Add0~45_sumout\ : std_logic;
SIGNAL \ALU|Mux20~2_combout\ : std_logic;
SIGNAL \ALU|Mux20~1_combout\ : std_logic;
SIGNAL \ALU|Mux20~3_combout\ : std_logic;
SIGNAL \ALU|Mux20~0_combout\ : std_logic;
SIGNAL \ALU|Mux20~4_combout\ : std_logic;
SIGNAL \ALU|Mux20~5_combout\ : std_logic;
SIGNAL \ALU|Mux20~8_combout\ : std_logic;
SIGNAL \ALU|Mux20~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[28][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[20][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][11]~q\ : std_logic;
SIGNAL \inputALU[11]~121_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[26][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][11]~q\ : std_logic;
SIGNAL \inputALU[11]~123_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[17][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][11]~q\ : std_logic;
SIGNAL \inputALU[11]~122_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[23][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][11]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][11]~q\ : std_logic;
SIGNAL \inputALU[11]~124_combout\ : std_logic;
SIGNAL \inputALU[11]~125_combout\ : std_logic;
SIGNAL \inputALU[11]~131_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~19_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~20_combout\ : std_logic;
SIGNAL \ALU|Mux17~3_combout\ : std_logic;
SIGNAL \ALU|Mux17~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][14]~q\ : std_logic;
SIGNAL \inputALU[14]~160_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][14]~q\ : std_logic;
SIGNAL \inputALU[14]~159_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[9][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][14]~q\ : std_logic;
SIGNAL \inputALU[14]~161_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][14]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][14]~q\ : std_logic;
SIGNAL \inputALU[14]~162_combout\ : std_logic;
SIGNAL \inputALU[14]~163_combout\ : std_logic;
SIGNAL \inputALU[14]~164_combout\ : std_logic;
SIGNAL \ALU|Mux1~10_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~46_combout\ : std_logic;
SIGNAL \ALU|Mux1~7_combout\ : std_logic;
SIGNAL \ALU|Mux1~8_combout\ : std_logic;
SIGNAL \ALU|Mux1~9_combout\ : std_logic;
SIGNAL \ALU|Mux1~11_combout\ : std_logic;
SIGNAL \ALU|Add0~121_sumout\ : std_logic;
SIGNAL \ALU|Mux1~6_combout\ : std_logic;
SIGNAL \ALU|Mux1~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][30]~q\ : std_logic;
SIGNAL \inputALU[30]~335_combout\ : std_logic;
SIGNAL \inputALU[30]~337_combout\ : std_logic;
SIGNAL \inputALU[30]~338_combout\ : std_logic;
SIGNAL \inputALU[30]~336_combout\ : std_logic;
SIGNAL \inputALU[30]~339_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~47_combout\ : std_logic;
SIGNAL \ALU|Mux18~0_combout\ : std_logic;
SIGNAL \ALU|Mux18~1_combout\ : std_logic;
SIGNAL \ALU|Mux18~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][13]~q\ : std_logic;
SIGNAL \inputALU[13]~143_combout\ : std_logic;
SIGNAL \inputALU[13]~146_combout\ : std_logic;
SIGNAL \inputALU[13]~144_combout\ : std_logic;
SIGNAL \inputALU[13]~145_combout\ : std_logic;
SIGNAL \inputALU[13]~147_combout\ : std_logic;
SIGNAL \inputALU[13]~153_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~45_combout\ : std_logic;
SIGNAL \ALU|Mux2~1_combout\ : std_logic;
SIGNAL \ALU|Mux2~2_combout\ : std_logic;
SIGNAL \ALU|Mux2~4_combout\ : std_logic;
SIGNAL \ALU|Mux2~3_combout\ : std_logic;
SIGNAL \ALU|Mux2~5_combout\ : std_logic;
SIGNAL \ALU|Add0~117_sumout\ : std_logic;
SIGNAL \ALU|Mux2~0_combout\ : std_logic;
SIGNAL \ALU|Mux2~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][29]~q\ : std_logic;
SIGNAL \REGFILE|Mux2~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux2~10_combout\ : std_logic;
SIGNAL \Add1~106\ : std_logic;
SIGNAL \Add1~109_sumout\ : std_logic;
SIGNAL \NEXT_PC[29]~30_combout\ : std_logic;
SIGNAL \Add0~106\ : std_logic;
SIGNAL \Add0~109_sumout\ : std_logic;
SIGNAL \Add1~110\ : std_logic;
SIGNAL \Add1~113_sumout\ : std_logic;
SIGNAL \NEXT_PC[30]~31_combout\ : std_logic;
SIGNAL \Add0~110\ : std_logic;
SIGNAL \Add0~113_sumout\ : std_logic;
SIGNAL \REGFILE|registers[31][30]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][30]~q\ : std_logic;
SIGNAL \inputALU[30]~333_combout\ : std_logic;
SIGNAL \inputALU[30]~332_combout\ : std_logic;
SIGNAL \inputALU[30]~331_combout\ : std_logic;
SIGNAL \inputALU[30]~330_combout\ : std_logic;
SIGNAL \inputALU[30]~334_combout\ : std_logic;
SIGNAL \inputALU[30]~340_combout\ : std_logic;
SIGNAL \ALU|Mux31~5_combout\ : std_logic;
SIGNAL \ALU|Mux31~6_combout\ : std_logic;
SIGNAL \ALU|Mux31~7_combout\ : std_logic;
SIGNAL \ALU|Mux31~8_combout\ : std_logic;
SIGNAL \ALU|LessThan0~28_combout\ : std_logic;
SIGNAL \ALU|LessThan0~30_combout\ : std_logic;
SIGNAL \ALU|LessThan0~29_combout\ : std_logic;
SIGNAL \ALU|LessThan0~31_combout\ : std_logic;
SIGNAL \ALU|LessThan0~32_combout\ : std_logic;
SIGNAL \ALU|LessThan0~0_combout\ : std_logic;
SIGNAL \ALU|LessThan0~7_combout\ : std_logic;
SIGNAL \ALU|LessThan0~8_combout\ : std_logic;
SIGNAL \ALU|LessThan0~21_combout\ : std_logic;
SIGNAL \ALU|LessThan0~19_combout\ : std_logic;
SIGNAL \ALU|LessThan0~20_combout\ : std_logic;
SIGNAL \ALU|LessThan0~18_combout\ : std_logic;
SIGNAL \ALU|LessThan0~22_combout\ : std_logic;
SIGNAL \ALU|LessThan0~5_combout\ : std_logic;
SIGNAL \ALU|LessThan0~1_combout\ : std_logic;
SIGNAL \ALU|LessThan0~4_combout\ : std_logic;
SIGNAL \ALU|LessThan0~3_combout\ : std_logic;
SIGNAL \ALU|LessThan0~2_combout\ : std_logic;
SIGNAL \ALU|LessThan0~6_combout\ : std_logic;
SIGNAL \ALU|LessThan0~10_combout\ : std_logic;
SIGNAL \ALU|LessThan0~11_combout\ : std_logic;
SIGNAL \ALU|LessThan0~9_combout\ : std_logic;
SIGNAL \ALU|LessThan0~12_combout\ : std_logic;
SIGNAL \ALU|LessThan0~13_combout\ : std_logic;
SIGNAL \ALU|LessThan0~14_combout\ : std_logic;
SIGNAL \ALU|LessThan0~15_combout\ : std_logic;
SIGNAL \ALU|LessThan0~16_combout\ : std_logic;
SIGNAL \ALU|LessThan0~17_combout\ : std_logic;
SIGNAL \ALU|LessThan0~23_combout\ : std_logic;
SIGNAL \ALU|LessThan0~24_combout\ : std_logic;
SIGNAL \ALU|LessThan0~25_combout\ : std_logic;
SIGNAL \ALU|LessThan0~26_combout\ : std_logic;
SIGNAL \ALU|LessThan0~27_combout\ : std_logic;
SIGNAL \ALU|LessThan0~34_combout\ : std_logic;
SIGNAL \ALU|LessThan0~35_combout\ : std_logic;
SIGNAL \ALU|LessThan0~33_combout\ : std_logic;
SIGNAL \ALU|LessThan0~36_combout\ : std_logic;
SIGNAL \ALU|Mux31~9_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~9_combout\ : std_logic;
SIGNAL \ALU|Mux31~1_combout\ : std_logic;
SIGNAL \ALU|Mux31~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~5_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~6_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~9_combout\ : std_logic;
SIGNAL \ALU|Mux31~12_combout\ : std_logic;
SIGNAL \ALU|Mux31~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][0]~q\ : std_logic;
SIGNAL \inputALU[0]~2_combout\ : std_logic;
SIGNAL \inputALU[0]~1_combout\ : std_logic;
SIGNAL \inputALU[0]~3_combout\ : std_logic;
SIGNAL \inputALU[0]~0_combout\ : std_logic;
SIGNAL \inputALU[0]~4_combout\ : std_logic;
SIGNAL \inputALU[0]~10_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ALU|Mux13~1_combout\ : std_logic;
SIGNAL \ALU|Mux13~2_combout\ : std_logic;
SIGNAL \ALU|Mux13~0_combout\ : std_logic;
SIGNAL \ALU|Mux13~3_combout\ : std_logic;
SIGNAL \ALU|Mux13~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[17][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[29][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[25][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[25][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[21][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[21][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~1_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[20][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[16][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[16][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[24][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[24][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~0_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[23][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[19][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[19][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[27][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[31][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[31][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~3_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[26][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[18][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[18][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[30][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[30][18]~q\ : std_logic;
SIGNAL \REGFILE|registers[22][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[22][18]~q\ : std_logic;
SIGNAL \REGFILE|Mux13~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux13~10_combout\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \NEXT_PC[18]~18_combout\ : std_logic;
SIGNAL \Add0~65_sumout\ : std_logic;
SIGNAL \REGFILE|registers[28][18]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[28][18]~q\ : std_logic;
SIGNAL \inputALU[18]~198_combout\ : std_logic;
SIGNAL \inputALU[18]~199_combout\ : std_logic;
SIGNAL \inputALU[18]~200_combout\ : std_logic;
SIGNAL \inputALU[18]~201_combout\ : std_logic;
SIGNAL \inputALU[18]~202_combout\ : std_logic;
SIGNAL \inputALU[18]~208_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~0_combout\ : std_logic;
SIGNAL \ALU|Mux23~0_combout\ : std_logic;
SIGNAL \ALU|Mux23~1_combout\ : std_logic;
SIGNAL \ALU|Mux23~10_combout\ : std_logic;
SIGNAL \REGFILE|registers[29][8]~q\ : std_logic;
SIGNAL \REGFILE|Mux23~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux23~10_combout\ : std_logic;
SIGNAL \NEXT_PC[8]~8_combout\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \NEXT_PC[9]~9_combout\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \NEXT_PC[10]~10_combout\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \NEXT_PC[11]~11_combout\ : std_logic;
SIGNAL \Add0~37_sumout\ : std_logic;
SIGNAL \REGFILE|registers[9][11]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][11]~q\ : std_logic;
SIGNAL \REGFILE|Mux20~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux20~10_combout\ : std_logic;
SIGNAL \ALU|Add0~46\ : std_logic;
SIGNAL \ALU|Add0~49_sumout\ : std_logic;
SIGNAL \ALU|Mux19~1_combout\ : std_logic;
SIGNAL \ALU|Mux19~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][12]~q\ : std_logic;
SIGNAL \REGFILE|Mux19~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux19~10_combout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \NEXT_PC[12]~12_combout\ : std_logic;
SIGNAL \Add0~41_sumout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \NEXT_PC[13]~13_combout\ : std_logic;
SIGNAL \Add0~45_sumout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \NEXT_PC[14]~14_combout\ : std_logic;
SIGNAL \Add0~49_sumout\ : std_logic;
SIGNAL \REGFILE|registers[10][14]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][14]~q\ : std_logic;
SIGNAL \REGFILE|Mux17~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux17~10_combout\ : std_logic;
SIGNAL \ALU|Add0~58\ : std_logic;
SIGNAL \ALU|Add0~61_sumout\ : std_logic;
SIGNAL \ALU|Mux16~6_combout\ : std_logic;
SIGNAL \ALU|Mux16~3_combout\ : std_logic;
SIGNAL \ALU|Mux16~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[7][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[5][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[3][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[0][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][15]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][15]~q\ : std_logic;
SIGNAL \REGFILE|Mux16~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux16~10_combout\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \NEXT_PC[15]~15_combout\ : std_logic;
SIGNAL \Add0~53_sumout\ : std_logic;
SIGNAL \REGFILE|registers[1][15]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][15]~q\ : std_logic;
SIGNAL \inputALU[15]~170_combout\ : std_logic;
SIGNAL \inputALU[15]~172_combout\ : std_logic;
SIGNAL \inputALU[15]~171_combout\ : std_logic;
SIGNAL \inputALU[15]~173_combout\ : std_logic;
SIGNAL \inputALU[15]~174_combout\ : std_logic;
SIGNAL \inputALU[15]~175_combout\ : std_logic;
SIGNAL \ALU|Mux0~2_combout\ : std_logic;
SIGNAL \ALU|Mux0~3_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~43_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft1~44_combout\ : std_logic;
SIGNAL \ALU|Mux0~0_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \ALU|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \ALU|Mux0~1_combout\ : std_logic;
SIGNAL \ALU|Mux0~4_combout\ : std_logic;
SIGNAL \ALU|Mux0~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[27][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[8][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[10][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[11][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[0][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[1][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[2][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[2][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~7_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[5][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[7][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[4][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[4][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[6][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[6][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[12][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[13][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[13][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[14][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[14][31]~q\ : std_logic;
SIGNAL \REGFILE|registers[15][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[15][31]~q\ : std_logic;
SIGNAL \REGFILE|Mux0~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~10_combout\ : std_logic;
SIGNAL \REGFILE|Mux0~11_combout\ : std_logic;
SIGNAL \Add1~114\ : std_logic;
SIGNAL \Add1~117_sumout\ : std_logic;
SIGNAL \NEXT_PC[31]~32_combout\ : std_logic;
SIGNAL \Add0~114\ : std_logic;
SIGNAL \Add0~117_sumout\ : std_logic;
SIGNAL \REGFILE|registers[3][31]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|registers[3][31]~q\ : std_logic;
SIGNAL \inputALU[31]~346_combout\ : std_logic;
SIGNAL \inputALU[31]~349_combout\ : std_logic;
SIGNAL \inputALU[31]~348_combout\ : std_logic;
SIGNAL \inputALU[31]~347_combout\ : std_logic;
SIGNAL \inputALU[31]~350_combout\ : std_logic;
SIGNAL \inputALU[31]~351_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~34_combout\ : std_logic;
SIGNAL \ALU|Add0~21_sumout\ : std_logic;
SIGNAL \ALU|Mux26~6_combout\ : std_logic;
SIGNAL \ALU|Mux26~2_combout\ : std_logic;
SIGNAL \ALU|ShiftRight1~16_combout\ : std_logic;
SIGNAL \ALU|Mux26~3_combout\ : std_logic;
SIGNAL \ALU|Mux26~4_combout\ : std_logic;
SIGNAL \ALU|ShiftRight0~17_combout\ : std_logic;
SIGNAL \ALU|Mux26~0_combout\ : std_logic;
SIGNAL \ALU|Mux26~1_combout\ : std_logic;
SIGNAL \ALU|Mux26~5_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][5]~q\ : std_logic;
SIGNAL \REGFILE|Mux26~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux26~10_combout\ : std_logic;
SIGNAL \ALU|Mux27~0_combout\ : std_logic;
SIGNAL \ALU|Add0~17_sumout\ : std_logic;
SIGNAL \ALU|Mux27~14_combout\ : std_logic;
SIGNAL \ALU|Mux27~6_combout\ : std_logic;
SIGNAL \ALU|Mux27~7_combout\ : std_logic;
SIGNAL \ALU|Mux27~10_combout\ : std_logic;
SIGNAL \ALU|Mux27~1_combout\ : std_logic;
SIGNAL \ALU|Mux27~2_combout\ : std_logic;
SIGNAL \ALU|Mux27~12_combout\ : std_logic;
SIGNAL \REGFILE|registers[1][4]~q\ : std_logic;
SIGNAL \REGFILE|Mux27~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux27~10_combout\ : std_logic;
SIGNAL \ALU|Mux30~19_combout\ : std_logic;
SIGNAL \ALU|Mux30~12_combout\ : std_logic;
SIGNAL \ALU|Mux28~17_combout\ : std_logic;
SIGNAL \ALU|Mux28~19_combout\ : std_logic;
SIGNAL \ALU|Mux28~21_combout\ : std_logic;
SIGNAL \REGFILE|registers[8][3]~q\ : std_logic;
SIGNAL \REGFILE|Mux28~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux28~10_combout\ : std_logic;
SIGNAL \ALU|Mux30~20_combout\ : std_logic;
SIGNAL \ALU|Mux30~4_combout\ : std_logic;
SIGNAL \ALU|Mux30~5_combout\ : std_logic;
SIGNAL \ALU|Mux30~7_combout\ : std_logic;
SIGNAL \ALU|Mux30~9_combout\ : std_logic;
SIGNAL \ALU|Mux30~2_combout\ : std_logic;
SIGNAL \ALU|Mux30~0_combout\ : std_logic;
SIGNAL \ALU|Mux30~10_combout\ : std_logic;
SIGNAL \ALU|Mux30~17_combout\ : std_logic;
SIGNAL \REGFILE|registers[10][1]~q\ : std_logic;
SIGNAL \REGFILE|Mux30~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux30~10_combout\ : std_logic;
SIGNAL \ALU|Add0~6\ : std_logic;
SIGNAL \ALU|Add0~9_sumout\ : std_logic;
SIGNAL \ALU|Mux29~7_combout\ : std_logic;
SIGNAL \ALU|Mux29~6_combout\ : std_logic;
SIGNAL \ALU|Mux29~8_combout\ : std_logic;
SIGNAL \ALU|Mux29~9_combout\ : std_logic;
SIGNAL \REGFILE|registers[11][2]~q\ : std_logic;
SIGNAL \REGFILE|Mux29~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux29~10_combout\ : std_logic;
SIGNAL \ALU|Mux24~1_combout\ : std_logic;
SIGNAL \ALU|Mux24~11_combout\ : std_logic;
SIGNAL \ALU|Add0~29_sumout\ : std_logic;
SIGNAL \ALU|Mux24~7_combout\ : std_logic;
SIGNAL \ALU|Mux24~2_combout\ : std_logic;
SIGNAL \ALU|Mux24~4_combout\ : std_logic;
SIGNAL \ALU|Mux24~5_combout\ : std_logic;
SIGNAL \ALU|Mux24~6_combout\ : std_logic;
SIGNAL \REGFILE|registers[9][7]~q\ : std_logic;
SIGNAL \REGFILE|Mux24~5_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~0_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~3_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~1_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~2_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~4_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~6_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~8_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~7_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~9_combout\ : std_logic;
SIGNAL \REGFILE|Mux24~10_combout\ : std_logic;
SIGNAL \NEXT_PC[7]~7_combout\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \NEXT_PC[6]~6_combout\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \NEXT_PC[5]~5_combout\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \NEXT_PC[4]~4_combout\ : std_logic;
SIGNAL \PC|PC[1]~0_combout\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \NEXT_PC[3]~3_combout\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \NEXT_PC[2]~2_combout\ : std_logic;
SIGNAL \CONTROL|Mux19~0_combout\ : std_logic;
SIGNAL \CONTROL|Mux7~0_combout\ : std_logic;
SIGNAL \NEXT_PC[0]~0_combout\ : std_logic;
SIGNAL \WDATA[0]~0_combout\ : std_logic;
SIGNAL \WDATA[1]~1_combout\ : std_logic;
SIGNAL \WDATA[2]~2_combout\ : std_logic;
SIGNAL \WDATA[3]~3_combout\ : std_logic;
SIGNAL \WDATA[4]~4_combout\ : std_logic;
SIGNAL \WDATA[5]~5_combout\ : std_logic;
SIGNAL \WDATA[6]~6_combout\ : std_logic;
SIGNAL \WDATA[7]~7_combout\ : std_logic;
SIGNAL \WDATA[8]~8_combout\ : std_logic;
SIGNAL \WDATA[9]~9_combout\ : std_logic;
SIGNAL \WDATA[10]~10_combout\ : std_logic;
SIGNAL \WDATA[11]~11_combout\ : std_logic;
SIGNAL \WDATA[12]~12_combout\ : std_logic;
SIGNAL \WDATA[13]~13_combout\ : std_logic;
SIGNAL \WDATA[14]~14_combout\ : std_logic;
SIGNAL \WDATA[15]~15_combout\ : std_logic;
SIGNAL \WDATA[16]~16_combout\ : std_logic;
SIGNAL \WDATA[17]~17_combout\ : std_logic;
SIGNAL \WDATA[18]~18_combout\ : std_logic;
SIGNAL \WDATA[19]~19_combout\ : std_logic;
SIGNAL \WDATA[20]~20_combout\ : std_logic;
SIGNAL \WDATA[21]~21_combout\ : std_logic;
SIGNAL \WDATA[22]~22_combout\ : std_logic;
SIGNAL \WDATA[23]~23_combout\ : std_logic;
SIGNAL \WDATA[24]~24_combout\ : std_logic;
SIGNAL \WDATA[25]~25_combout\ : std_logic;
SIGNAL \WDATA[26]~34_combout\ : std_logic;
SIGNAL \WDATA[27]~30_combout\ : std_logic;
SIGNAL \WDATA[28]~26_combout\ : std_logic;
SIGNAL \WDATA[29]~27_combout\ : std_logic;
SIGNAL \WDATA[30]~28_combout\ : std_logic;
SIGNAL \WDATA[31]~29_combout\ : std_logic;
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \PC|PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \CONTROL|ALUControl\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \REGFILE|ALT_INV_registers[7][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][0]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][0]~q\ : std_logic;
SIGNAL \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_inputALU[7]~81_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~80_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~79_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~78_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~77_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~76_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~75_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~74_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~73_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~72_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~71_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~70_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~69_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~68_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~67_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~66_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~65_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~64_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~63_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~62_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~61_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~60_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~59_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~58_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~57_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~56_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~55_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~54_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~53_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~52_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~51_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~50_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~49_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~48_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~47_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~46_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~45_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~44_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~43_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~42_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~41_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~40_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~39_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~38_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~37_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~36_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~35_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~34_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~33_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~32_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~31_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~30_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~29_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~28_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~27_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~26_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~25_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~24_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~23_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~22_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~21_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~20_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~19_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~18_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~17_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~16_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~15_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~14_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~13_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~12_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~11_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~10_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~9_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~8_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~7_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~6_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~5_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~4_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~3_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~2_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~1_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[1]~1_combout\ : std_logic;
SIGNAL \ALT_INV_writeReg[0]~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALU|ALT_INV_Mux31~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~47_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \ALU|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][31]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][30]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][29]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][28]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][27]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][26]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][25]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][24]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][23]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][22]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][21]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][20]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][19]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][18]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][17]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][16]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][15]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][14]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][13]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][12]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][11]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][10]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][9]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][8]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][7]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][6]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][5]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][4]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][3]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[7][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[6][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[5][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[4][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[15][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[14][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[13][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[12][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[11][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[10][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[9][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[8][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[31][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[27][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[23][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[19][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[30][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[26][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[22][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[18][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[29][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[25][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[21][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[17][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[28][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[24][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[20][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[16][2]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[3][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[2][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[1][1]~q\ : std_logic;
SIGNAL \REGFILE|ALT_INV_registers[0][1]~q\ : std_logic;
SIGNAL \CONTROL|ALT_INV_ALUControl\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROL|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~11_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~383_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~382_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~381_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~380_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~379_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~378_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~377_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~376_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~375_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~374_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~373_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~372_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~371_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~370_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~369_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~368_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~367_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~366_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~365_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~364_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~363_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~362_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~361_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~360_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~359_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[6]~358_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[5]~357_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[4]~356_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[3]~355_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[2]~354_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[1]~353_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[0]~352_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~5_combout\ : std_logic;
SIGNAL \ALT_INV_NEXT_PC[22]~22_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~4_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~3_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~2_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~1_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC[2]~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~8_combout\ : std_logic;
SIGNAL \ALT_INV_ADD_MUX~0_combout\ : std_logic;
SIGNAL \PC|ALT_INV_PC[1]~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \CONTROL|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~48_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~47_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~45_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~46_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~45_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~44_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~43_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~42_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~41_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~40_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~39_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~38_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~37_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~36_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~35_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~34_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~33_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~32_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~31_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~30_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~29_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~28_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~27_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~26_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~25_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~24_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~23_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~22_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~21_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~20_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~19_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~18_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~17_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~16_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~15_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~14_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~13_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~12_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~11_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~10_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight0~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~9_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~8_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~7_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~6_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~5_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~4_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~3_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftRight1~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft1~0_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~2_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~1_combout\ : std_logic;
SIGNAL \ALU|ALT_INV_ShiftLeft0~0_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~351_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~350_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~349_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~348_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~347_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~346_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~345_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~344_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~343_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~342_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[31]~341_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~340_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~339_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~338_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~337_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~336_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~335_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~334_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~333_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~332_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~331_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[30]~330_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~329_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~328_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~327_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~326_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~325_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~324_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~323_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~322_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~321_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~320_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[29]~319_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~318_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~317_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~316_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~315_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~314_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~313_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~312_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~311_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~310_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~309_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[28]~308_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~307_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~306_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~305_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~304_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~303_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~302_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~301_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~300_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~299_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~298_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[27]~297_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~296_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~295_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~294_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~293_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~292_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~291_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~290_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~289_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~288_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~287_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[26]~286_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~285_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~284_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~283_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~282_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~281_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~280_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~279_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~278_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~277_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~276_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[25]~275_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~274_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~273_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~272_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~271_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~270_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~269_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~268_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~267_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~266_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~265_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[24]~264_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~263_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~262_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~261_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~260_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~259_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~258_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~257_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~256_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~255_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~254_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[23]~253_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~252_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~251_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~250_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~249_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~248_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~247_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~246_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~245_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~244_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~243_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[22]~242_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~241_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~240_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~239_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~238_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~237_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~236_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~235_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~234_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~233_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~232_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[21]~231_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~230_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~229_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~228_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~227_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~226_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~225_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~224_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~223_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~222_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~221_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[20]~220_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~219_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~218_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~217_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~216_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~215_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~214_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~213_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~212_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~211_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~210_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[19]~209_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~208_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~207_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~206_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~205_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~204_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~203_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~202_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~201_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~200_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~199_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[18]~198_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~197_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~196_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~195_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~194_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~193_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~192_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~191_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~190_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~189_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~188_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[17]~187_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~186_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~185_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~184_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~183_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~182_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~181_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~180_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~179_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~178_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~177_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[16]~176_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~175_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~174_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~173_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~172_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~171_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~170_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~169_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~168_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~167_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~166_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[15]~165_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~164_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~163_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~162_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~161_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~160_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~159_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~158_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~157_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~156_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~155_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[14]~154_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~153_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~152_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~151_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~150_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~149_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~148_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~147_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~146_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~145_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~144_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[13]~143_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~142_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~141_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~140_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~139_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~138_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~137_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~136_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~135_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~134_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~133_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[12]~132_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~131_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~130_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~129_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~128_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~127_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~126_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~125_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~124_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~123_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~122_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[11]~121_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~120_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~119_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~118_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~117_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~116_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~115_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~114_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~113_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~112_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~111_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[10]~110_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~109_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~108_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~107_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~106_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~105_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~104_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~103_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~102_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~101_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~100_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[9]~99_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~98_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~97_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~96_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~95_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~94_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~93_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~92_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~91_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~90_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~89_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[8]~88_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~87_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~86_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~85_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~84_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~83_combout\ : std_logic;
SIGNAL \ALT_INV_inputALU[7]~82_combout\ : std_logic;

BEGIN

ww_reset <= reset;
ww_slow_clock <= slow_clock;
ww_fast_clock <= fast_clock;
PC_out <= ww_PC_out;
instruction_out <= ww_instruction_out;
Read_reg1_out <= ww_Read_reg1_out;
Read_reg2_out <= ww_Read_reg2_out;
Write_reg_out <= ww_Write_reg_out;
Read_data1_out <= ww_Read_data1_out;
Read_data2_out <= ww_Read_data2_out;
Write_data_out <= ww_Write_data_out;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\PC|PC\(7) & \PC|PC\(6) & \PC|PC\(5) & \PC|PC\(4) & \PC|PC\(3) & \PC|PC\(2));

\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(11) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(13) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(14) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) <= \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);
\REGFILE|ALT_INV_registers[7][1]~q\ <= NOT \REGFILE|registers[7][1]~q\;
\REGFILE|ALT_INV_registers[6][1]~q\ <= NOT \REGFILE|registers[6][1]~q\;
\REGFILE|ALT_INV_registers[5][1]~q\ <= NOT \REGFILE|registers[5][1]~q\;
\REGFILE|ALT_INV_registers[4][1]~q\ <= NOT \REGFILE|registers[4][1]~q\;
\REGFILE|ALT_INV_registers[15][1]~q\ <= NOT \REGFILE|registers[15][1]~q\;
\REGFILE|ALT_INV_registers[14][1]~q\ <= NOT \REGFILE|registers[14][1]~q\;
\REGFILE|ALT_INV_registers[13][1]~q\ <= NOT \REGFILE|registers[13][1]~q\;
\REGFILE|ALT_INV_registers[12][1]~q\ <= NOT \REGFILE|registers[12][1]~q\;
\REGFILE|ALT_INV_registers[11][1]~q\ <= NOT \REGFILE|registers[11][1]~q\;
\REGFILE|ALT_INV_registers[10][1]~q\ <= NOT \REGFILE|registers[10][1]~q\;
\REGFILE|ALT_INV_registers[9][1]~q\ <= NOT \REGFILE|registers[9][1]~q\;
\REGFILE|ALT_INV_registers[8][1]~q\ <= NOT \REGFILE|registers[8][1]~q\;
\REGFILE|ALT_INV_registers[31][1]~q\ <= NOT \REGFILE|registers[31][1]~q\;
\REGFILE|ALT_INV_registers[27][1]~q\ <= NOT \REGFILE|registers[27][1]~q\;
\REGFILE|ALT_INV_registers[23][1]~q\ <= NOT \REGFILE|registers[23][1]~q\;
\REGFILE|ALT_INV_registers[19][1]~q\ <= NOT \REGFILE|registers[19][1]~q\;
\REGFILE|ALT_INV_registers[30][1]~q\ <= NOT \REGFILE|registers[30][1]~q\;
\REGFILE|ALT_INV_registers[26][1]~q\ <= NOT \REGFILE|registers[26][1]~q\;
\REGFILE|ALT_INV_registers[22][1]~q\ <= NOT \REGFILE|registers[22][1]~q\;
\REGFILE|ALT_INV_registers[18][1]~q\ <= NOT \REGFILE|registers[18][1]~q\;
\REGFILE|ALT_INV_registers[29][1]~q\ <= NOT \REGFILE|registers[29][1]~q\;
\REGFILE|ALT_INV_registers[25][1]~q\ <= NOT \REGFILE|registers[25][1]~q\;
\REGFILE|ALT_INV_registers[21][1]~q\ <= NOT \REGFILE|registers[21][1]~q\;
\REGFILE|ALT_INV_registers[17][1]~q\ <= NOT \REGFILE|registers[17][1]~q\;
\REGFILE|ALT_INV_registers[28][1]~q\ <= NOT \REGFILE|registers[28][1]~q\;
\REGFILE|ALT_INV_registers[24][1]~q\ <= NOT \REGFILE|registers[24][1]~q\;
\REGFILE|ALT_INV_registers[20][1]~q\ <= NOT \REGFILE|registers[20][1]~q\;
\REGFILE|ALT_INV_registers[16][1]~q\ <= NOT \REGFILE|registers[16][1]~q\;
\REGFILE|ALT_INV_registers[3][0]~q\ <= NOT \REGFILE|registers[3][0]~q\;
\REGFILE|ALT_INV_registers[2][0]~q\ <= NOT \REGFILE|registers[2][0]~q\;
\REGFILE|ALT_INV_registers[1][0]~q\ <= NOT \REGFILE|registers[1][0]~q\;
\REGFILE|ALT_INV_registers[0][0]~q\ <= NOT \REGFILE|registers[0][0]~q\;
\REGFILE|ALT_INV_registers[7][0]~q\ <= NOT \REGFILE|registers[7][0]~q\;
\REGFILE|ALT_INV_registers[6][0]~q\ <= NOT \REGFILE|registers[6][0]~q\;
\REGFILE|ALT_INV_registers[5][0]~q\ <= NOT \REGFILE|registers[5][0]~q\;
\REGFILE|ALT_INV_registers[4][0]~q\ <= NOT \REGFILE|registers[4][0]~q\;
\REGFILE|ALT_INV_registers[15][0]~q\ <= NOT \REGFILE|registers[15][0]~q\;
\REGFILE|ALT_INV_registers[14][0]~q\ <= NOT \REGFILE|registers[14][0]~q\;
\REGFILE|ALT_INV_registers[13][0]~q\ <= NOT \REGFILE|registers[13][0]~q\;
\REGFILE|ALT_INV_registers[12][0]~q\ <= NOT \REGFILE|registers[12][0]~q\;
\REGFILE|ALT_INV_registers[11][0]~q\ <= NOT \REGFILE|registers[11][0]~q\;
\REGFILE|ALT_INV_registers[10][0]~q\ <= NOT \REGFILE|registers[10][0]~q\;
\REGFILE|ALT_INV_registers[9][0]~q\ <= NOT \REGFILE|registers[9][0]~q\;
\REGFILE|ALT_INV_registers[8][0]~q\ <= NOT \REGFILE|registers[8][0]~q\;
\REGFILE|ALT_INV_registers[31][0]~q\ <= NOT \REGFILE|registers[31][0]~q\;
\REGFILE|ALT_INV_registers[27][0]~q\ <= NOT \REGFILE|registers[27][0]~q\;
\REGFILE|ALT_INV_registers[23][0]~q\ <= NOT \REGFILE|registers[23][0]~q\;
\REGFILE|ALT_INV_registers[19][0]~q\ <= NOT \REGFILE|registers[19][0]~q\;
\REGFILE|ALT_INV_registers[30][0]~q\ <= NOT \REGFILE|registers[30][0]~q\;
\REGFILE|ALT_INV_registers[26][0]~q\ <= NOT \REGFILE|registers[26][0]~q\;
\REGFILE|ALT_INV_registers[22][0]~q\ <= NOT \REGFILE|registers[22][0]~q\;
\REGFILE|ALT_INV_registers[18][0]~q\ <= NOT \REGFILE|registers[18][0]~q\;
\REGFILE|ALT_INV_registers[29][0]~q\ <= NOT \REGFILE|registers[29][0]~q\;
\REGFILE|ALT_INV_registers[25][0]~q\ <= NOT \REGFILE|registers[25][0]~q\;
\REGFILE|ALT_INV_registers[21][0]~q\ <= NOT \REGFILE|registers[21][0]~q\;
\REGFILE|ALT_INV_registers[17][0]~q\ <= NOT \REGFILE|registers[17][0]~q\;
\REGFILE|ALT_INV_registers[28][0]~q\ <= NOT \REGFILE|registers[28][0]~q\;
\REGFILE|ALT_INV_registers[24][0]~q\ <= NOT \REGFILE|registers[24][0]~q\;
\REGFILE|ALT_INV_registers[20][0]~q\ <= NOT \REGFILE|registers[20][0]~q\;
\REGFILE|ALT_INV_registers[16][0]~q\ <= NOT \REGFILE|registers[16][0]~q\;
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(1);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(2);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(3);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(4);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(5);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(6);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(7);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(8);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(9);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(10);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(11);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(12);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(13);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(14);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(15);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(16);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(17);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(18);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(19);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(20);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(21);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(22);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(23);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(24);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(25);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(26);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(27);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(28);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(29);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(30);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(31);
\PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \PCREGDATA|altsyncram_component|auto_generated|q_a\(0);
\ALT_INV_inputALU[7]~81_combout\ <= NOT \inputALU[7]~81_combout\;
\ALT_INV_inputALU[7]~80_combout\ <= NOT \inputALU[7]~80_combout\;
\ALT_INV_inputALU[7]~79_combout\ <= NOT \inputALU[7]~79_combout\;
\ALT_INV_inputALU[7]~78_combout\ <= NOT \inputALU[7]~78_combout\;
\ALT_INV_inputALU[7]~77_combout\ <= NOT \inputALU[7]~77_combout\;
\ALT_INV_inputALU[6]~76_combout\ <= NOT \inputALU[6]~76_combout\;
\ALT_INV_inputALU[6]~75_combout\ <= NOT \inputALU[6]~75_combout\;
\ALT_INV_inputALU[6]~74_combout\ <= NOT \inputALU[6]~74_combout\;
\ALT_INV_inputALU[6]~73_combout\ <= NOT \inputALU[6]~73_combout\;
\ALT_INV_inputALU[6]~72_combout\ <= NOT \inputALU[6]~72_combout\;
\ALT_INV_inputALU[6]~71_combout\ <= NOT \inputALU[6]~71_combout\;
\ALT_INV_inputALU[6]~70_combout\ <= NOT \inputALU[6]~70_combout\;
\ALT_INV_inputALU[6]~69_combout\ <= NOT \inputALU[6]~69_combout\;
\ALT_INV_inputALU[6]~68_combout\ <= NOT \inputALU[6]~68_combout\;
\ALT_INV_inputALU[6]~67_combout\ <= NOT \inputALU[6]~67_combout\;
\ALT_INV_inputALU[6]~66_combout\ <= NOT \inputALU[6]~66_combout\;
\ALT_INV_inputALU[5]~65_combout\ <= NOT \inputALU[5]~65_combout\;
\ALT_INV_inputALU[5]~64_combout\ <= NOT \inputALU[5]~64_combout\;
\ALT_INV_inputALU[5]~63_combout\ <= NOT \inputALU[5]~63_combout\;
\ALT_INV_inputALU[5]~62_combout\ <= NOT \inputALU[5]~62_combout\;
\ALT_INV_inputALU[5]~61_combout\ <= NOT \inputALU[5]~61_combout\;
\ALT_INV_inputALU[5]~60_combout\ <= NOT \inputALU[5]~60_combout\;
\ALT_INV_inputALU[5]~59_combout\ <= NOT \inputALU[5]~59_combout\;
\ALT_INV_inputALU[5]~58_combout\ <= NOT \inputALU[5]~58_combout\;
\ALT_INV_inputALU[5]~57_combout\ <= NOT \inputALU[5]~57_combout\;
\ALT_INV_inputALU[5]~56_combout\ <= NOT \inputALU[5]~56_combout\;
\ALT_INV_inputALU[5]~55_combout\ <= NOT \inputALU[5]~55_combout\;
\ALT_INV_inputALU[4]~54_combout\ <= NOT \inputALU[4]~54_combout\;
\ALT_INV_inputALU[4]~53_combout\ <= NOT \inputALU[4]~53_combout\;
\ALT_INV_inputALU[4]~52_combout\ <= NOT \inputALU[4]~52_combout\;
\ALT_INV_inputALU[4]~51_combout\ <= NOT \inputALU[4]~51_combout\;
\ALT_INV_inputALU[4]~50_combout\ <= NOT \inputALU[4]~50_combout\;
\ALT_INV_inputALU[4]~49_combout\ <= NOT \inputALU[4]~49_combout\;
\ALT_INV_inputALU[4]~48_combout\ <= NOT \inputALU[4]~48_combout\;
\ALT_INV_inputALU[4]~47_combout\ <= NOT \inputALU[4]~47_combout\;
\ALT_INV_inputALU[4]~46_combout\ <= NOT \inputALU[4]~46_combout\;
\ALT_INV_inputALU[4]~45_combout\ <= NOT \inputALU[4]~45_combout\;
\ALT_INV_inputALU[4]~44_combout\ <= NOT \inputALU[4]~44_combout\;
\ALT_INV_inputALU[3]~43_combout\ <= NOT \inputALU[3]~43_combout\;
\ALT_INV_inputALU[3]~42_combout\ <= NOT \inputALU[3]~42_combout\;
\ALT_INV_inputALU[3]~41_combout\ <= NOT \inputALU[3]~41_combout\;
\ALT_INV_inputALU[3]~40_combout\ <= NOT \inputALU[3]~40_combout\;
\ALT_INV_inputALU[3]~39_combout\ <= NOT \inputALU[3]~39_combout\;
\ALT_INV_inputALU[3]~38_combout\ <= NOT \inputALU[3]~38_combout\;
\ALT_INV_inputALU[3]~37_combout\ <= NOT \inputALU[3]~37_combout\;
\ALT_INV_inputALU[3]~36_combout\ <= NOT \inputALU[3]~36_combout\;
\ALT_INV_inputALU[3]~35_combout\ <= NOT \inputALU[3]~35_combout\;
\ALT_INV_inputALU[3]~34_combout\ <= NOT \inputALU[3]~34_combout\;
\ALT_INV_inputALU[3]~33_combout\ <= NOT \inputALU[3]~33_combout\;
\ALT_INV_inputALU[2]~32_combout\ <= NOT \inputALU[2]~32_combout\;
\ALT_INV_inputALU[2]~31_combout\ <= NOT \inputALU[2]~31_combout\;
\ALT_INV_inputALU[2]~30_combout\ <= NOT \inputALU[2]~30_combout\;
\ALT_INV_inputALU[2]~29_combout\ <= NOT \inputALU[2]~29_combout\;
\ALT_INV_inputALU[2]~28_combout\ <= NOT \inputALU[2]~28_combout\;
\ALT_INV_inputALU[2]~27_combout\ <= NOT \inputALU[2]~27_combout\;
\ALT_INV_inputALU[2]~26_combout\ <= NOT \inputALU[2]~26_combout\;
\ALT_INV_inputALU[2]~25_combout\ <= NOT \inputALU[2]~25_combout\;
\ALT_INV_inputALU[2]~24_combout\ <= NOT \inputALU[2]~24_combout\;
\ALT_INV_inputALU[2]~23_combout\ <= NOT \inputALU[2]~23_combout\;
\ALT_INV_inputALU[2]~22_combout\ <= NOT \inputALU[2]~22_combout\;
\ALT_INV_inputALU[1]~21_combout\ <= NOT \inputALU[1]~21_combout\;
\ALT_INV_inputALU[1]~20_combout\ <= NOT \inputALU[1]~20_combout\;
\ALT_INV_inputALU[1]~19_combout\ <= NOT \inputALU[1]~19_combout\;
\ALT_INV_inputALU[1]~18_combout\ <= NOT \inputALU[1]~18_combout\;
\ALT_INV_inputALU[1]~17_combout\ <= NOT \inputALU[1]~17_combout\;
\ALT_INV_inputALU[1]~16_combout\ <= NOT \inputALU[1]~16_combout\;
\ALT_INV_inputALU[1]~15_combout\ <= NOT \inputALU[1]~15_combout\;
\ALT_INV_inputALU[1]~14_combout\ <= NOT \inputALU[1]~14_combout\;
\ALT_INV_inputALU[1]~13_combout\ <= NOT \inputALU[1]~13_combout\;
\ALT_INV_inputALU[1]~12_combout\ <= NOT \inputALU[1]~12_combout\;
\ALT_INV_inputALU[1]~11_combout\ <= NOT \inputALU[1]~11_combout\;
\ALT_INV_inputALU[0]~10_combout\ <= NOT \inputALU[0]~10_combout\;
\ALT_INV_inputALU[0]~9_combout\ <= NOT \inputALU[0]~9_combout\;
\ALT_INV_inputALU[0]~8_combout\ <= NOT \inputALU[0]~8_combout\;
\ALT_INV_inputALU[0]~7_combout\ <= NOT \inputALU[0]~7_combout\;
\ALT_INV_inputALU[0]~6_combout\ <= NOT \inputALU[0]~6_combout\;
\ALT_INV_inputALU[0]~5_combout\ <= NOT \inputALU[0]~5_combout\;
\ALT_INV_inputALU[0]~4_combout\ <= NOT \inputALU[0]~4_combout\;
\ALT_INV_inputALU[0]~3_combout\ <= NOT \inputALU[0]~3_combout\;
\ALT_INV_inputALU[0]~2_combout\ <= NOT \inputALU[0]~2_combout\;
\ALT_INV_inputALU[0]~1_combout\ <= NOT \inputALU[0]~1_combout\;
\ALT_INV_inputALU[0]~0_combout\ <= NOT \inputALU[0]~0_combout\;
\CONTROL|ALT_INV_Mux4~0_combout\ <= NOT \CONTROL|Mux4~0_combout\;
\REGFILE|ALT_INV_Mux0~11_combout\ <= NOT \REGFILE|Mux0~11_combout\;
\REGFILE|ALT_INV_Mux0~10_combout\ <= NOT \REGFILE|Mux0~10_combout\;
\REGFILE|ALT_INV_Mux0~9_combout\ <= NOT \REGFILE|Mux0~9_combout\;
\REGFILE|ALT_INV_Mux0~8_combout\ <= NOT \REGFILE|Mux0~8_combout\;
\REGFILE|ALT_INV_Mux0~7_combout\ <= NOT \REGFILE|Mux0~7_combout\;
\REGFILE|ALT_INV_Mux0~6_combout\ <= NOT \REGFILE|Mux0~6_combout\;
\REGFILE|ALT_INV_Mux0~5_combout\ <= NOT \REGFILE|Mux0~5_combout\;
\REGFILE|ALT_INV_Mux0~4_combout\ <= NOT \REGFILE|Mux0~4_combout\;
\REGFILE|ALT_INV_Mux0~3_combout\ <= NOT \REGFILE|Mux0~3_combout\;
\REGFILE|ALT_INV_Mux0~2_combout\ <= NOT \REGFILE|Mux0~2_combout\;
\REGFILE|ALT_INV_Mux0~1_combout\ <= NOT \REGFILE|Mux0~1_combout\;
\REGFILE|ALT_INV_Mux1~10_combout\ <= NOT \REGFILE|Mux1~10_combout\;
\REGFILE|ALT_INV_Mux1~9_combout\ <= NOT \REGFILE|Mux1~9_combout\;
\REGFILE|ALT_INV_Mux1~8_combout\ <= NOT \REGFILE|Mux1~8_combout\;
\REGFILE|ALT_INV_Mux1~7_combout\ <= NOT \REGFILE|Mux1~7_combout\;
\REGFILE|ALT_INV_Mux1~6_combout\ <= NOT \REGFILE|Mux1~6_combout\;
\REGFILE|ALT_INV_Mux1~5_combout\ <= NOT \REGFILE|Mux1~5_combout\;
\REGFILE|ALT_INV_Mux1~4_combout\ <= NOT \REGFILE|Mux1~4_combout\;
\REGFILE|ALT_INV_Mux1~3_combout\ <= NOT \REGFILE|Mux1~3_combout\;
\REGFILE|ALT_INV_Mux1~2_combout\ <= NOT \REGFILE|Mux1~2_combout\;
\REGFILE|ALT_INV_Mux1~1_combout\ <= NOT \REGFILE|Mux1~1_combout\;
\REGFILE|ALT_INV_Mux1~0_combout\ <= NOT \REGFILE|Mux1~0_combout\;
\REGFILE|ALT_INV_Mux2~10_combout\ <= NOT \REGFILE|Mux2~10_combout\;
\REGFILE|ALT_INV_Mux2~9_combout\ <= NOT \REGFILE|Mux2~9_combout\;
\REGFILE|ALT_INV_Mux2~8_combout\ <= NOT \REGFILE|Mux2~8_combout\;
\REGFILE|ALT_INV_Mux2~7_combout\ <= NOT \REGFILE|Mux2~7_combout\;
\REGFILE|ALT_INV_Mux2~6_combout\ <= NOT \REGFILE|Mux2~6_combout\;
\REGFILE|ALT_INV_Mux2~5_combout\ <= NOT \REGFILE|Mux2~5_combout\;
\REGFILE|ALT_INV_Mux2~4_combout\ <= NOT \REGFILE|Mux2~4_combout\;
\REGFILE|ALT_INV_Mux2~3_combout\ <= NOT \REGFILE|Mux2~3_combout\;
\REGFILE|ALT_INV_Mux2~2_combout\ <= NOT \REGFILE|Mux2~2_combout\;
\REGFILE|ALT_INV_Mux2~1_combout\ <= NOT \REGFILE|Mux2~1_combout\;
\REGFILE|ALT_INV_Mux2~0_combout\ <= NOT \REGFILE|Mux2~0_combout\;
\REGFILE|ALT_INV_Mux3~10_combout\ <= NOT \REGFILE|Mux3~10_combout\;
\REGFILE|ALT_INV_Mux3~9_combout\ <= NOT \REGFILE|Mux3~9_combout\;
\REGFILE|ALT_INV_Mux3~8_combout\ <= NOT \REGFILE|Mux3~8_combout\;
\REGFILE|ALT_INV_Mux3~7_combout\ <= NOT \REGFILE|Mux3~7_combout\;
\REGFILE|ALT_INV_Mux3~6_combout\ <= NOT \REGFILE|Mux3~6_combout\;
\REGFILE|ALT_INV_Mux3~5_combout\ <= NOT \REGFILE|Mux3~5_combout\;
\REGFILE|ALT_INV_Mux3~4_combout\ <= NOT \REGFILE|Mux3~4_combout\;
\REGFILE|ALT_INV_Mux3~3_combout\ <= NOT \REGFILE|Mux3~3_combout\;
\REGFILE|ALT_INV_Mux3~2_combout\ <= NOT \REGFILE|Mux3~2_combout\;
\REGFILE|ALT_INV_Mux3~1_combout\ <= NOT \REGFILE|Mux3~1_combout\;
\REGFILE|ALT_INV_Mux3~0_combout\ <= NOT \REGFILE|Mux3~0_combout\;
\REGFILE|ALT_INV_Mux4~10_combout\ <= NOT \REGFILE|Mux4~10_combout\;
\REGFILE|ALT_INV_Mux4~9_combout\ <= NOT \REGFILE|Mux4~9_combout\;
\REGFILE|ALT_INV_Mux4~8_combout\ <= NOT \REGFILE|Mux4~8_combout\;
\REGFILE|ALT_INV_Mux4~7_combout\ <= NOT \REGFILE|Mux4~7_combout\;
\REGFILE|ALT_INV_Mux4~6_combout\ <= NOT \REGFILE|Mux4~6_combout\;
\REGFILE|ALT_INV_Mux4~5_combout\ <= NOT \REGFILE|Mux4~5_combout\;
\REGFILE|ALT_INV_Mux4~4_combout\ <= NOT \REGFILE|Mux4~4_combout\;
\REGFILE|ALT_INV_Mux4~3_combout\ <= NOT \REGFILE|Mux4~3_combout\;
\REGFILE|ALT_INV_Mux4~2_combout\ <= NOT \REGFILE|Mux4~2_combout\;
\REGFILE|ALT_INV_Mux4~1_combout\ <= NOT \REGFILE|Mux4~1_combout\;
\REGFILE|ALT_INV_Mux4~0_combout\ <= NOT \REGFILE|Mux4~0_combout\;
\REGFILE|ALT_INV_Mux5~10_combout\ <= NOT \REGFILE|Mux5~10_combout\;
\REGFILE|ALT_INV_Mux5~9_combout\ <= NOT \REGFILE|Mux5~9_combout\;
\REGFILE|ALT_INV_Mux5~8_combout\ <= NOT \REGFILE|Mux5~8_combout\;
\REGFILE|ALT_INV_Mux5~7_combout\ <= NOT \REGFILE|Mux5~7_combout\;
\REGFILE|ALT_INV_Mux5~6_combout\ <= NOT \REGFILE|Mux5~6_combout\;
\REGFILE|ALT_INV_Mux5~5_combout\ <= NOT \REGFILE|Mux5~5_combout\;
\REGFILE|ALT_INV_Mux5~4_combout\ <= NOT \REGFILE|Mux5~4_combout\;
\REGFILE|ALT_INV_Mux5~3_combout\ <= NOT \REGFILE|Mux5~3_combout\;
\REGFILE|ALT_INV_Mux5~2_combout\ <= NOT \REGFILE|Mux5~2_combout\;
\REGFILE|ALT_INV_Mux5~1_combout\ <= NOT \REGFILE|Mux5~1_combout\;
\REGFILE|ALT_INV_Mux5~0_combout\ <= NOT \REGFILE|Mux5~0_combout\;
\REGFILE|ALT_INV_Mux6~10_combout\ <= NOT \REGFILE|Mux6~10_combout\;
\REGFILE|ALT_INV_Mux6~9_combout\ <= NOT \REGFILE|Mux6~9_combout\;
\REGFILE|ALT_INV_Mux6~8_combout\ <= NOT \REGFILE|Mux6~8_combout\;
\REGFILE|ALT_INV_Mux6~7_combout\ <= NOT \REGFILE|Mux6~7_combout\;
\REGFILE|ALT_INV_Mux6~6_combout\ <= NOT \REGFILE|Mux6~6_combout\;
\REGFILE|ALT_INV_Mux6~5_combout\ <= NOT \REGFILE|Mux6~5_combout\;
\REGFILE|ALT_INV_Mux6~4_combout\ <= NOT \REGFILE|Mux6~4_combout\;
\REGFILE|ALT_INV_Mux6~3_combout\ <= NOT \REGFILE|Mux6~3_combout\;
\REGFILE|ALT_INV_Mux6~2_combout\ <= NOT \REGFILE|Mux6~2_combout\;
\REGFILE|ALT_INV_Mux6~1_combout\ <= NOT \REGFILE|Mux6~1_combout\;
\REGFILE|ALT_INV_Mux6~0_combout\ <= NOT \REGFILE|Mux6~0_combout\;
\REGFILE|ALT_INV_Mux7~10_combout\ <= NOT \REGFILE|Mux7~10_combout\;
\REGFILE|ALT_INV_Mux7~9_combout\ <= NOT \REGFILE|Mux7~9_combout\;
\REGFILE|ALT_INV_Mux7~8_combout\ <= NOT \REGFILE|Mux7~8_combout\;
\REGFILE|ALT_INV_Mux7~7_combout\ <= NOT \REGFILE|Mux7~7_combout\;
\REGFILE|ALT_INV_Mux7~6_combout\ <= NOT \REGFILE|Mux7~6_combout\;
\REGFILE|ALT_INV_Mux7~5_combout\ <= NOT \REGFILE|Mux7~5_combout\;
\REGFILE|ALT_INV_Mux7~4_combout\ <= NOT \REGFILE|Mux7~4_combout\;
\REGFILE|ALT_INV_Mux7~3_combout\ <= NOT \REGFILE|Mux7~3_combout\;
\REGFILE|ALT_INV_Mux7~2_combout\ <= NOT \REGFILE|Mux7~2_combout\;
\REGFILE|ALT_INV_Mux7~1_combout\ <= NOT \REGFILE|Mux7~1_combout\;
\REGFILE|ALT_INV_Mux7~0_combout\ <= NOT \REGFILE|Mux7~0_combout\;
\REGFILE|ALT_INV_Mux8~10_combout\ <= NOT \REGFILE|Mux8~10_combout\;
\REGFILE|ALT_INV_Mux8~9_combout\ <= NOT \REGFILE|Mux8~9_combout\;
\REGFILE|ALT_INV_Mux8~8_combout\ <= NOT \REGFILE|Mux8~8_combout\;
\REGFILE|ALT_INV_Mux8~7_combout\ <= NOT \REGFILE|Mux8~7_combout\;
\REGFILE|ALT_INV_Mux8~6_combout\ <= NOT \REGFILE|Mux8~6_combout\;
\REGFILE|ALT_INV_Mux8~5_combout\ <= NOT \REGFILE|Mux8~5_combout\;
\REGFILE|ALT_INV_Mux8~4_combout\ <= NOT \REGFILE|Mux8~4_combout\;
\REGFILE|ALT_INV_Mux8~3_combout\ <= NOT \REGFILE|Mux8~3_combout\;
\REGFILE|ALT_INV_Mux8~2_combout\ <= NOT \REGFILE|Mux8~2_combout\;
\REGFILE|ALT_INV_Mux8~1_combout\ <= NOT \REGFILE|Mux8~1_combout\;
\REGFILE|ALT_INV_Mux8~0_combout\ <= NOT \REGFILE|Mux8~0_combout\;
\REGFILE|ALT_INV_Mux9~10_combout\ <= NOT \REGFILE|Mux9~10_combout\;
\REGFILE|ALT_INV_Mux9~9_combout\ <= NOT \REGFILE|Mux9~9_combout\;
\REGFILE|ALT_INV_Mux9~8_combout\ <= NOT \REGFILE|Mux9~8_combout\;
\REGFILE|ALT_INV_Mux9~7_combout\ <= NOT \REGFILE|Mux9~7_combout\;
\REGFILE|ALT_INV_Mux9~6_combout\ <= NOT \REGFILE|Mux9~6_combout\;
\REGFILE|ALT_INV_Mux9~5_combout\ <= NOT \REGFILE|Mux9~5_combout\;
\REGFILE|ALT_INV_Mux9~4_combout\ <= NOT \REGFILE|Mux9~4_combout\;
\REGFILE|ALT_INV_Mux9~3_combout\ <= NOT \REGFILE|Mux9~3_combout\;
\REGFILE|ALT_INV_Mux9~2_combout\ <= NOT \REGFILE|Mux9~2_combout\;
\REGFILE|ALT_INV_Mux9~1_combout\ <= NOT \REGFILE|Mux9~1_combout\;
\REGFILE|ALT_INV_Mux9~0_combout\ <= NOT \REGFILE|Mux9~0_combout\;
\REGFILE|ALT_INV_Mux10~10_combout\ <= NOT \REGFILE|Mux10~10_combout\;
\REGFILE|ALT_INV_Mux10~9_combout\ <= NOT \REGFILE|Mux10~9_combout\;
\REGFILE|ALT_INV_Mux10~8_combout\ <= NOT \REGFILE|Mux10~8_combout\;
\REGFILE|ALT_INV_Mux10~7_combout\ <= NOT \REGFILE|Mux10~7_combout\;
\REGFILE|ALT_INV_Mux10~6_combout\ <= NOT \REGFILE|Mux10~6_combout\;
\REGFILE|ALT_INV_Mux10~5_combout\ <= NOT \REGFILE|Mux10~5_combout\;
\REGFILE|ALT_INV_Mux10~4_combout\ <= NOT \REGFILE|Mux10~4_combout\;
\REGFILE|ALT_INV_Mux10~3_combout\ <= NOT \REGFILE|Mux10~3_combout\;
\REGFILE|ALT_INV_Mux10~2_combout\ <= NOT \REGFILE|Mux10~2_combout\;
\REGFILE|ALT_INV_Mux10~1_combout\ <= NOT \REGFILE|Mux10~1_combout\;
\REGFILE|ALT_INV_Mux10~0_combout\ <= NOT \REGFILE|Mux10~0_combout\;
\REGFILE|ALT_INV_Mux11~10_combout\ <= NOT \REGFILE|Mux11~10_combout\;
\REGFILE|ALT_INV_Mux11~9_combout\ <= NOT \REGFILE|Mux11~9_combout\;
\REGFILE|ALT_INV_Mux11~8_combout\ <= NOT \REGFILE|Mux11~8_combout\;
\REGFILE|ALT_INV_Mux11~7_combout\ <= NOT \REGFILE|Mux11~7_combout\;
\REGFILE|ALT_INV_Mux11~6_combout\ <= NOT \REGFILE|Mux11~6_combout\;
\REGFILE|ALT_INV_Mux11~5_combout\ <= NOT \REGFILE|Mux11~5_combout\;
\REGFILE|ALT_INV_Mux11~4_combout\ <= NOT \REGFILE|Mux11~4_combout\;
\REGFILE|ALT_INV_Mux11~3_combout\ <= NOT \REGFILE|Mux11~3_combout\;
\REGFILE|ALT_INV_Mux11~2_combout\ <= NOT \REGFILE|Mux11~2_combout\;
\REGFILE|ALT_INV_Mux11~1_combout\ <= NOT \REGFILE|Mux11~1_combout\;
\REGFILE|ALT_INV_Mux11~0_combout\ <= NOT \REGFILE|Mux11~0_combout\;
\REGFILE|ALT_INV_Mux12~10_combout\ <= NOT \REGFILE|Mux12~10_combout\;
\REGFILE|ALT_INV_Mux12~9_combout\ <= NOT \REGFILE|Mux12~9_combout\;
\REGFILE|ALT_INV_Mux12~8_combout\ <= NOT \REGFILE|Mux12~8_combout\;
\REGFILE|ALT_INV_Mux12~7_combout\ <= NOT \REGFILE|Mux12~7_combout\;
\REGFILE|ALT_INV_Mux12~6_combout\ <= NOT \REGFILE|Mux12~6_combout\;
\REGFILE|ALT_INV_Mux12~5_combout\ <= NOT \REGFILE|Mux12~5_combout\;
\REGFILE|ALT_INV_Mux12~4_combout\ <= NOT \REGFILE|Mux12~4_combout\;
\REGFILE|ALT_INV_Mux12~3_combout\ <= NOT \REGFILE|Mux12~3_combout\;
\REGFILE|ALT_INV_Mux12~2_combout\ <= NOT \REGFILE|Mux12~2_combout\;
\REGFILE|ALT_INV_Mux12~1_combout\ <= NOT \REGFILE|Mux12~1_combout\;
\REGFILE|ALT_INV_Mux12~0_combout\ <= NOT \REGFILE|Mux12~0_combout\;
\REGFILE|ALT_INV_Mux13~10_combout\ <= NOT \REGFILE|Mux13~10_combout\;
\REGFILE|ALT_INV_Mux13~9_combout\ <= NOT \REGFILE|Mux13~9_combout\;
\REGFILE|ALT_INV_Mux13~8_combout\ <= NOT \REGFILE|Mux13~8_combout\;
\REGFILE|ALT_INV_Mux13~7_combout\ <= NOT \REGFILE|Mux13~7_combout\;
\REGFILE|ALT_INV_Mux13~6_combout\ <= NOT \REGFILE|Mux13~6_combout\;
\REGFILE|ALT_INV_Mux13~5_combout\ <= NOT \REGFILE|Mux13~5_combout\;
\REGFILE|ALT_INV_Mux13~4_combout\ <= NOT \REGFILE|Mux13~4_combout\;
\REGFILE|ALT_INV_Mux13~3_combout\ <= NOT \REGFILE|Mux13~3_combout\;
\REGFILE|ALT_INV_Mux13~2_combout\ <= NOT \REGFILE|Mux13~2_combout\;
\REGFILE|ALT_INV_Mux13~1_combout\ <= NOT \REGFILE|Mux13~1_combout\;
\REGFILE|ALT_INV_Mux13~0_combout\ <= NOT \REGFILE|Mux13~0_combout\;
\REGFILE|ALT_INV_Mux14~10_combout\ <= NOT \REGFILE|Mux14~10_combout\;
\REGFILE|ALT_INV_Mux14~9_combout\ <= NOT \REGFILE|Mux14~9_combout\;
\REGFILE|ALT_INV_Mux14~8_combout\ <= NOT \REGFILE|Mux14~8_combout\;
\REGFILE|ALT_INV_Mux14~7_combout\ <= NOT \REGFILE|Mux14~7_combout\;
\REGFILE|ALT_INV_Mux14~6_combout\ <= NOT \REGFILE|Mux14~6_combout\;
\REGFILE|ALT_INV_Mux14~5_combout\ <= NOT \REGFILE|Mux14~5_combout\;
\REGFILE|ALT_INV_Mux14~4_combout\ <= NOT \REGFILE|Mux14~4_combout\;
\REGFILE|ALT_INV_Mux14~3_combout\ <= NOT \REGFILE|Mux14~3_combout\;
\REGFILE|ALT_INV_Mux14~2_combout\ <= NOT \REGFILE|Mux14~2_combout\;
\REGFILE|ALT_INV_Mux14~1_combout\ <= NOT \REGFILE|Mux14~1_combout\;
\REGFILE|ALT_INV_Mux14~0_combout\ <= NOT \REGFILE|Mux14~0_combout\;
\REGFILE|ALT_INV_Mux15~10_combout\ <= NOT \REGFILE|Mux15~10_combout\;
\REGFILE|ALT_INV_Mux15~9_combout\ <= NOT \REGFILE|Mux15~9_combout\;
\REGFILE|ALT_INV_Mux15~8_combout\ <= NOT \REGFILE|Mux15~8_combout\;
\REGFILE|ALT_INV_Mux15~7_combout\ <= NOT \REGFILE|Mux15~7_combout\;
\REGFILE|ALT_INV_Mux15~6_combout\ <= NOT \REGFILE|Mux15~6_combout\;
\REGFILE|ALT_INV_Mux15~5_combout\ <= NOT \REGFILE|Mux15~5_combout\;
\REGFILE|ALT_INV_Mux15~4_combout\ <= NOT \REGFILE|Mux15~4_combout\;
\REGFILE|ALT_INV_Mux15~3_combout\ <= NOT \REGFILE|Mux15~3_combout\;
\REGFILE|ALT_INV_Mux15~2_combout\ <= NOT \REGFILE|Mux15~2_combout\;
\REGFILE|ALT_INV_Mux15~1_combout\ <= NOT \REGFILE|Mux15~1_combout\;
\REGFILE|ALT_INV_Mux15~0_combout\ <= NOT \REGFILE|Mux15~0_combout\;
\REGFILE|ALT_INV_Mux16~10_combout\ <= NOT \REGFILE|Mux16~10_combout\;
\REGFILE|ALT_INV_Mux16~9_combout\ <= NOT \REGFILE|Mux16~9_combout\;
\REGFILE|ALT_INV_Mux16~8_combout\ <= NOT \REGFILE|Mux16~8_combout\;
\REGFILE|ALT_INV_Mux16~7_combout\ <= NOT \REGFILE|Mux16~7_combout\;
\REGFILE|ALT_INV_Mux16~6_combout\ <= NOT \REGFILE|Mux16~6_combout\;
\REGFILE|ALT_INV_Mux16~5_combout\ <= NOT \REGFILE|Mux16~5_combout\;
\REGFILE|ALT_INV_Mux16~4_combout\ <= NOT \REGFILE|Mux16~4_combout\;
\REGFILE|ALT_INV_Mux16~3_combout\ <= NOT \REGFILE|Mux16~3_combout\;
\REGFILE|ALT_INV_Mux16~2_combout\ <= NOT \REGFILE|Mux16~2_combout\;
\REGFILE|ALT_INV_Mux16~1_combout\ <= NOT \REGFILE|Mux16~1_combout\;
\REGFILE|ALT_INV_Mux16~0_combout\ <= NOT \REGFILE|Mux16~0_combout\;
\REGFILE|ALT_INV_Mux17~10_combout\ <= NOT \REGFILE|Mux17~10_combout\;
\REGFILE|ALT_INV_Mux17~9_combout\ <= NOT \REGFILE|Mux17~9_combout\;
\REGFILE|ALT_INV_Mux17~8_combout\ <= NOT \REGFILE|Mux17~8_combout\;
\REGFILE|ALT_INV_Mux17~7_combout\ <= NOT \REGFILE|Mux17~7_combout\;
\REGFILE|ALT_INV_Mux17~6_combout\ <= NOT \REGFILE|Mux17~6_combout\;
\REGFILE|ALT_INV_Mux17~5_combout\ <= NOT \REGFILE|Mux17~5_combout\;
\REGFILE|ALT_INV_Mux17~4_combout\ <= NOT \REGFILE|Mux17~4_combout\;
\REGFILE|ALT_INV_Mux17~3_combout\ <= NOT \REGFILE|Mux17~3_combout\;
\REGFILE|ALT_INV_Mux17~2_combout\ <= NOT \REGFILE|Mux17~2_combout\;
\REGFILE|ALT_INV_Mux17~1_combout\ <= NOT \REGFILE|Mux17~1_combout\;
\REGFILE|ALT_INV_Mux17~0_combout\ <= NOT \REGFILE|Mux17~0_combout\;
\REGFILE|ALT_INV_Mux18~10_combout\ <= NOT \REGFILE|Mux18~10_combout\;
\REGFILE|ALT_INV_Mux18~9_combout\ <= NOT \REGFILE|Mux18~9_combout\;
\REGFILE|ALT_INV_Mux18~8_combout\ <= NOT \REGFILE|Mux18~8_combout\;
\REGFILE|ALT_INV_Mux18~7_combout\ <= NOT \REGFILE|Mux18~7_combout\;
\REGFILE|ALT_INV_Mux18~6_combout\ <= NOT \REGFILE|Mux18~6_combout\;
\REGFILE|ALT_INV_Mux18~5_combout\ <= NOT \REGFILE|Mux18~5_combout\;
\REGFILE|ALT_INV_Mux18~4_combout\ <= NOT \REGFILE|Mux18~4_combout\;
\REGFILE|ALT_INV_Mux18~3_combout\ <= NOT \REGFILE|Mux18~3_combout\;
\REGFILE|ALT_INV_Mux18~2_combout\ <= NOT \REGFILE|Mux18~2_combout\;
\REGFILE|ALT_INV_Mux18~1_combout\ <= NOT \REGFILE|Mux18~1_combout\;
\REGFILE|ALT_INV_Mux18~0_combout\ <= NOT \REGFILE|Mux18~0_combout\;
\REGFILE|ALT_INV_Mux19~10_combout\ <= NOT \REGFILE|Mux19~10_combout\;
\REGFILE|ALT_INV_Mux19~9_combout\ <= NOT \REGFILE|Mux19~9_combout\;
\REGFILE|ALT_INV_Mux19~8_combout\ <= NOT \REGFILE|Mux19~8_combout\;
\REGFILE|ALT_INV_Mux19~7_combout\ <= NOT \REGFILE|Mux19~7_combout\;
\REGFILE|ALT_INV_Mux19~6_combout\ <= NOT \REGFILE|Mux19~6_combout\;
\REGFILE|ALT_INV_Mux19~5_combout\ <= NOT \REGFILE|Mux19~5_combout\;
\REGFILE|ALT_INV_Mux19~4_combout\ <= NOT \REGFILE|Mux19~4_combout\;
\REGFILE|ALT_INV_Mux19~3_combout\ <= NOT \REGFILE|Mux19~3_combout\;
\REGFILE|ALT_INV_Mux19~2_combout\ <= NOT \REGFILE|Mux19~2_combout\;
\REGFILE|ALT_INV_Mux19~1_combout\ <= NOT \REGFILE|Mux19~1_combout\;
\REGFILE|ALT_INV_Mux19~0_combout\ <= NOT \REGFILE|Mux19~0_combout\;
\REGFILE|ALT_INV_Mux20~10_combout\ <= NOT \REGFILE|Mux20~10_combout\;
\REGFILE|ALT_INV_Mux20~9_combout\ <= NOT \REGFILE|Mux20~9_combout\;
\REGFILE|ALT_INV_Mux20~8_combout\ <= NOT \REGFILE|Mux20~8_combout\;
\REGFILE|ALT_INV_Mux20~7_combout\ <= NOT \REGFILE|Mux20~7_combout\;
\REGFILE|ALT_INV_Mux20~6_combout\ <= NOT \REGFILE|Mux20~6_combout\;
\REGFILE|ALT_INV_Mux20~5_combout\ <= NOT \REGFILE|Mux20~5_combout\;
\REGFILE|ALT_INV_Mux20~4_combout\ <= NOT \REGFILE|Mux20~4_combout\;
\REGFILE|ALT_INV_Mux20~3_combout\ <= NOT \REGFILE|Mux20~3_combout\;
\REGFILE|ALT_INV_Mux20~2_combout\ <= NOT \REGFILE|Mux20~2_combout\;
\REGFILE|ALT_INV_Mux20~1_combout\ <= NOT \REGFILE|Mux20~1_combout\;
\REGFILE|ALT_INV_Mux20~0_combout\ <= NOT \REGFILE|Mux20~0_combout\;
\REGFILE|ALT_INV_Mux21~10_combout\ <= NOT \REGFILE|Mux21~10_combout\;
\REGFILE|ALT_INV_Mux21~9_combout\ <= NOT \REGFILE|Mux21~9_combout\;
\REGFILE|ALT_INV_Mux21~8_combout\ <= NOT \REGFILE|Mux21~8_combout\;
\REGFILE|ALT_INV_Mux21~7_combout\ <= NOT \REGFILE|Mux21~7_combout\;
\REGFILE|ALT_INV_Mux21~6_combout\ <= NOT \REGFILE|Mux21~6_combout\;
\REGFILE|ALT_INV_Mux21~5_combout\ <= NOT \REGFILE|Mux21~5_combout\;
\REGFILE|ALT_INV_Mux21~4_combout\ <= NOT \REGFILE|Mux21~4_combout\;
\REGFILE|ALT_INV_Mux21~3_combout\ <= NOT \REGFILE|Mux21~3_combout\;
\REGFILE|ALT_INV_Mux21~2_combout\ <= NOT \REGFILE|Mux21~2_combout\;
\REGFILE|ALT_INV_Mux21~1_combout\ <= NOT \REGFILE|Mux21~1_combout\;
\REGFILE|ALT_INV_Mux21~0_combout\ <= NOT \REGFILE|Mux21~0_combout\;
\REGFILE|ALT_INV_Mux22~10_combout\ <= NOT \REGFILE|Mux22~10_combout\;
\REGFILE|ALT_INV_Mux22~9_combout\ <= NOT \REGFILE|Mux22~9_combout\;
\REGFILE|ALT_INV_Mux22~8_combout\ <= NOT \REGFILE|Mux22~8_combout\;
\REGFILE|ALT_INV_Mux22~7_combout\ <= NOT \REGFILE|Mux22~7_combout\;
\REGFILE|ALT_INV_Mux22~6_combout\ <= NOT \REGFILE|Mux22~6_combout\;
\REGFILE|ALT_INV_Mux22~5_combout\ <= NOT \REGFILE|Mux22~5_combout\;
\REGFILE|ALT_INV_Mux22~4_combout\ <= NOT \REGFILE|Mux22~4_combout\;
\REGFILE|ALT_INV_Mux22~3_combout\ <= NOT \REGFILE|Mux22~3_combout\;
\REGFILE|ALT_INV_Mux22~2_combout\ <= NOT \REGFILE|Mux22~2_combout\;
\REGFILE|ALT_INV_Mux22~1_combout\ <= NOT \REGFILE|Mux22~1_combout\;
\REGFILE|ALT_INV_Mux22~0_combout\ <= NOT \REGFILE|Mux22~0_combout\;
\REGFILE|ALT_INV_Mux23~10_combout\ <= NOT \REGFILE|Mux23~10_combout\;
\REGFILE|ALT_INV_Mux23~9_combout\ <= NOT \REGFILE|Mux23~9_combout\;
\REGFILE|ALT_INV_Mux23~8_combout\ <= NOT \REGFILE|Mux23~8_combout\;
\REGFILE|ALT_INV_Mux23~7_combout\ <= NOT \REGFILE|Mux23~7_combout\;
\REGFILE|ALT_INV_Mux23~6_combout\ <= NOT \REGFILE|Mux23~6_combout\;
\REGFILE|ALT_INV_Mux23~5_combout\ <= NOT \REGFILE|Mux23~5_combout\;
\REGFILE|ALT_INV_Mux23~4_combout\ <= NOT \REGFILE|Mux23~4_combout\;
\REGFILE|ALT_INV_Mux23~3_combout\ <= NOT \REGFILE|Mux23~3_combout\;
\REGFILE|ALT_INV_Mux23~2_combout\ <= NOT \REGFILE|Mux23~2_combout\;
\REGFILE|ALT_INV_Mux23~1_combout\ <= NOT \REGFILE|Mux23~1_combout\;
\REGFILE|ALT_INV_Mux23~0_combout\ <= NOT \REGFILE|Mux23~0_combout\;
\REGFILE|ALT_INV_Mux24~10_combout\ <= NOT \REGFILE|Mux24~10_combout\;
\REGFILE|ALT_INV_Mux24~9_combout\ <= NOT \REGFILE|Mux24~9_combout\;
\REGFILE|ALT_INV_Mux24~8_combout\ <= NOT \REGFILE|Mux24~8_combout\;
\REGFILE|ALT_INV_Mux24~7_combout\ <= NOT \REGFILE|Mux24~7_combout\;
\REGFILE|ALT_INV_Mux24~6_combout\ <= NOT \REGFILE|Mux24~6_combout\;
\REGFILE|ALT_INV_Mux24~5_combout\ <= NOT \REGFILE|Mux24~5_combout\;
\REGFILE|ALT_INV_Mux24~4_combout\ <= NOT \REGFILE|Mux24~4_combout\;
\REGFILE|ALT_INV_Mux24~3_combout\ <= NOT \REGFILE|Mux24~3_combout\;
\REGFILE|ALT_INV_Mux24~2_combout\ <= NOT \REGFILE|Mux24~2_combout\;
\REGFILE|ALT_INV_Mux24~1_combout\ <= NOT \REGFILE|Mux24~1_combout\;
\REGFILE|ALT_INV_Mux24~0_combout\ <= NOT \REGFILE|Mux24~0_combout\;
\REGFILE|ALT_INV_Mux25~10_combout\ <= NOT \REGFILE|Mux25~10_combout\;
\REGFILE|ALT_INV_Mux25~9_combout\ <= NOT \REGFILE|Mux25~9_combout\;
\REGFILE|ALT_INV_Mux25~8_combout\ <= NOT \REGFILE|Mux25~8_combout\;
\REGFILE|ALT_INV_Mux25~7_combout\ <= NOT \REGFILE|Mux25~7_combout\;
\REGFILE|ALT_INV_Mux25~6_combout\ <= NOT \REGFILE|Mux25~6_combout\;
\REGFILE|ALT_INV_Mux25~5_combout\ <= NOT \REGFILE|Mux25~5_combout\;
\REGFILE|ALT_INV_Mux25~4_combout\ <= NOT \REGFILE|Mux25~4_combout\;
\REGFILE|ALT_INV_Mux25~3_combout\ <= NOT \REGFILE|Mux25~3_combout\;
\REGFILE|ALT_INV_Mux25~2_combout\ <= NOT \REGFILE|Mux25~2_combout\;
\REGFILE|ALT_INV_Mux25~1_combout\ <= NOT \REGFILE|Mux25~1_combout\;
\REGFILE|ALT_INV_Mux25~0_combout\ <= NOT \REGFILE|Mux25~0_combout\;
\REGFILE|ALT_INV_Mux26~10_combout\ <= NOT \REGFILE|Mux26~10_combout\;
\REGFILE|ALT_INV_Mux26~9_combout\ <= NOT \REGFILE|Mux26~9_combout\;
\REGFILE|ALT_INV_Mux26~8_combout\ <= NOT \REGFILE|Mux26~8_combout\;
\REGFILE|ALT_INV_Mux26~7_combout\ <= NOT \REGFILE|Mux26~7_combout\;
\REGFILE|ALT_INV_Mux26~6_combout\ <= NOT \REGFILE|Mux26~6_combout\;
\REGFILE|ALT_INV_Mux26~5_combout\ <= NOT \REGFILE|Mux26~5_combout\;
\REGFILE|ALT_INV_Mux26~4_combout\ <= NOT \REGFILE|Mux26~4_combout\;
\REGFILE|ALT_INV_Mux26~3_combout\ <= NOT \REGFILE|Mux26~3_combout\;
\REGFILE|ALT_INV_Mux26~2_combout\ <= NOT \REGFILE|Mux26~2_combout\;
\REGFILE|ALT_INV_Mux26~1_combout\ <= NOT \REGFILE|Mux26~1_combout\;
\REGFILE|ALT_INV_Mux26~0_combout\ <= NOT \REGFILE|Mux26~0_combout\;
\REGFILE|ALT_INV_Mux27~10_combout\ <= NOT \REGFILE|Mux27~10_combout\;
\REGFILE|ALT_INV_Mux27~9_combout\ <= NOT \REGFILE|Mux27~9_combout\;
\REGFILE|ALT_INV_Mux27~8_combout\ <= NOT \REGFILE|Mux27~8_combout\;
\REGFILE|ALT_INV_Mux27~7_combout\ <= NOT \REGFILE|Mux27~7_combout\;
\REGFILE|ALT_INV_Mux27~6_combout\ <= NOT \REGFILE|Mux27~6_combout\;
\REGFILE|ALT_INV_Mux27~5_combout\ <= NOT \REGFILE|Mux27~5_combout\;
\REGFILE|ALT_INV_Mux27~4_combout\ <= NOT \REGFILE|Mux27~4_combout\;
\REGFILE|ALT_INV_Mux27~3_combout\ <= NOT \REGFILE|Mux27~3_combout\;
\REGFILE|ALT_INV_Mux27~2_combout\ <= NOT \REGFILE|Mux27~2_combout\;
\REGFILE|ALT_INV_Mux27~1_combout\ <= NOT \REGFILE|Mux27~1_combout\;
\REGFILE|ALT_INV_Mux27~0_combout\ <= NOT \REGFILE|Mux27~0_combout\;
\REGFILE|ALT_INV_Mux28~10_combout\ <= NOT \REGFILE|Mux28~10_combout\;
\REGFILE|ALT_INV_Mux28~9_combout\ <= NOT \REGFILE|Mux28~9_combout\;
\REGFILE|ALT_INV_Mux28~8_combout\ <= NOT \REGFILE|Mux28~8_combout\;
\REGFILE|ALT_INV_Mux28~7_combout\ <= NOT \REGFILE|Mux28~7_combout\;
\REGFILE|ALT_INV_Mux28~6_combout\ <= NOT \REGFILE|Mux28~6_combout\;
\REGFILE|ALT_INV_Mux28~5_combout\ <= NOT \REGFILE|Mux28~5_combout\;
\REGFILE|ALT_INV_Mux28~4_combout\ <= NOT \REGFILE|Mux28~4_combout\;
\REGFILE|ALT_INV_Mux28~3_combout\ <= NOT \REGFILE|Mux28~3_combout\;
\REGFILE|ALT_INV_Mux28~2_combout\ <= NOT \REGFILE|Mux28~2_combout\;
\REGFILE|ALT_INV_Mux28~1_combout\ <= NOT \REGFILE|Mux28~1_combout\;
\REGFILE|ALT_INV_Mux28~0_combout\ <= NOT \REGFILE|Mux28~0_combout\;
\REGFILE|ALT_INV_Mux29~10_combout\ <= NOT \REGFILE|Mux29~10_combout\;
\REGFILE|ALT_INV_Mux29~9_combout\ <= NOT \REGFILE|Mux29~9_combout\;
\REGFILE|ALT_INV_Mux29~8_combout\ <= NOT \REGFILE|Mux29~8_combout\;
\REGFILE|ALT_INV_Mux29~7_combout\ <= NOT \REGFILE|Mux29~7_combout\;
\REGFILE|ALT_INV_Mux29~6_combout\ <= NOT \REGFILE|Mux29~6_combout\;
\REGFILE|ALT_INV_Mux29~5_combout\ <= NOT \REGFILE|Mux29~5_combout\;
\REGFILE|ALT_INV_Mux29~4_combout\ <= NOT \REGFILE|Mux29~4_combout\;
\REGFILE|ALT_INV_Mux29~3_combout\ <= NOT \REGFILE|Mux29~3_combout\;
\REGFILE|ALT_INV_Mux29~2_combout\ <= NOT \REGFILE|Mux29~2_combout\;
\REGFILE|ALT_INV_Mux29~1_combout\ <= NOT \REGFILE|Mux29~1_combout\;
\REGFILE|ALT_INV_Mux29~0_combout\ <= NOT \REGFILE|Mux29~0_combout\;
\REGFILE|ALT_INV_Mux30~10_combout\ <= NOT \REGFILE|Mux30~10_combout\;
\REGFILE|ALT_INV_Mux30~9_combout\ <= NOT \REGFILE|Mux30~9_combout\;
\REGFILE|ALT_INV_Mux30~8_combout\ <= NOT \REGFILE|Mux30~8_combout\;
\REGFILE|ALT_INV_Mux30~7_combout\ <= NOT \REGFILE|Mux30~7_combout\;
\REGFILE|ALT_INV_Mux30~6_combout\ <= NOT \REGFILE|Mux30~6_combout\;
\REGFILE|ALT_INV_Mux30~5_combout\ <= NOT \REGFILE|Mux30~5_combout\;
\REGFILE|ALT_INV_Mux30~4_combout\ <= NOT \REGFILE|Mux30~4_combout\;
\REGFILE|ALT_INV_Mux30~3_combout\ <= NOT \REGFILE|Mux30~3_combout\;
\REGFILE|ALT_INV_Mux30~2_combout\ <= NOT \REGFILE|Mux30~2_combout\;
\REGFILE|ALT_INV_Mux30~1_combout\ <= NOT \REGFILE|Mux30~1_combout\;
\REGFILE|ALT_INV_Mux30~0_combout\ <= NOT \REGFILE|Mux30~0_combout\;
\REGFILE|ALT_INV_Mux31~10_combout\ <= NOT \REGFILE|Mux31~10_combout\;
\REGFILE|ALT_INV_Mux31~9_combout\ <= NOT \REGFILE|Mux31~9_combout\;
\REGFILE|ALT_INV_Mux31~8_combout\ <= NOT \REGFILE|Mux31~8_combout\;
\REGFILE|ALT_INV_Mux31~7_combout\ <= NOT \REGFILE|Mux31~7_combout\;
\REGFILE|ALT_INV_Mux31~6_combout\ <= NOT \REGFILE|Mux31~6_combout\;
\REGFILE|ALT_INV_Mux0~0_combout\ <= NOT \REGFILE|Mux0~0_combout\;
\REGFILE|ALT_INV_Mux31~5_combout\ <= NOT \REGFILE|Mux31~5_combout\;
\REGFILE|ALT_INV_Mux31~4_combout\ <= NOT \REGFILE|Mux31~4_combout\;
\REGFILE|ALT_INV_Mux31~3_combout\ <= NOT \REGFILE|Mux31~3_combout\;
\REGFILE|ALT_INV_Mux31~2_combout\ <= NOT \REGFILE|Mux31~2_combout\;
\REGFILE|ALT_INV_Mux31~1_combout\ <= NOT \REGFILE|Mux31~1_combout\;
\REGFILE|ALT_INV_Mux31~0_combout\ <= NOT \REGFILE|Mux31~0_combout\;
\ALT_INV_writeReg[4]~4_combout\ <= NOT \writeReg[4]~4_combout\;
\ALT_INV_writeReg[3]~3_combout\ <= NOT \writeReg[3]~3_combout\;
\ALT_INV_writeReg[2]~2_combout\ <= NOT \writeReg[2]~2_combout\;
\ALT_INV_writeReg[1]~1_combout\ <= NOT \writeReg[1]~1_combout\;
\ALT_INV_writeReg[0]~0_combout\ <= NOT \writeReg[0]~0_combout\;
\CONTROL|ALT_INV_Mux3~1_combout\ <= NOT \CONTROL|Mux3~1_combout\;
\CONTROL|ALT_INV_Mux3~0_combout\ <= NOT \CONTROL|Mux3~0_combout\;
\CONTROL|ALT_INV_Mux0~0_combout\ <= NOT \CONTROL|Mux0~0_combout\;
\CONTROL|ALT_INV_Mux6~1_combout\ <= NOT \CONTROL|Mux6~1_combout\;
\CONTROL|ALT_INV_Mux6~0_combout\ <= NOT \CONTROL|Mux6~0_combout\;
\PC|ALT_INV_PC\(31) <= NOT \PC|PC\(31);
\PC|ALT_INV_PC\(30) <= NOT \PC|PC\(30);
\PC|ALT_INV_PC\(29) <= NOT \PC|PC\(29);
\PC|ALT_INV_PC\(28) <= NOT \PC|PC\(28);
\PC|ALT_INV_PC\(27) <= NOT \PC|PC\(27);
\PC|ALT_INV_PC\(26) <= NOT \PC|PC\(26);
\PC|ALT_INV_PC\(25) <= NOT \PC|PC\(25);
\PC|ALT_INV_PC\(24) <= NOT \PC|PC\(24);
\PC|ALT_INV_PC\(23) <= NOT \PC|PC\(23);
\PC|ALT_INV_PC\(22) <= NOT \PC|PC\(22);
\PC|ALT_INV_PC\(21) <= NOT \PC|PC\(21);
\PC|ALT_INV_PC\(20) <= NOT \PC|PC\(20);
\PC|ALT_INV_PC\(19) <= NOT \PC|PC\(19);
\PC|ALT_INV_PC\(18) <= NOT \PC|PC\(18);
\PC|ALT_INV_PC\(17) <= NOT \PC|PC\(17);
\PC|ALT_INV_PC\(16) <= NOT \PC|PC\(16);
\PC|ALT_INV_PC\(15) <= NOT \PC|PC\(15);
\PC|ALT_INV_PC\(14) <= NOT \PC|PC\(14);
\PC|ALT_INV_PC\(13) <= NOT \PC|PC\(13);
\PC|ALT_INV_PC\(12) <= NOT \PC|PC\(12);
\PC|ALT_INV_PC\(11) <= NOT \PC|PC\(11);
\PC|ALT_INV_PC\(10) <= NOT \PC|PC\(10);
\PC|ALT_INV_PC\(9) <= NOT \PC|PC\(9);
\PC|ALT_INV_PC\(8) <= NOT \PC|PC\(8);
\PC|ALT_INV_PC\(7) <= NOT \PC|PC\(7);
\PC|ALT_INV_PC\(6) <= NOT \PC|PC\(6);
\PC|ALT_INV_PC\(5) <= NOT \PC|PC\(5);
\PC|ALT_INV_PC\(4) <= NOT \PC|PC\(4);
\PC|ALT_INV_PC\(3) <= NOT \PC|PC\(3);
\PC|ALT_INV_PC\(2) <= NOT \PC|PC\(2);
\PC|ALT_INV_PC\(1) <= NOT \PC|PC\(1);
\PC|ALT_INV_PC\(0) <= NOT \PC|PC\(0);
\ALU|ALT_INV_Mux31~16_combout\ <= NOT \ALU|Mux31~16_combout\;
\ALU|ALT_INV_Mux31~12_combout\ <= NOT \ALU|Mux31~12_combout\;
\ALU|ALT_INV_ShiftRight0~47_combout\ <= NOT \ALU|ShiftRight0~47_combout\;
\ALU|ALT_INV_Mux27~14_combout\ <= NOT \ALU|Mux27~14_combout\;
\ALU|ALT_INV_Mux26~6_combout\ <= NOT \ALU|Mux26~6_combout\;
\ALU|ALT_INV_Mux25~6_combout\ <= NOT \ALU|Mux25~6_combout\;
\ALU|ALT_INV_Mux24~11_combout\ <= NOT \ALU|Mux24~11_combout\;
\ALU|ALT_INV_Mux24~7_combout\ <= NOT \ALU|Mux24~7_combout\;
\ALU|ALT_INV_Mux22~12_combout\ <= NOT \ALU|Mux22~12_combout\;
\ALU|ALT_INV_Mux22~8_combout\ <= NOT \ALU|Mux22~8_combout\;
\ALU|ALT_INV_Mux22~4_combout\ <= NOT \ALU|Mux22~4_combout\;
\ALU|ALT_INV_Mux21~9_combout\ <= NOT \ALU|Mux21~9_combout\;
\ALU|ALT_INV_Mux21~5_combout\ <= NOT \ALU|Mux21~5_combout\;
\ALU|ALT_INV_Mux20~8_combout\ <= NOT \ALU|Mux20~8_combout\;
\ALU|ALT_INV_Mux16~10_combout\ <= NOT \ALU|Mux16~10_combout\;
\ALU|ALT_INV_Mux16~6_combout\ <= NOT \ALU|Mux16~6_combout\;
\ALU|ALT_INV_Mux10~9_combout\ <= NOT \ALU|Mux10~9_combout\;
\ALU|ALT_INV_Mux9~12_combout\ <= NOT \ALU|Mux9~12_combout\;
\ALU|ALT_INV_Mux1~20_combout\ <= NOT \ALU|Mux1~20_combout\;
\ALU|ALT_INV_Mux1~16_combout\ <= NOT \ALU|Mux1~16_combout\;
\ALU|ALT_INV_Mux3~6_combout\ <= NOT \ALU|Mux3~6_combout\;
\ALU|ALT_INV_Mux2~6_combout\ <= NOT \ALU|Mux2~6_combout\;
\ALU|ALT_INV_Mux1~12_combout\ <= NOT \ALU|Mux1~12_combout\;
\CONTROL|ALT_INV_Mux17~1_combout\ <= NOT \CONTROL|Mux17~1_combout\;
\ALT_INV_Add1~117_sumout\ <= NOT \Add1~117_sumout\;
\ALT_INV_Add1~113_sumout\ <= NOT \Add1~113_sumout\;
\ALT_INV_Add1~109_sumout\ <= NOT \Add1~109_sumout\;
\ALT_INV_Add1~105_sumout\ <= NOT \Add1~105_sumout\;
\ALT_INV_Add1~101_sumout\ <= NOT \Add1~101_sumout\;
\ALT_INV_Add1~97_sumout\ <= NOT \Add1~97_sumout\;
\ALT_INV_Add1~93_sumout\ <= NOT \Add1~93_sumout\;
\ALT_INV_Add1~89_sumout\ <= NOT \Add1~89_sumout\;
\ALT_INV_Add1~85_sumout\ <= NOT \Add1~85_sumout\;
\ALT_INV_Add1~81_sumout\ <= NOT \Add1~81_sumout\;
\ALT_INV_Add1~77_sumout\ <= NOT \Add1~77_sumout\;
\ALT_INV_Add1~73_sumout\ <= NOT \Add1~73_sumout\;
\ALT_INV_Add1~69_sumout\ <= NOT \Add1~69_sumout\;
\ALT_INV_Add1~65_sumout\ <= NOT \Add1~65_sumout\;
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
\ALU|ALT_INV_Add0~125_sumout\ <= NOT \ALU|Add0~125_sumout\;
\ALT_INV_Add0~117_sumout\ <= NOT \Add0~117_sumout\;
\ALU|ALT_INV_Add0~121_sumout\ <= NOT \ALU|Add0~121_sumout\;
\ALT_INV_Add0~113_sumout\ <= NOT \Add0~113_sumout\;
\ALU|ALT_INV_Add0~117_sumout\ <= NOT \ALU|Add0~117_sumout\;
\ALT_INV_Add0~109_sumout\ <= NOT \Add0~109_sumout\;
\ALU|ALT_INV_Add0~113_sumout\ <= NOT \ALU|Add0~113_sumout\;
\ALT_INV_Add0~105_sumout\ <= NOT \Add0~105_sumout\;
\ALU|ALT_INV_Add0~109_sumout\ <= NOT \ALU|Add0~109_sumout\;
\ALT_INV_Add0~101_sumout\ <= NOT \Add0~101_sumout\;
\ALU|ALT_INV_Add0~105_sumout\ <= NOT \ALU|Add0~105_sumout\;
\ALT_INV_Add0~97_sumout\ <= NOT \Add0~97_sumout\;
\ALU|ALT_INV_Add0~101_sumout\ <= NOT \ALU|Add0~101_sumout\;
\ALT_INV_Add0~93_sumout\ <= NOT \Add0~93_sumout\;
\ALU|ALT_INV_Add0~97_sumout\ <= NOT \ALU|Add0~97_sumout\;
\ALT_INV_Add0~89_sumout\ <= NOT \Add0~89_sumout\;
\ALU|ALT_INV_Add0~93_sumout\ <= NOT \ALU|Add0~93_sumout\;
\ALT_INV_Add0~85_sumout\ <= NOT \Add0~85_sumout\;
\ALU|ALT_INV_Add0~89_sumout\ <= NOT \ALU|Add0~89_sumout\;
\ALT_INV_Add0~81_sumout\ <= NOT \Add0~81_sumout\;
\ALU|ALT_INV_Add0~85_sumout\ <= NOT \ALU|Add0~85_sumout\;
\ALT_INV_Add0~77_sumout\ <= NOT \Add0~77_sumout\;
\ALU|ALT_INV_Add0~81_sumout\ <= NOT \ALU|Add0~81_sumout\;
\ALT_INV_Add0~73_sumout\ <= NOT \Add0~73_sumout\;
\ALU|ALT_INV_Add0~77_sumout\ <= NOT \ALU|Add0~77_sumout\;
\ALT_INV_Add0~69_sumout\ <= NOT \Add0~69_sumout\;
\ALU|ALT_INV_Add0~73_sumout\ <= NOT \ALU|Add0~73_sumout\;
\ALT_INV_Add0~65_sumout\ <= NOT \Add0~65_sumout\;
\ALU|ALT_INV_Add0~69_sumout\ <= NOT \ALU|Add0~69_sumout\;
\ALT_INV_Add0~61_sumout\ <= NOT \Add0~61_sumout\;
\ALU|ALT_INV_Add0~65_sumout\ <= NOT \ALU|Add0~65_sumout\;
\ALT_INV_Add0~57_sumout\ <= NOT \Add0~57_sumout\;
\ALU|ALT_INV_Add0~61_sumout\ <= NOT \ALU|Add0~61_sumout\;
\ALT_INV_Add0~53_sumout\ <= NOT \Add0~53_sumout\;
\ALU|ALT_INV_Add0~57_sumout\ <= NOT \ALU|Add0~57_sumout\;
\ALT_INV_Add0~49_sumout\ <= NOT \Add0~49_sumout\;
\ALU|ALT_INV_Add0~53_sumout\ <= NOT \ALU|Add0~53_sumout\;
\ALT_INV_Add0~45_sumout\ <= NOT \Add0~45_sumout\;
\ALU|ALT_INV_Add0~49_sumout\ <= NOT \ALU|Add0~49_sumout\;
\ALT_INV_Add0~41_sumout\ <= NOT \Add0~41_sumout\;
\ALU|ALT_INV_Add0~45_sumout\ <= NOT \ALU|Add0~45_sumout\;
\ALT_INV_Add0~37_sumout\ <= NOT \Add0~37_sumout\;
\ALU|ALT_INV_Add0~41_sumout\ <= NOT \ALU|Add0~41_sumout\;
\ALT_INV_Add0~33_sumout\ <= NOT \Add0~33_sumout\;
\ALU|ALT_INV_Add0~37_sumout\ <= NOT \ALU|Add0~37_sumout\;
\ALT_INV_Add0~29_sumout\ <= NOT \Add0~29_sumout\;
\ALU|ALT_INV_Add0~33_sumout\ <= NOT \ALU|Add0~33_sumout\;
\ALT_INV_Add0~25_sumout\ <= NOT \Add0~25_sumout\;
\ALU|ALT_INV_Add0~29_sumout\ <= NOT \ALU|Add0~29_sumout\;
\ALT_INV_Add0~21_sumout\ <= NOT \Add0~21_sumout\;
\ALU|ALT_INV_Add0~25_sumout\ <= NOT \ALU|Add0~25_sumout\;
\ALT_INV_Add0~17_sumout\ <= NOT \Add0~17_sumout\;
\ALU|ALT_INV_Add0~21_sumout\ <= NOT \ALU|Add0~21_sumout\;
\ALT_INV_Add0~13_sumout\ <= NOT \Add0~13_sumout\;
\ALU|ALT_INV_Add0~17_sumout\ <= NOT \ALU|Add0~17_sumout\;
\ALT_INV_Add0~9_sumout\ <= NOT \Add0~9_sumout\;
\ALU|ALT_INV_Add0~13_sumout\ <= NOT \ALU|Add0~13_sumout\;
\ALT_INV_Add0~5_sumout\ <= NOT \Add0~5_sumout\;
\ALU|ALT_INV_Add0~9_sumout\ <= NOT \ALU|Add0~9_sumout\;
\ALT_INV_Add0~1_sumout\ <= NOT \Add0~1_sumout\;
\ALU|ALT_INV_Add0~5_sumout\ <= NOT \ALU|Add0~5_sumout\;
\ALU|ALT_INV_Add0~1_sumout\ <= NOT \ALU|Add0~1_sumout\;
\REGFILE|ALT_INV_registers[7][31]~q\ <= NOT \REGFILE|registers[7][31]~q\;
\REGFILE|ALT_INV_registers[6][31]~q\ <= NOT \REGFILE|registers[6][31]~q\;
\REGFILE|ALT_INV_registers[5][31]~q\ <= NOT \REGFILE|registers[5][31]~q\;
\REGFILE|ALT_INV_registers[4][31]~q\ <= NOT \REGFILE|registers[4][31]~q\;
\REGFILE|ALT_INV_registers[15][31]~q\ <= NOT \REGFILE|registers[15][31]~q\;
\REGFILE|ALT_INV_registers[14][31]~q\ <= NOT \REGFILE|registers[14][31]~q\;
\REGFILE|ALT_INV_registers[13][31]~q\ <= NOT \REGFILE|registers[13][31]~q\;
\REGFILE|ALT_INV_registers[12][31]~q\ <= NOT \REGFILE|registers[12][31]~q\;
\REGFILE|ALT_INV_registers[3][31]~q\ <= NOT \REGFILE|registers[3][31]~q\;
\REGFILE|ALT_INV_registers[2][31]~q\ <= NOT \REGFILE|registers[2][31]~q\;
\REGFILE|ALT_INV_registers[1][31]~q\ <= NOT \REGFILE|registers[1][31]~q\;
\REGFILE|ALT_INV_registers[0][31]~q\ <= NOT \REGFILE|registers[0][31]~q\;
\REGFILE|ALT_INV_registers[11][31]~q\ <= NOT \REGFILE|registers[11][31]~q\;
\REGFILE|ALT_INV_registers[10][31]~q\ <= NOT \REGFILE|registers[10][31]~q\;
\REGFILE|ALT_INV_registers[9][31]~q\ <= NOT \REGFILE|registers[9][31]~q\;
\REGFILE|ALT_INV_registers[8][31]~q\ <= NOT \REGFILE|registers[8][31]~q\;
\REGFILE|ALT_INV_registers[31][31]~q\ <= NOT \REGFILE|registers[31][31]~q\;
\REGFILE|ALT_INV_registers[27][31]~q\ <= NOT \REGFILE|registers[27][31]~q\;
\REGFILE|ALT_INV_registers[23][31]~q\ <= NOT \REGFILE|registers[23][31]~q\;
\REGFILE|ALT_INV_registers[19][31]~q\ <= NOT \REGFILE|registers[19][31]~q\;
\REGFILE|ALT_INV_registers[30][31]~q\ <= NOT \REGFILE|registers[30][31]~q\;
\REGFILE|ALT_INV_registers[26][31]~q\ <= NOT \REGFILE|registers[26][31]~q\;
\REGFILE|ALT_INV_registers[22][31]~q\ <= NOT \REGFILE|registers[22][31]~q\;
\REGFILE|ALT_INV_registers[18][31]~q\ <= NOT \REGFILE|registers[18][31]~q\;
\REGFILE|ALT_INV_registers[29][31]~q\ <= NOT \REGFILE|registers[29][31]~q\;
\REGFILE|ALT_INV_registers[25][31]~q\ <= NOT \REGFILE|registers[25][31]~q\;
\REGFILE|ALT_INV_registers[21][31]~q\ <= NOT \REGFILE|registers[21][31]~q\;
\REGFILE|ALT_INV_registers[17][31]~q\ <= NOT \REGFILE|registers[17][31]~q\;
\REGFILE|ALT_INV_registers[28][31]~q\ <= NOT \REGFILE|registers[28][31]~q\;
\REGFILE|ALT_INV_registers[24][31]~q\ <= NOT \REGFILE|registers[24][31]~q\;
\REGFILE|ALT_INV_registers[20][31]~q\ <= NOT \REGFILE|registers[20][31]~q\;
\REGFILE|ALT_INV_registers[16][31]~q\ <= NOT \REGFILE|registers[16][31]~q\;
\REGFILE|ALT_INV_registers[7][30]~q\ <= NOT \REGFILE|registers[7][30]~q\;
\REGFILE|ALT_INV_registers[6][30]~q\ <= NOT \REGFILE|registers[6][30]~q\;
\REGFILE|ALT_INV_registers[5][30]~q\ <= NOT \REGFILE|registers[5][30]~q\;
\REGFILE|ALT_INV_registers[4][30]~q\ <= NOT \REGFILE|registers[4][30]~q\;
\REGFILE|ALT_INV_registers[15][30]~q\ <= NOT \REGFILE|registers[15][30]~q\;
\REGFILE|ALT_INV_registers[14][30]~q\ <= NOT \REGFILE|registers[14][30]~q\;
\REGFILE|ALT_INV_registers[13][30]~q\ <= NOT \REGFILE|registers[13][30]~q\;
\REGFILE|ALT_INV_registers[12][30]~q\ <= NOT \REGFILE|registers[12][30]~q\;
\REGFILE|ALT_INV_registers[3][30]~q\ <= NOT \REGFILE|registers[3][30]~q\;
\REGFILE|ALT_INV_registers[2][30]~q\ <= NOT \REGFILE|registers[2][30]~q\;
\REGFILE|ALT_INV_registers[1][30]~q\ <= NOT \REGFILE|registers[1][30]~q\;
\REGFILE|ALT_INV_registers[0][30]~q\ <= NOT \REGFILE|registers[0][30]~q\;
\REGFILE|ALT_INV_registers[11][30]~q\ <= NOT \REGFILE|registers[11][30]~q\;
\REGFILE|ALT_INV_registers[10][30]~q\ <= NOT \REGFILE|registers[10][30]~q\;
\REGFILE|ALT_INV_registers[9][30]~q\ <= NOT \REGFILE|registers[9][30]~q\;
\REGFILE|ALT_INV_registers[8][30]~q\ <= NOT \REGFILE|registers[8][30]~q\;
\REGFILE|ALT_INV_registers[31][30]~q\ <= NOT \REGFILE|registers[31][30]~q\;
\REGFILE|ALT_INV_registers[27][30]~q\ <= NOT \REGFILE|registers[27][30]~q\;
\REGFILE|ALT_INV_registers[23][30]~q\ <= NOT \REGFILE|registers[23][30]~q\;
\REGFILE|ALT_INV_registers[19][30]~q\ <= NOT \REGFILE|registers[19][30]~q\;
\REGFILE|ALT_INV_registers[30][30]~q\ <= NOT \REGFILE|registers[30][30]~q\;
\REGFILE|ALT_INV_registers[26][30]~q\ <= NOT \REGFILE|registers[26][30]~q\;
\REGFILE|ALT_INV_registers[22][30]~q\ <= NOT \REGFILE|registers[22][30]~q\;
\REGFILE|ALT_INV_registers[18][30]~q\ <= NOT \REGFILE|registers[18][30]~q\;
\REGFILE|ALT_INV_registers[29][30]~q\ <= NOT \REGFILE|registers[29][30]~q\;
\REGFILE|ALT_INV_registers[25][30]~q\ <= NOT \REGFILE|registers[25][30]~q\;
\REGFILE|ALT_INV_registers[21][30]~q\ <= NOT \REGFILE|registers[21][30]~q\;
\REGFILE|ALT_INV_registers[17][30]~q\ <= NOT \REGFILE|registers[17][30]~q\;
\REGFILE|ALT_INV_registers[28][30]~q\ <= NOT \REGFILE|registers[28][30]~q\;
\REGFILE|ALT_INV_registers[24][30]~q\ <= NOT \REGFILE|registers[24][30]~q\;
\REGFILE|ALT_INV_registers[20][30]~q\ <= NOT \REGFILE|registers[20][30]~q\;
\REGFILE|ALT_INV_registers[16][30]~q\ <= NOT \REGFILE|registers[16][30]~q\;
\REGFILE|ALT_INV_registers[7][29]~q\ <= NOT \REGFILE|registers[7][29]~q\;
\REGFILE|ALT_INV_registers[6][29]~q\ <= NOT \REGFILE|registers[6][29]~q\;
\REGFILE|ALT_INV_registers[5][29]~q\ <= NOT \REGFILE|registers[5][29]~q\;
\REGFILE|ALT_INV_registers[4][29]~q\ <= NOT \REGFILE|registers[4][29]~q\;
\REGFILE|ALT_INV_registers[15][29]~q\ <= NOT \REGFILE|registers[15][29]~q\;
\REGFILE|ALT_INV_registers[14][29]~q\ <= NOT \REGFILE|registers[14][29]~q\;
\REGFILE|ALT_INV_registers[13][29]~q\ <= NOT \REGFILE|registers[13][29]~q\;
\REGFILE|ALT_INV_registers[12][29]~q\ <= NOT \REGFILE|registers[12][29]~q\;
\REGFILE|ALT_INV_registers[3][29]~q\ <= NOT \REGFILE|registers[3][29]~q\;
\REGFILE|ALT_INV_registers[2][29]~q\ <= NOT \REGFILE|registers[2][29]~q\;
\REGFILE|ALT_INV_registers[1][29]~q\ <= NOT \REGFILE|registers[1][29]~q\;
\REGFILE|ALT_INV_registers[0][29]~q\ <= NOT \REGFILE|registers[0][29]~q\;
\REGFILE|ALT_INV_registers[11][29]~q\ <= NOT \REGFILE|registers[11][29]~q\;
\REGFILE|ALT_INV_registers[10][29]~q\ <= NOT \REGFILE|registers[10][29]~q\;
\REGFILE|ALT_INV_registers[9][29]~q\ <= NOT \REGFILE|registers[9][29]~q\;
\REGFILE|ALT_INV_registers[8][29]~q\ <= NOT \REGFILE|registers[8][29]~q\;
\REGFILE|ALT_INV_registers[31][29]~q\ <= NOT \REGFILE|registers[31][29]~q\;
\REGFILE|ALT_INV_registers[27][29]~q\ <= NOT \REGFILE|registers[27][29]~q\;
\REGFILE|ALT_INV_registers[23][29]~q\ <= NOT \REGFILE|registers[23][29]~q\;
\REGFILE|ALT_INV_registers[19][29]~q\ <= NOT \REGFILE|registers[19][29]~q\;
\REGFILE|ALT_INV_registers[30][29]~q\ <= NOT \REGFILE|registers[30][29]~q\;
\REGFILE|ALT_INV_registers[26][29]~q\ <= NOT \REGFILE|registers[26][29]~q\;
\REGFILE|ALT_INV_registers[22][29]~q\ <= NOT \REGFILE|registers[22][29]~q\;
\REGFILE|ALT_INV_registers[18][29]~q\ <= NOT \REGFILE|registers[18][29]~q\;
\REGFILE|ALT_INV_registers[29][29]~q\ <= NOT \REGFILE|registers[29][29]~q\;
\REGFILE|ALT_INV_registers[25][29]~q\ <= NOT \REGFILE|registers[25][29]~q\;
\REGFILE|ALT_INV_registers[21][29]~q\ <= NOT \REGFILE|registers[21][29]~q\;
\REGFILE|ALT_INV_registers[17][29]~q\ <= NOT \REGFILE|registers[17][29]~q\;
\REGFILE|ALT_INV_registers[28][29]~q\ <= NOT \REGFILE|registers[28][29]~q\;
\REGFILE|ALT_INV_registers[24][29]~q\ <= NOT \REGFILE|registers[24][29]~q\;
\REGFILE|ALT_INV_registers[20][29]~q\ <= NOT \REGFILE|registers[20][29]~q\;
\REGFILE|ALT_INV_registers[16][29]~q\ <= NOT \REGFILE|registers[16][29]~q\;
\REGFILE|ALT_INV_registers[7][28]~q\ <= NOT \REGFILE|registers[7][28]~q\;
\REGFILE|ALT_INV_registers[6][28]~q\ <= NOT \REGFILE|registers[6][28]~q\;
\REGFILE|ALT_INV_registers[5][28]~q\ <= NOT \REGFILE|registers[5][28]~q\;
\REGFILE|ALT_INV_registers[4][28]~q\ <= NOT \REGFILE|registers[4][28]~q\;
\REGFILE|ALT_INV_registers[15][28]~q\ <= NOT \REGFILE|registers[15][28]~q\;
\REGFILE|ALT_INV_registers[14][28]~q\ <= NOT \REGFILE|registers[14][28]~q\;
\REGFILE|ALT_INV_registers[13][28]~q\ <= NOT \REGFILE|registers[13][28]~q\;
\REGFILE|ALT_INV_registers[12][28]~q\ <= NOT \REGFILE|registers[12][28]~q\;
\REGFILE|ALT_INV_registers[3][28]~q\ <= NOT \REGFILE|registers[3][28]~q\;
\REGFILE|ALT_INV_registers[2][28]~q\ <= NOT \REGFILE|registers[2][28]~q\;
\REGFILE|ALT_INV_registers[1][28]~q\ <= NOT \REGFILE|registers[1][28]~q\;
\REGFILE|ALT_INV_registers[0][28]~q\ <= NOT \REGFILE|registers[0][28]~q\;
\REGFILE|ALT_INV_registers[11][28]~q\ <= NOT \REGFILE|registers[11][28]~q\;
\REGFILE|ALT_INV_registers[10][28]~q\ <= NOT \REGFILE|registers[10][28]~q\;
\REGFILE|ALT_INV_registers[9][28]~q\ <= NOT \REGFILE|registers[9][28]~q\;
\REGFILE|ALT_INV_registers[8][28]~q\ <= NOT \REGFILE|registers[8][28]~q\;
\REGFILE|ALT_INV_registers[31][28]~q\ <= NOT \REGFILE|registers[31][28]~q\;
\REGFILE|ALT_INV_registers[27][28]~q\ <= NOT \REGFILE|registers[27][28]~q\;
\REGFILE|ALT_INV_registers[23][28]~q\ <= NOT \REGFILE|registers[23][28]~q\;
\REGFILE|ALT_INV_registers[19][28]~q\ <= NOT \REGFILE|registers[19][28]~q\;
\REGFILE|ALT_INV_registers[30][28]~q\ <= NOT \REGFILE|registers[30][28]~q\;
\REGFILE|ALT_INV_registers[26][28]~q\ <= NOT \REGFILE|registers[26][28]~q\;
\REGFILE|ALT_INV_registers[22][28]~q\ <= NOT \REGFILE|registers[22][28]~q\;
\REGFILE|ALT_INV_registers[18][28]~q\ <= NOT \REGFILE|registers[18][28]~q\;
\REGFILE|ALT_INV_registers[29][28]~q\ <= NOT \REGFILE|registers[29][28]~q\;
\REGFILE|ALT_INV_registers[25][28]~q\ <= NOT \REGFILE|registers[25][28]~q\;
\REGFILE|ALT_INV_registers[21][28]~q\ <= NOT \REGFILE|registers[21][28]~q\;
\REGFILE|ALT_INV_registers[17][28]~q\ <= NOT \REGFILE|registers[17][28]~q\;
\REGFILE|ALT_INV_registers[28][28]~q\ <= NOT \REGFILE|registers[28][28]~q\;
\REGFILE|ALT_INV_registers[24][28]~q\ <= NOT \REGFILE|registers[24][28]~q\;
\REGFILE|ALT_INV_registers[20][28]~q\ <= NOT \REGFILE|registers[20][28]~q\;
\REGFILE|ALT_INV_registers[16][28]~q\ <= NOT \REGFILE|registers[16][28]~q\;
\REGFILE|ALT_INV_registers[7][27]~q\ <= NOT \REGFILE|registers[7][27]~q\;
\REGFILE|ALT_INV_registers[6][27]~q\ <= NOT \REGFILE|registers[6][27]~q\;
\REGFILE|ALT_INV_registers[5][27]~q\ <= NOT \REGFILE|registers[5][27]~q\;
\REGFILE|ALT_INV_registers[4][27]~q\ <= NOT \REGFILE|registers[4][27]~q\;
\REGFILE|ALT_INV_registers[15][27]~q\ <= NOT \REGFILE|registers[15][27]~q\;
\REGFILE|ALT_INV_registers[14][27]~q\ <= NOT \REGFILE|registers[14][27]~q\;
\REGFILE|ALT_INV_registers[13][27]~q\ <= NOT \REGFILE|registers[13][27]~q\;
\REGFILE|ALT_INV_registers[12][27]~q\ <= NOT \REGFILE|registers[12][27]~q\;
\REGFILE|ALT_INV_registers[3][27]~q\ <= NOT \REGFILE|registers[3][27]~q\;
\REGFILE|ALT_INV_registers[2][27]~q\ <= NOT \REGFILE|registers[2][27]~q\;
\REGFILE|ALT_INV_registers[1][27]~q\ <= NOT \REGFILE|registers[1][27]~q\;
\REGFILE|ALT_INV_registers[0][27]~q\ <= NOT \REGFILE|registers[0][27]~q\;
\REGFILE|ALT_INV_registers[11][27]~q\ <= NOT \REGFILE|registers[11][27]~q\;
\REGFILE|ALT_INV_registers[10][27]~q\ <= NOT \REGFILE|registers[10][27]~q\;
\REGFILE|ALT_INV_registers[9][27]~q\ <= NOT \REGFILE|registers[9][27]~q\;
\REGFILE|ALT_INV_registers[8][27]~q\ <= NOT \REGFILE|registers[8][27]~q\;
\REGFILE|ALT_INV_registers[31][27]~q\ <= NOT \REGFILE|registers[31][27]~q\;
\REGFILE|ALT_INV_registers[27][27]~q\ <= NOT \REGFILE|registers[27][27]~q\;
\REGFILE|ALT_INV_registers[23][27]~q\ <= NOT \REGFILE|registers[23][27]~q\;
\REGFILE|ALT_INV_registers[19][27]~q\ <= NOT \REGFILE|registers[19][27]~q\;
\REGFILE|ALT_INV_registers[30][27]~q\ <= NOT \REGFILE|registers[30][27]~q\;
\REGFILE|ALT_INV_registers[26][27]~q\ <= NOT \REGFILE|registers[26][27]~q\;
\REGFILE|ALT_INV_registers[22][27]~q\ <= NOT \REGFILE|registers[22][27]~q\;
\REGFILE|ALT_INV_registers[18][27]~q\ <= NOT \REGFILE|registers[18][27]~q\;
\REGFILE|ALT_INV_registers[29][27]~q\ <= NOT \REGFILE|registers[29][27]~q\;
\REGFILE|ALT_INV_registers[25][27]~q\ <= NOT \REGFILE|registers[25][27]~q\;
\REGFILE|ALT_INV_registers[21][27]~q\ <= NOT \REGFILE|registers[21][27]~q\;
\REGFILE|ALT_INV_registers[17][27]~q\ <= NOT \REGFILE|registers[17][27]~q\;
\REGFILE|ALT_INV_registers[28][27]~q\ <= NOT \REGFILE|registers[28][27]~q\;
\REGFILE|ALT_INV_registers[24][27]~q\ <= NOT \REGFILE|registers[24][27]~q\;
\REGFILE|ALT_INV_registers[20][27]~q\ <= NOT \REGFILE|registers[20][27]~q\;
\REGFILE|ALT_INV_registers[16][27]~q\ <= NOT \REGFILE|registers[16][27]~q\;
\REGFILE|ALT_INV_registers[7][26]~q\ <= NOT \REGFILE|registers[7][26]~q\;
\REGFILE|ALT_INV_registers[6][26]~q\ <= NOT \REGFILE|registers[6][26]~q\;
\REGFILE|ALT_INV_registers[5][26]~q\ <= NOT \REGFILE|registers[5][26]~q\;
\REGFILE|ALT_INV_registers[4][26]~q\ <= NOT \REGFILE|registers[4][26]~q\;
\REGFILE|ALT_INV_registers[15][26]~q\ <= NOT \REGFILE|registers[15][26]~q\;
\REGFILE|ALT_INV_registers[14][26]~q\ <= NOT \REGFILE|registers[14][26]~q\;
\REGFILE|ALT_INV_registers[13][26]~q\ <= NOT \REGFILE|registers[13][26]~q\;
\REGFILE|ALT_INV_registers[12][26]~q\ <= NOT \REGFILE|registers[12][26]~q\;
\REGFILE|ALT_INV_registers[3][26]~q\ <= NOT \REGFILE|registers[3][26]~q\;
\REGFILE|ALT_INV_registers[2][26]~q\ <= NOT \REGFILE|registers[2][26]~q\;
\REGFILE|ALT_INV_registers[1][26]~q\ <= NOT \REGFILE|registers[1][26]~q\;
\REGFILE|ALT_INV_registers[0][26]~q\ <= NOT \REGFILE|registers[0][26]~q\;
\REGFILE|ALT_INV_registers[11][26]~q\ <= NOT \REGFILE|registers[11][26]~q\;
\REGFILE|ALT_INV_registers[10][26]~q\ <= NOT \REGFILE|registers[10][26]~q\;
\REGFILE|ALT_INV_registers[9][26]~q\ <= NOT \REGFILE|registers[9][26]~q\;
\REGFILE|ALT_INV_registers[8][26]~q\ <= NOT \REGFILE|registers[8][26]~q\;
\REGFILE|ALT_INV_registers[31][26]~q\ <= NOT \REGFILE|registers[31][26]~q\;
\REGFILE|ALT_INV_registers[27][26]~q\ <= NOT \REGFILE|registers[27][26]~q\;
\REGFILE|ALT_INV_registers[23][26]~q\ <= NOT \REGFILE|registers[23][26]~q\;
\REGFILE|ALT_INV_registers[19][26]~q\ <= NOT \REGFILE|registers[19][26]~q\;
\REGFILE|ALT_INV_registers[30][26]~q\ <= NOT \REGFILE|registers[30][26]~q\;
\REGFILE|ALT_INV_registers[26][26]~q\ <= NOT \REGFILE|registers[26][26]~q\;
\REGFILE|ALT_INV_registers[22][26]~q\ <= NOT \REGFILE|registers[22][26]~q\;
\REGFILE|ALT_INV_registers[18][26]~q\ <= NOT \REGFILE|registers[18][26]~q\;
\REGFILE|ALT_INV_registers[29][26]~q\ <= NOT \REGFILE|registers[29][26]~q\;
\REGFILE|ALT_INV_registers[25][26]~q\ <= NOT \REGFILE|registers[25][26]~q\;
\REGFILE|ALT_INV_registers[21][26]~q\ <= NOT \REGFILE|registers[21][26]~q\;
\REGFILE|ALT_INV_registers[17][26]~q\ <= NOT \REGFILE|registers[17][26]~q\;
\REGFILE|ALT_INV_registers[28][26]~q\ <= NOT \REGFILE|registers[28][26]~q\;
\REGFILE|ALT_INV_registers[24][26]~q\ <= NOT \REGFILE|registers[24][26]~q\;
\REGFILE|ALT_INV_registers[20][26]~q\ <= NOT \REGFILE|registers[20][26]~q\;
\REGFILE|ALT_INV_registers[16][26]~q\ <= NOT \REGFILE|registers[16][26]~q\;
\REGFILE|ALT_INV_registers[7][25]~q\ <= NOT \REGFILE|registers[7][25]~q\;
\REGFILE|ALT_INV_registers[6][25]~q\ <= NOT \REGFILE|registers[6][25]~q\;
\REGFILE|ALT_INV_registers[5][25]~q\ <= NOT \REGFILE|registers[5][25]~q\;
\REGFILE|ALT_INV_registers[4][25]~q\ <= NOT \REGFILE|registers[4][25]~q\;
\REGFILE|ALT_INV_registers[15][25]~q\ <= NOT \REGFILE|registers[15][25]~q\;
\REGFILE|ALT_INV_registers[14][25]~q\ <= NOT \REGFILE|registers[14][25]~q\;
\REGFILE|ALT_INV_registers[13][25]~q\ <= NOT \REGFILE|registers[13][25]~q\;
\REGFILE|ALT_INV_registers[12][25]~q\ <= NOT \REGFILE|registers[12][25]~q\;
\REGFILE|ALT_INV_registers[3][25]~q\ <= NOT \REGFILE|registers[3][25]~q\;
\REGFILE|ALT_INV_registers[2][25]~q\ <= NOT \REGFILE|registers[2][25]~q\;
\REGFILE|ALT_INV_registers[1][25]~q\ <= NOT \REGFILE|registers[1][25]~q\;
\REGFILE|ALT_INV_registers[0][25]~q\ <= NOT \REGFILE|registers[0][25]~q\;
\REGFILE|ALT_INV_registers[11][25]~q\ <= NOT \REGFILE|registers[11][25]~q\;
\REGFILE|ALT_INV_registers[10][25]~q\ <= NOT \REGFILE|registers[10][25]~q\;
\REGFILE|ALT_INV_registers[9][25]~q\ <= NOT \REGFILE|registers[9][25]~q\;
\REGFILE|ALT_INV_registers[8][25]~q\ <= NOT \REGFILE|registers[8][25]~q\;
\REGFILE|ALT_INV_registers[31][25]~q\ <= NOT \REGFILE|registers[31][25]~q\;
\REGFILE|ALT_INV_registers[27][25]~q\ <= NOT \REGFILE|registers[27][25]~q\;
\REGFILE|ALT_INV_registers[23][25]~q\ <= NOT \REGFILE|registers[23][25]~q\;
\REGFILE|ALT_INV_registers[19][25]~q\ <= NOT \REGFILE|registers[19][25]~q\;
\REGFILE|ALT_INV_registers[30][25]~q\ <= NOT \REGFILE|registers[30][25]~q\;
\REGFILE|ALT_INV_registers[26][25]~q\ <= NOT \REGFILE|registers[26][25]~q\;
\REGFILE|ALT_INV_registers[22][25]~q\ <= NOT \REGFILE|registers[22][25]~q\;
\REGFILE|ALT_INV_registers[18][25]~q\ <= NOT \REGFILE|registers[18][25]~q\;
\REGFILE|ALT_INV_registers[29][25]~q\ <= NOT \REGFILE|registers[29][25]~q\;
\REGFILE|ALT_INV_registers[25][25]~q\ <= NOT \REGFILE|registers[25][25]~q\;
\REGFILE|ALT_INV_registers[21][25]~q\ <= NOT \REGFILE|registers[21][25]~q\;
\REGFILE|ALT_INV_registers[17][25]~q\ <= NOT \REGFILE|registers[17][25]~q\;
\REGFILE|ALT_INV_registers[28][25]~q\ <= NOT \REGFILE|registers[28][25]~q\;
\REGFILE|ALT_INV_registers[24][25]~q\ <= NOT \REGFILE|registers[24][25]~q\;
\REGFILE|ALT_INV_registers[20][25]~q\ <= NOT \REGFILE|registers[20][25]~q\;
\REGFILE|ALT_INV_registers[16][25]~q\ <= NOT \REGFILE|registers[16][25]~q\;
\REGFILE|ALT_INV_registers[7][24]~q\ <= NOT \REGFILE|registers[7][24]~q\;
\REGFILE|ALT_INV_registers[6][24]~q\ <= NOT \REGFILE|registers[6][24]~q\;
\REGFILE|ALT_INV_registers[5][24]~q\ <= NOT \REGFILE|registers[5][24]~q\;
\REGFILE|ALT_INV_registers[4][24]~q\ <= NOT \REGFILE|registers[4][24]~q\;
\REGFILE|ALT_INV_registers[15][24]~q\ <= NOT \REGFILE|registers[15][24]~q\;
\REGFILE|ALT_INV_registers[14][24]~q\ <= NOT \REGFILE|registers[14][24]~q\;
\REGFILE|ALT_INV_registers[13][24]~q\ <= NOT \REGFILE|registers[13][24]~q\;
\REGFILE|ALT_INV_registers[12][24]~q\ <= NOT \REGFILE|registers[12][24]~q\;
\REGFILE|ALT_INV_registers[3][24]~q\ <= NOT \REGFILE|registers[3][24]~q\;
\REGFILE|ALT_INV_registers[2][24]~q\ <= NOT \REGFILE|registers[2][24]~q\;
\REGFILE|ALT_INV_registers[1][24]~q\ <= NOT \REGFILE|registers[1][24]~q\;
\REGFILE|ALT_INV_registers[0][24]~q\ <= NOT \REGFILE|registers[0][24]~q\;
\REGFILE|ALT_INV_registers[11][24]~q\ <= NOT \REGFILE|registers[11][24]~q\;
\REGFILE|ALT_INV_registers[10][24]~q\ <= NOT \REGFILE|registers[10][24]~q\;
\REGFILE|ALT_INV_registers[9][24]~q\ <= NOT \REGFILE|registers[9][24]~q\;
\REGFILE|ALT_INV_registers[8][24]~q\ <= NOT \REGFILE|registers[8][24]~q\;
\REGFILE|ALT_INV_registers[31][24]~q\ <= NOT \REGFILE|registers[31][24]~q\;
\REGFILE|ALT_INV_registers[27][24]~q\ <= NOT \REGFILE|registers[27][24]~q\;
\REGFILE|ALT_INV_registers[23][24]~q\ <= NOT \REGFILE|registers[23][24]~q\;
\REGFILE|ALT_INV_registers[19][24]~q\ <= NOT \REGFILE|registers[19][24]~q\;
\REGFILE|ALT_INV_registers[30][24]~q\ <= NOT \REGFILE|registers[30][24]~q\;
\REGFILE|ALT_INV_registers[26][24]~q\ <= NOT \REGFILE|registers[26][24]~q\;
\REGFILE|ALT_INV_registers[22][24]~q\ <= NOT \REGFILE|registers[22][24]~q\;
\REGFILE|ALT_INV_registers[18][24]~q\ <= NOT \REGFILE|registers[18][24]~q\;
\REGFILE|ALT_INV_registers[29][24]~q\ <= NOT \REGFILE|registers[29][24]~q\;
\REGFILE|ALT_INV_registers[25][24]~q\ <= NOT \REGFILE|registers[25][24]~q\;
\REGFILE|ALT_INV_registers[21][24]~q\ <= NOT \REGFILE|registers[21][24]~q\;
\REGFILE|ALT_INV_registers[17][24]~q\ <= NOT \REGFILE|registers[17][24]~q\;
\REGFILE|ALT_INV_registers[28][24]~q\ <= NOT \REGFILE|registers[28][24]~q\;
\REGFILE|ALT_INV_registers[24][24]~q\ <= NOT \REGFILE|registers[24][24]~q\;
\REGFILE|ALT_INV_registers[20][24]~q\ <= NOT \REGFILE|registers[20][24]~q\;
\REGFILE|ALT_INV_registers[16][24]~q\ <= NOT \REGFILE|registers[16][24]~q\;
\REGFILE|ALT_INV_registers[7][23]~q\ <= NOT \REGFILE|registers[7][23]~q\;
\REGFILE|ALT_INV_registers[6][23]~q\ <= NOT \REGFILE|registers[6][23]~q\;
\REGFILE|ALT_INV_registers[5][23]~q\ <= NOT \REGFILE|registers[5][23]~q\;
\REGFILE|ALT_INV_registers[4][23]~q\ <= NOT \REGFILE|registers[4][23]~q\;
\REGFILE|ALT_INV_registers[15][23]~q\ <= NOT \REGFILE|registers[15][23]~q\;
\REGFILE|ALT_INV_registers[14][23]~q\ <= NOT \REGFILE|registers[14][23]~q\;
\REGFILE|ALT_INV_registers[13][23]~q\ <= NOT \REGFILE|registers[13][23]~q\;
\REGFILE|ALT_INV_registers[12][23]~q\ <= NOT \REGFILE|registers[12][23]~q\;
\REGFILE|ALT_INV_registers[3][23]~q\ <= NOT \REGFILE|registers[3][23]~q\;
\REGFILE|ALT_INV_registers[2][23]~q\ <= NOT \REGFILE|registers[2][23]~q\;
\REGFILE|ALT_INV_registers[1][23]~q\ <= NOT \REGFILE|registers[1][23]~q\;
\REGFILE|ALT_INV_registers[0][23]~q\ <= NOT \REGFILE|registers[0][23]~q\;
\REGFILE|ALT_INV_registers[11][23]~q\ <= NOT \REGFILE|registers[11][23]~q\;
\REGFILE|ALT_INV_registers[10][23]~q\ <= NOT \REGFILE|registers[10][23]~q\;
\REGFILE|ALT_INV_registers[9][23]~q\ <= NOT \REGFILE|registers[9][23]~q\;
\REGFILE|ALT_INV_registers[8][23]~q\ <= NOT \REGFILE|registers[8][23]~q\;
\REGFILE|ALT_INV_registers[31][23]~q\ <= NOT \REGFILE|registers[31][23]~q\;
\REGFILE|ALT_INV_registers[27][23]~q\ <= NOT \REGFILE|registers[27][23]~q\;
\REGFILE|ALT_INV_registers[23][23]~q\ <= NOT \REGFILE|registers[23][23]~q\;
\REGFILE|ALT_INV_registers[19][23]~q\ <= NOT \REGFILE|registers[19][23]~q\;
\REGFILE|ALT_INV_registers[30][23]~q\ <= NOT \REGFILE|registers[30][23]~q\;
\REGFILE|ALT_INV_registers[26][23]~q\ <= NOT \REGFILE|registers[26][23]~q\;
\REGFILE|ALT_INV_registers[22][23]~q\ <= NOT \REGFILE|registers[22][23]~q\;
\REGFILE|ALT_INV_registers[18][23]~q\ <= NOT \REGFILE|registers[18][23]~q\;
\REGFILE|ALT_INV_registers[29][23]~q\ <= NOT \REGFILE|registers[29][23]~q\;
\REGFILE|ALT_INV_registers[25][23]~q\ <= NOT \REGFILE|registers[25][23]~q\;
\REGFILE|ALT_INV_registers[21][23]~q\ <= NOT \REGFILE|registers[21][23]~q\;
\REGFILE|ALT_INV_registers[17][23]~q\ <= NOT \REGFILE|registers[17][23]~q\;
\REGFILE|ALT_INV_registers[28][23]~q\ <= NOT \REGFILE|registers[28][23]~q\;
\REGFILE|ALT_INV_registers[24][23]~q\ <= NOT \REGFILE|registers[24][23]~q\;
\REGFILE|ALT_INV_registers[20][23]~q\ <= NOT \REGFILE|registers[20][23]~q\;
\REGFILE|ALT_INV_registers[16][23]~q\ <= NOT \REGFILE|registers[16][23]~q\;
\REGFILE|ALT_INV_registers[7][22]~q\ <= NOT \REGFILE|registers[7][22]~q\;
\REGFILE|ALT_INV_registers[6][22]~q\ <= NOT \REGFILE|registers[6][22]~q\;
\REGFILE|ALT_INV_registers[5][22]~q\ <= NOT \REGFILE|registers[5][22]~q\;
\REGFILE|ALT_INV_registers[4][22]~q\ <= NOT \REGFILE|registers[4][22]~q\;
\REGFILE|ALT_INV_registers[15][22]~q\ <= NOT \REGFILE|registers[15][22]~q\;
\REGFILE|ALT_INV_registers[14][22]~q\ <= NOT \REGFILE|registers[14][22]~q\;
\REGFILE|ALT_INV_registers[13][22]~q\ <= NOT \REGFILE|registers[13][22]~q\;
\REGFILE|ALT_INV_registers[12][22]~q\ <= NOT \REGFILE|registers[12][22]~q\;
\REGFILE|ALT_INV_registers[3][22]~q\ <= NOT \REGFILE|registers[3][22]~q\;
\REGFILE|ALT_INV_registers[2][22]~q\ <= NOT \REGFILE|registers[2][22]~q\;
\REGFILE|ALT_INV_registers[1][22]~q\ <= NOT \REGFILE|registers[1][22]~q\;
\REGFILE|ALT_INV_registers[0][22]~q\ <= NOT \REGFILE|registers[0][22]~q\;
\REGFILE|ALT_INV_registers[11][22]~q\ <= NOT \REGFILE|registers[11][22]~q\;
\REGFILE|ALT_INV_registers[10][22]~q\ <= NOT \REGFILE|registers[10][22]~q\;
\REGFILE|ALT_INV_registers[9][22]~q\ <= NOT \REGFILE|registers[9][22]~q\;
\REGFILE|ALT_INV_registers[8][22]~q\ <= NOT \REGFILE|registers[8][22]~q\;
\REGFILE|ALT_INV_registers[31][22]~q\ <= NOT \REGFILE|registers[31][22]~q\;
\REGFILE|ALT_INV_registers[27][22]~q\ <= NOT \REGFILE|registers[27][22]~q\;
\REGFILE|ALT_INV_registers[23][22]~q\ <= NOT \REGFILE|registers[23][22]~q\;
\REGFILE|ALT_INV_registers[19][22]~q\ <= NOT \REGFILE|registers[19][22]~q\;
\REGFILE|ALT_INV_registers[30][22]~q\ <= NOT \REGFILE|registers[30][22]~q\;
\REGFILE|ALT_INV_registers[26][22]~q\ <= NOT \REGFILE|registers[26][22]~q\;
\REGFILE|ALT_INV_registers[22][22]~q\ <= NOT \REGFILE|registers[22][22]~q\;
\REGFILE|ALT_INV_registers[18][22]~q\ <= NOT \REGFILE|registers[18][22]~q\;
\REGFILE|ALT_INV_registers[29][22]~q\ <= NOT \REGFILE|registers[29][22]~q\;
\REGFILE|ALT_INV_registers[25][22]~q\ <= NOT \REGFILE|registers[25][22]~q\;
\REGFILE|ALT_INV_registers[21][22]~q\ <= NOT \REGFILE|registers[21][22]~q\;
\REGFILE|ALT_INV_registers[17][22]~q\ <= NOT \REGFILE|registers[17][22]~q\;
\REGFILE|ALT_INV_registers[28][22]~q\ <= NOT \REGFILE|registers[28][22]~q\;
\REGFILE|ALT_INV_registers[24][22]~q\ <= NOT \REGFILE|registers[24][22]~q\;
\REGFILE|ALT_INV_registers[20][22]~q\ <= NOT \REGFILE|registers[20][22]~q\;
\REGFILE|ALT_INV_registers[16][22]~q\ <= NOT \REGFILE|registers[16][22]~q\;
\REGFILE|ALT_INV_registers[3][21]~q\ <= NOT \REGFILE|registers[3][21]~q\;
\REGFILE|ALT_INV_registers[2][21]~q\ <= NOT \REGFILE|registers[2][21]~q\;
\REGFILE|ALT_INV_registers[1][21]~q\ <= NOT \REGFILE|registers[1][21]~q\;
\REGFILE|ALT_INV_registers[0][21]~q\ <= NOT \REGFILE|registers[0][21]~q\;
\REGFILE|ALT_INV_registers[7][21]~q\ <= NOT \REGFILE|registers[7][21]~q\;
\REGFILE|ALT_INV_registers[6][21]~q\ <= NOT \REGFILE|registers[6][21]~q\;
\REGFILE|ALT_INV_registers[5][21]~q\ <= NOT \REGFILE|registers[5][21]~q\;
\REGFILE|ALT_INV_registers[4][21]~q\ <= NOT \REGFILE|registers[4][21]~q\;
\REGFILE|ALT_INV_registers[15][21]~q\ <= NOT \REGFILE|registers[15][21]~q\;
\REGFILE|ALT_INV_registers[14][21]~q\ <= NOT \REGFILE|registers[14][21]~q\;
\REGFILE|ALT_INV_registers[13][21]~q\ <= NOT \REGFILE|registers[13][21]~q\;
\REGFILE|ALT_INV_registers[12][21]~q\ <= NOT \REGFILE|registers[12][21]~q\;
\REGFILE|ALT_INV_registers[11][21]~q\ <= NOT \REGFILE|registers[11][21]~q\;
\REGFILE|ALT_INV_registers[10][21]~q\ <= NOT \REGFILE|registers[10][21]~q\;
\REGFILE|ALT_INV_registers[9][21]~q\ <= NOT \REGFILE|registers[9][21]~q\;
\REGFILE|ALT_INV_registers[8][21]~q\ <= NOT \REGFILE|registers[8][21]~q\;
\REGFILE|ALT_INV_registers[31][21]~q\ <= NOT \REGFILE|registers[31][21]~q\;
\REGFILE|ALT_INV_registers[27][21]~q\ <= NOT \REGFILE|registers[27][21]~q\;
\REGFILE|ALT_INV_registers[23][21]~q\ <= NOT \REGFILE|registers[23][21]~q\;
\REGFILE|ALT_INV_registers[19][21]~q\ <= NOT \REGFILE|registers[19][21]~q\;
\REGFILE|ALT_INV_registers[30][21]~q\ <= NOT \REGFILE|registers[30][21]~q\;
\REGFILE|ALT_INV_registers[26][21]~q\ <= NOT \REGFILE|registers[26][21]~q\;
\REGFILE|ALT_INV_registers[22][21]~q\ <= NOT \REGFILE|registers[22][21]~q\;
\REGFILE|ALT_INV_registers[18][21]~q\ <= NOT \REGFILE|registers[18][21]~q\;
\REGFILE|ALT_INV_registers[29][21]~q\ <= NOT \REGFILE|registers[29][21]~q\;
\REGFILE|ALT_INV_registers[25][21]~q\ <= NOT \REGFILE|registers[25][21]~q\;
\REGFILE|ALT_INV_registers[21][21]~q\ <= NOT \REGFILE|registers[21][21]~q\;
\REGFILE|ALT_INV_registers[17][21]~q\ <= NOT \REGFILE|registers[17][21]~q\;
\REGFILE|ALT_INV_registers[28][21]~q\ <= NOT \REGFILE|registers[28][21]~q\;
\REGFILE|ALT_INV_registers[24][21]~q\ <= NOT \REGFILE|registers[24][21]~q\;
\REGFILE|ALT_INV_registers[20][21]~q\ <= NOT \REGFILE|registers[20][21]~q\;
\REGFILE|ALT_INV_registers[16][21]~q\ <= NOT \REGFILE|registers[16][21]~q\;
\REGFILE|ALT_INV_registers[3][20]~q\ <= NOT \REGFILE|registers[3][20]~q\;
\REGFILE|ALT_INV_registers[2][20]~q\ <= NOT \REGFILE|registers[2][20]~q\;
\REGFILE|ALT_INV_registers[1][20]~q\ <= NOT \REGFILE|registers[1][20]~q\;
\REGFILE|ALT_INV_registers[0][20]~q\ <= NOT \REGFILE|registers[0][20]~q\;
\REGFILE|ALT_INV_registers[7][20]~q\ <= NOT \REGFILE|registers[7][20]~q\;
\REGFILE|ALT_INV_registers[6][20]~q\ <= NOT \REGFILE|registers[6][20]~q\;
\REGFILE|ALT_INV_registers[5][20]~q\ <= NOT \REGFILE|registers[5][20]~q\;
\REGFILE|ALT_INV_registers[4][20]~q\ <= NOT \REGFILE|registers[4][20]~q\;
\REGFILE|ALT_INV_registers[15][20]~q\ <= NOT \REGFILE|registers[15][20]~q\;
\REGFILE|ALT_INV_registers[14][20]~q\ <= NOT \REGFILE|registers[14][20]~q\;
\REGFILE|ALT_INV_registers[13][20]~q\ <= NOT \REGFILE|registers[13][20]~q\;
\REGFILE|ALT_INV_registers[12][20]~q\ <= NOT \REGFILE|registers[12][20]~q\;
\REGFILE|ALT_INV_registers[11][20]~q\ <= NOT \REGFILE|registers[11][20]~q\;
\REGFILE|ALT_INV_registers[10][20]~q\ <= NOT \REGFILE|registers[10][20]~q\;
\REGFILE|ALT_INV_registers[9][20]~q\ <= NOT \REGFILE|registers[9][20]~q\;
\REGFILE|ALT_INV_registers[8][20]~q\ <= NOT \REGFILE|registers[8][20]~q\;
\REGFILE|ALT_INV_registers[31][20]~q\ <= NOT \REGFILE|registers[31][20]~q\;
\REGFILE|ALT_INV_registers[27][20]~q\ <= NOT \REGFILE|registers[27][20]~q\;
\REGFILE|ALT_INV_registers[23][20]~q\ <= NOT \REGFILE|registers[23][20]~q\;
\REGFILE|ALT_INV_registers[19][20]~q\ <= NOT \REGFILE|registers[19][20]~q\;
\REGFILE|ALT_INV_registers[30][20]~q\ <= NOT \REGFILE|registers[30][20]~q\;
\REGFILE|ALT_INV_registers[26][20]~q\ <= NOT \REGFILE|registers[26][20]~q\;
\REGFILE|ALT_INV_registers[22][20]~q\ <= NOT \REGFILE|registers[22][20]~q\;
\REGFILE|ALT_INV_registers[18][20]~q\ <= NOT \REGFILE|registers[18][20]~q\;
\REGFILE|ALT_INV_registers[29][20]~q\ <= NOT \REGFILE|registers[29][20]~q\;
\REGFILE|ALT_INV_registers[25][20]~q\ <= NOT \REGFILE|registers[25][20]~q\;
\REGFILE|ALT_INV_registers[21][20]~q\ <= NOT \REGFILE|registers[21][20]~q\;
\REGFILE|ALT_INV_registers[17][20]~q\ <= NOT \REGFILE|registers[17][20]~q\;
\REGFILE|ALT_INV_registers[28][20]~q\ <= NOT \REGFILE|registers[28][20]~q\;
\REGFILE|ALT_INV_registers[24][20]~q\ <= NOT \REGFILE|registers[24][20]~q\;
\REGFILE|ALT_INV_registers[20][20]~q\ <= NOT \REGFILE|registers[20][20]~q\;
\REGFILE|ALT_INV_registers[16][20]~q\ <= NOT \REGFILE|registers[16][20]~q\;
\REGFILE|ALT_INV_registers[3][19]~q\ <= NOT \REGFILE|registers[3][19]~q\;
\REGFILE|ALT_INV_registers[2][19]~q\ <= NOT \REGFILE|registers[2][19]~q\;
\REGFILE|ALT_INV_registers[1][19]~q\ <= NOT \REGFILE|registers[1][19]~q\;
\REGFILE|ALT_INV_registers[0][19]~q\ <= NOT \REGFILE|registers[0][19]~q\;
\REGFILE|ALT_INV_registers[7][19]~q\ <= NOT \REGFILE|registers[7][19]~q\;
\REGFILE|ALT_INV_registers[6][19]~q\ <= NOT \REGFILE|registers[6][19]~q\;
\REGFILE|ALT_INV_registers[5][19]~q\ <= NOT \REGFILE|registers[5][19]~q\;
\REGFILE|ALT_INV_registers[4][19]~q\ <= NOT \REGFILE|registers[4][19]~q\;
\REGFILE|ALT_INV_registers[15][19]~q\ <= NOT \REGFILE|registers[15][19]~q\;
\REGFILE|ALT_INV_registers[14][19]~q\ <= NOT \REGFILE|registers[14][19]~q\;
\REGFILE|ALT_INV_registers[13][19]~q\ <= NOT \REGFILE|registers[13][19]~q\;
\REGFILE|ALT_INV_registers[12][19]~q\ <= NOT \REGFILE|registers[12][19]~q\;
\REGFILE|ALT_INV_registers[11][19]~q\ <= NOT \REGFILE|registers[11][19]~q\;
\REGFILE|ALT_INV_registers[10][19]~q\ <= NOT \REGFILE|registers[10][19]~q\;
\REGFILE|ALT_INV_registers[9][19]~q\ <= NOT \REGFILE|registers[9][19]~q\;
\REGFILE|ALT_INV_registers[8][19]~q\ <= NOT \REGFILE|registers[8][19]~q\;
\REGFILE|ALT_INV_registers[31][19]~q\ <= NOT \REGFILE|registers[31][19]~q\;
\REGFILE|ALT_INV_registers[27][19]~q\ <= NOT \REGFILE|registers[27][19]~q\;
\REGFILE|ALT_INV_registers[23][19]~q\ <= NOT \REGFILE|registers[23][19]~q\;
\REGFILE|ALT_INV_registers[19][19]~q\ <= NOT \REGFILE|registers[19][19]~q\;
\REGFILE|ALT_INV_registers[30][19]~q\ <= NOT \REGFILE|registers[30][19]~q\;
\REGFILE|ALT_INV_registers[26][19]~q\ <= NOT \REGFILE|registers[26][19]~q\;
\REGFILE|ALT_INV_registers[22][19]~q\ <= NOT \REGFILE|registers[22][19]~q\;
\REGFILE|ALT_INV_registers[18][19]~q\ <= NOT \REGFILE|registers[18][19]~q\;
\REGFILE|ALT_INV_registers[29][19]~q\ <= NOT \REGFILE|registers[29][19]~q\;
\REGFILE|ALT_INV_registers[25][19]~q\ <= NOT \REGFILE|registers[25][19]~q\;
\REGFILE|ALT_INV_registers[21][19]~q\ <= NOT \REGFILE|registers[21][19]~q\;
\REGFILE|ALT_INV_registers[17][19]~q\ <= NOT \REGFILE|registers[17][19]~q\;
\REGFILE|ALT_INV_registers[28][19]~q\ <= NOT \REGFILE|registers[28][19]~q\;
\REGFILE|ALT_INV_registers[24][19]~q\ <= NOT \REGFILE|registers[24][19]~q\;
\REGFILE|ALT_INV_registers[20][19]~q\ <= NOT \REGFILE|registers[20][19]~q\;
\REGFILE|ALT_INV_registers[16][19]~q\ <= NOT \REGFILE|registers[16][19]~q\;
\REGFILE|ALT_INV_registers[3][18]~q\ <= NOT \REGFILE|registers[3][18]~q\;
\REGFILE|ALT_INV_registers[2][18]~q\ <= NOT \REGFILE|registers[2][18]~q\;
\REGFILE|ALT_INV_registers[1][18]~q\ <= NOT \REGFILE|registers[1][18]~q\;
\REGFILE|ALT_INV_registers[0][18]~q\ <= NOT \REGFILE|registers[0][18]~q\;
\REGFILE|ALT_INV_registers[7][18]~q\ <= NOT \REGFILE|registers[7][18]~q\;
\REGFILE|ALT_INV_registers[6][18]~q\ <= NOT \REGFILE|registers[6][18]~q\;
\REGFILE|ALT_INV_registers[5][18]~q\ <= NOT \REGFILE|registers[5][18]~q\;
\REGFILE|ALT_INV_registers[4][18]~q\ <= NOT \REGFILE|registers[4][18]~q\;
\REGFILE|ALT_INV_registers[15][18]~q\ <= NOT \REGFILE|registers[15][18]~q\;
\REGFILE|ALT_INV_registers[14][18]~q\ <= NOT \REGFILE|registers[14][18]~q\;
\REGFILE|ALT_INV_registers[13][18]~q\ <= NOT \REGFILE|registers[13][18]~q\;
\REGFILE|ALT_INV_registers[12][18]~q\ <= NOT \REGFILE|registers[12][18]~q\;
\REGFILE|ALT_INV_registers[11][18]~q\ <= NOT \REGFILE|registers[11][18]~q\;
\REGFILE|ALT_INV_registers[10][18]~q\ <= NOT \REGFILE|registers[10][18]~q\;
\REGFILE|ALT_INV_registers[9][18]~q\ <= NOT \REGFILE|registers[9][18]~q\;
\REGFILE|ALT_INV_registers[8][18]~q\ <= NOT \REGFILE|registers[8][18]~q\;
\REGFILE|ALT_INV_registers[31][18]~q\ <= NOT \REGFILE|registers[31][18]~q\;
\REGFILE|ALT_INV_registers[27][18]~q\ <= NOT \REGFILE|registers[27][18]~q\;
\REGFILE|ALT_INV_registers[23][18]~q\ <= NOT \REGFILE|registers[23][18]~q\;
\REGFILE|ALT_INV_registers[19][18]~q\ <= NOT \REGFILE|registers[19][18]~q\;
\REGFILE|ALT_INV_registers[30][18]~q\ <= NOT \REGFILE|registers[30][18]~q\;
\REGFILE|ALT_INV_registers[26][18]~q\ <= NOT \REGFILE|registers[26][18]~q\;
\REGFILE|ALT_INV_registers[22][18]~q\ <= NOT \REGFILE|registers[22][18]~q\;
\REGFILE|ALT_INV_registers[18][18]~q\ <= NOT \REGFILE|registers[18][18]~q\;
\REGFILE|ALT_INV_registers[29][18]~q\ <= NOT \REGFILE|registers[29][18]~q\;
\REGFILE|ALT_INV_registers[25][18]~q\ <= NOT \REGFILE|registers[25][18]~q\;
\REGFILE|ALT_INV_registers[21][18]~q\ <= NOT \REGFILE|registers[21][18]~q\;
\REGFILE|ALT_INV_registers[17][18]~q\ <= NOT \REGFILE|registers[17][18]~q\;
\REGFILE|ALT_INV_registers[28][18]~q\ <= NOT \REGFILE|registers[28][18]~q\;
\REGFILE|ALT_INV_registers[24][18]~q\ <= NOT \REGFILE|registers[24][18]~q\;
\REGFILE|ALT_INV_registers[20][18]~q\ <= NOT \REGFILE|registers[20][18]~q\;
\REGFILE|ALT_INV_registers[16][18]~q\ <= NOT \REGFILE|registers[16][18]~q\;
\REGFILE|ALT_INV_registers[3][17]~q\ <= NOT \REGFILE|registers[3][17]~q\;
\REGFILE|ALT_INV_registers[2][17]~q\ <= NOT \REGFILE|registers[2][17]~q\;
\REGFILE|ALT_INV_registers[1][17]~q\ <= NOT \REGFILE|registers[1][17]~q\;
\REGFILE|ALT_INV_registers[0][17]~q\ <= NOT \REGFILE|registers[0][17]~q\;
\REGFILE|ALT_INV_registers[7][17]~q\ <= NOT \REGFILE|registers[7][17]~q\;
\REGFILE|ALT_INV_registers[6][17]~q\ <= NOT \REGFILE|registers[6][17]~q\;
\REGFILE|ALT_INV_registers[5][17]~q\ <= NOT \REGFILE|registers[5][17]~q\;
\REGFILE|ALT_INV_registers[4][17]~q\ <= NOT \REGFILE|registers[4][17]~q\;
\REGFILE|ALT_INV_registers[15][17]~q\ <= NOT \REGFILE|registers[15][17]~q\;
\REGFILE|ALT_INV_registers[14][17]~q\ <= NOT \REGFILE|registers[14][17]~q\;
\REGFILE|ALT_INV_registers[13][17]~q\ <= NOT \REGFILE|registers[13][17]~q\;
\REGFILE|ALT_INV_registers[12][17]~q\ <= NOT \REGFILE|registers[12][17]~q\;
\REGFILE|ALT_INV_registers[11][17]~q\ <= NOT \REGFILE|registers[11][17]~q\;
\REGFILE|ALT_INV_registers[10][17]~q\ <= NOT \REGFILE|registers[10][17]~q\;
\REGFILE|ALT_INV_registers[9][17]~q\ <= NOT \REGFILE|registers[9][17]~q\;
\REGFILE|ALT_INV_registers[8][17]~q\ <= NOT \REGFILE|registers[8][17]~q\;
\REGFILE|ALT_INV_registers[31][17]~q\ <= NOT \REGFILE|registers[31][17]~q\;
\REGFILE|ALT_INV_registers[27][17]~q\ <= NOT \REGFILE|registers[27][17]~q\;
\REGFILE|ALT_INV_registers[23][17]~q\ <= NOT \REGFILE|registers[23][17]~q\;
\REGFILE|ALT_INV_registers[19][17]~q\ <= NOT \REGFILE|registers[19][17]~q\;
\REGFILE|ALT_INV_registers[30][17]~q\ <= NOT \REGFILE|registers[30][17]~q\;
\REGFILE|ALT_INV_registers[26][17]~q\ <= NOT \REGFILE|registers[26][17]~q\;
\REGFILE|ALT_INV_registers[22][17]~q\ <= NOT \REGFILE|registers[22][17]~q\;
\REGFILE|ALT_INV_registers[18][17]~q\ <= NOT \REGFILE|registers[18][17]~q\;
\REGFILE|ALT_INV_registers[29][17]~q\ <= NOT \REGFILE|registers[29][17]~q\;
\REGFILE|ALT_INV_registers[25][17]~q\ <= NOT \REGFILE|registers[25][17]~q\;
\REGFILE|ALT_INV_registers[21][17]~q\ <= NOT \REGFILE|registers[21][17]~q\;
\REGFILE|ALT_INV_registers[17][17]~q\ <= NOT \REGFILE|registers[17][17]~q\;
\REGFILE|ALT_INV_registers[28][17]~q\ <= NOT \REGFILE|registers[28][17]~q\;
\REGFILE|ALT_INV_registers[24][17]~q\ <= NOT \REGFILE|registers[24][17]~q\;
\REGFILE|ALT_INV_registers[20][17]~q\ <= NOT \REGFILE|registers[20][17]~q\;
\REGFILE|ALT_INV_registers[16][17]~q\ <= NOT \REGFILE|registers[16][17]~q\;
\REGFILE|ALT_INV_registers[7][16]~q\ <= NOT \REGFILE|registers[7][16]~q\;
\REGFILE|ALT_INV_registers[6][16]~q\ <= NOT \REGFILE|registers[6][16]~q\;
\REGFILE|ALT_INV_registers[5][16]~q\ <= NOT \REGFILE|registers[5][16]~q\;
\REGFILE|ALT_INV_registers[4][16]~q\ <= NOT \REGFILE|registers[4][16]~q\;
\REGFILE|ALT_INV_registers[15][16]~q\ <= NOT \REGFILE|registers[15][16]~q\;
\REGFILE|ALT_INV_registers[14][16]~q\ <= NOT \REGFILE|registers[14][16]~q\;
\REGFILE|ALT_INV_registers[13][16]~q\ <= NOT \REGFILE|registers[13][16]~q\;
\REGFILE|ALT_INV_registers[12][16]~q\ <= NOT \REGFILE|registers[12][16]~q\;
\REGFILE|ALT_INV_registers[3][16]~q\ <= NOT \REGFILE|registers[3][16]~q\;
\REGFILE|ALT_INV_registers[2][16]~q\ <= NOT \REGFILE|registers[2][16]~q\;
\REGFILE|ALT_INV_registers[1][16]~q\ <= NOT \REGFILE|registers[1][16]~q\;
\REGFILE|ALT_INV_registers[0][16]~q\ <= NOT \REGFILE|registers[0][16]~q\;
\REGFILE|ALT_INV_registers[11][16]~q\ <= NOT \REGFILE|registers[11][16]~q\;
\REGFILE|ALT_INV_registers[10][16]~q\ <= NOT \REGFILE|registers[10][16]~q\;
\REGFILE|ALT_INV_registers[9][16]~q\ <= NOT \REGFILE|registers[9][16]~q\;
\REGFILE|ALT_INV_registers[8][16]~q\ <= NOT \REGFILE|registers[8][16]~q\;
\REGFILE|ALT_INV_registers[31][16]~q\ <= NOT \REGFILE|registers[31][16]~q\;
\REGFILE|ALT_INV_registers[27][16]~q\ <= NOT \REGFILE|registers[27][16]~q\;
\REGFILE|ALT_INV_registers[23][16]~q\ <= NOT \REGFILE|registers[23][16]~q\;
\REGFILE|ALT_INV_registers[19][16]~q\ <= NOT \REGFILE|registers[19][16]~q\;
\REGFILE|ALT_INV_registers[30][16]~q\ <= NOT \REGFILE|registers[30][16]~q\;
\REGFILE|ALT_INV_registers[26][16]~q\ <= NOT \REGFILE|registers[26][16]~q\;
\REGFILE|ALT_INV_registers[22][16]~q\ <= NOT \REGFILE|registers[22][16]~q\;
\REGFILE|ALT_INV_registers[18][16]~q\ <= NOT \REGFILE|registers[18][16]~q\;
\REGFILE|ALT_INV_registers[29][16]~q\ <= NOT \REGFILE|registers[29][16]~q\;
\REGFILE|ALT_INV_registers[25][16]~q\ <= NOT \REGFILE|registers[25][16]~q\;
\REGFILE|ALT_INV_registers[21][16]~q\ <= NOT \REGFILE|registers[21][16]~q\;
\REGFILE|ALT_INV_registers[17][16]~q\ <= NOT \REGFILE|registers[17][16]~q\;
\REGFILE|ALT_INV_registers[28][16]~q\ <= NOT \REGFILE|registers[28][16]~q\;
\REGFILE|ALT_INV_registers[24][16]~q\ <= NOT \REGFILE|registers[24][16]~q\;
\REGFILE|ALT_INV_registers[20][16]~q\ <= NOT \REGFILE|registers[20][16]~q\;
\REGFILE|ALT_INV_registers[16][16]~q\ <= NOT \REGFILE|registers[16][16]~q\;
\REGFILE|ALT_INV_registers[3][15]~q\ <= NOT \REGFILE|registers[3][15]~q\;
\REGFILE|ALT_INV_registers[2][15]~q\ <= NOT \REGFILE|registers[2][15]~q\;
\REGFILE|ALT_INV_registers[1][15]~q\ <= NOT \REGFILE|registers[1][15]~q\;
\REGFILE|ALT_INV_registers[0][15]~q\ <= NOT \REGFILE|registers[0][15]~q\;
\REGFILE|ALT_INV_registers[7][15]~q\ <= NOT \REGFILE|registers[7][15]~q\;
\REGFILE|ALT_INV_registers[6][15]~q\ <= NOT \REGFILE|registers[6][15]~q\;
\REGFILE|ALT_INV_registers[5][15]~q\ <= NOT \REGFILE|registers[5][15]~q\;
\REGFILE|ALT_INV_registers[4][15]~q\ <= NOT \REGFILE|registers[4][15]~q\;
\REGFILE|ALT_INV_registers[15][15]~q\ <= NOT \REGFILE|registers[15][15]~q\;
\REGFILE|ALT_INV_registers[14][15]~q\ <= NOT \REGFILE|registers[14][15]~q\;
\REGFILE|ALT_INV_registers[13][15]~q\ <= NOT \REGFILE|registers[13][15]~q\;
\REGFILE|ALT_INV_registers[12][15]~q\ <= NOT \REGFILE|registers[12][15]~q\;
\REGFILE|ALT_INV_registers[11][15]~q\ <= NOT \REGFILE|registers[11][15]~q\;
\REGFILE|ALT_INV_registers[10][15]~q\ <= NOT \REGFILE|registers[10][15]~q\;
\REGFILE|ALT_INV_registers[9][15]~q\ <= NOT \REGFILE|registers[9][15]~q\;
\REGFILE|ALT_INV_registers[8][15]~q\ <= NOT \REGFILE|registers[8][15]~q\;
\REGFILE|ALT_INV_registers[31][15]~q\ <= NOT \REGFILE|registers[31][15]~q\;
\REGFILE|ALT_INV_registers[27][15]~q\ <= NOT \REGFILE|registers[27][15]~q\;
\REGFILE|ALT_INV_registers[23][15]~q\ <= NOT \REGFILE|registers[23][15]~q\;
\REGFILE|ALT_INV_registers[19][15]~q\ <= NOT \REGFILE|registers[19][15]~q\;
\REGFILE|ALT_INV_registers[30][15]~q\ <= NOT \REGFILE|registers[30][15]~q\;
\REGFILE|ALT_INV_registers[26][15]~q\ <= NOT \REGFILE|registers[26][15]~q\;
\REGFILE|ALT_INV_registers[22][15]~q\ <= NOT \REGFILE|registers[22][15]~q\;
\REGFILE|ALT_INV_registers[18][15]~q\ <= NOT \REGFILE|registers[18][15]~q\;
\REGFILE|ALT_INV_registers[29][15]~q\ <= NOT \REGFILE|registers[29][15]~q\;
\REGFILE|ALT_INV_registers[25][15]~q\ <= NOT \REGFILE|registers[25][15]~q\;
\REGFILE|ALT_INV_registers[21][15]~q\ <= NOT \REGFILE|registers[21][15]~q\;
\REGFILE|ALT_INV_registers[17][15]~q\ <= NOT \REGFILE|registers[17][15]~q\;
\REGFILE|ALT_INV_registers[28][15]~q\ <= NOT \REGFILE|registers[28][15]~q\;
\REGFILE|ALT_INV_registers[24][15]~q\ <= NOT \REGFILE|registers[24][15]~q\;
\REGFILE|ALT_INV_registers[20][15]~q\ <= NOT \REGFILE|registers[20][15]~q\;
\REGFILE|ALT_INV_registers[16][15]~q\ <= NOT \REGFILE|registers[16][15]~q\;
\REGFILE|ALT_INV_registers[3][14]~q\ <= NOT \REGFILE|registers[3][14]~q\;
\REGFILE|ALT_INV_registers[2][14]~q\ <= NOT \REGFILE|registers[2][14]~q\;
\REGFILE|ALT_INV_registers[1][14]~q\ <= NOT \REGFILE|registers[1][14]~q\;
\REGFILE|ALT_INV_registers[0][14]~q\ <= NOT \REGFILE|registers[0][14]~q\;
\REGFILE|ALT_INV_registers[7][14]~q\ <= NOT \REGFILE|registers[7][14]~q\;
\REGFILE|ALT_INV_registers[6][14]~q\ <= NOT \REGFILE|registers[6][14]~q\;
\REGFILE|ALT_INV_registers[5][14]~q\ <= NOT \REGFILE|registers[5][14]~q\;
\REGFILE|ALT_INV_registers[4][14]~q\ <= NOT \REGFILE|registers[4][14]~q\;
\REGFILE|ALT_INV_registers[15][14]~q\ <= NOT \REGFILE|registers[15][14]~q\;
\REGFILE|ALT_INV_registers[14][14]~q\ <= NOT \REGFILE|registers[14][14]~q\;
\REGFILE|ALT_INV_registers[13][14]~q\ <= NOT \REGFILE|registers[13][14]~q\;
\REGFILE|ALT_INV_registers[12][14]~q\ <= NOT \REGFILE|registers[12][14]~q\;
\REGFILE|ALT_INV_registers[11][14]~q\ <= NOT \REGFILE|registers[11][14]~q\;
\REGFILE|ALT_INV_registers[10][14]~q\ <= NOT \REGFILE|registers[10][14]~q\;
\REGFILE|ALT_INV_registers[9][14]~q\ <= NOT \REGFILE|registers[9][14]~q\;
\REGFILE|ALT_INV_registers[8][14]~q\ <= NOT \REGFILE|registers[8][14]~q\;
\REGFILE|ALT_INV_registers[31][14]~q\ <= NOT \REGFILE|registers[31][14]~q\;
\REGFILE|ALT_INV_registers[27][14]~q\ <= NOT \REGFILE|registers[27][14]~q\;
\REGFILE|ALT_INV_registers[23][14]~q\ <= NOT \REGFILE|registers[23][14]~q\;
\REGFILE|ALT_INV_registers[19][14]~q\ <= NOT \REGFILE|registers[19][14]~q\;
\REGFILE|ALT_INV_registers[30][14]~q\ <= NOT \REGFILE|registers[30][14]~q\;
\REGFILE|ALT_INV_registers[26][14]~q\ <= NOT \REGFILE|registers[26][14]~q\;
\REGFILE|ALT_INV_registers[22][14]~q\ <= NOT \REGFILE|registers[22][14]~q\;
\REGFILE|ALT_INV_registers[18][14]~q\ <= NOT \REGFILE|registers[18][14]~q\;
\REGFILE|ALT_INV_registers[29][14]~q\ <= NOT \REGFILE|registers[29][14]~q\;
\REGFILE|ALT_INV_registers[25][14]~q\ <= NOT \REGFILE|registers[25][14]~q\;
\REGFILE|ALT_INV_registers[21][14]~q\ <= NOT \REGFILE|registers[21][14]~q\;
\REGFILE|ALT_INV_registers[17][14]~q\ <= NOT \REGFILE|registers[17][14]~q\;
\REGFILE|ALT_INV_registers[28][14]~q\ <= NOT \REGFILE|registers[28][14]~q\;
\REGFILE|ALT_INV_registers[24][14]~q\ <= NOT \REGFILE|registers[24][14]~q\;
\REGFILE|ALT_INV_registers[20][14]~q\ <= NOT \REGFILE|registers[20][14]~q\;
\REGFILE|ALT_INV_registers[16][14]~q\ <= NOT \REGFILE|registers[16][14]~q\;
\REGFILE|ALT_INV_registers[3][13]~q\ <= NOT \REGFILE|registers[3][13]~q\;
\REGFILE|ALT_INV_registers[2][13]~q\ <= NOT \REGFILE|registers[2][13]~q\;
\REGFILE|ALT_INV_registers[1][13]~q\ <= NOT \REGFILE|registers[1][13]~q\;
\REGFILE|ALT_INV_registers[0][13]~q\ <= NOT \REGFILE|registers[0][13]~q\;
\REGFILE|ALT_INV_registers[7][13]~q\ <= NOT \REGFILE|registers[7][13]~q\;
\REGFILE|ALT_INV_registers[6][13]~q\ <= NOT \REGFILE|registers[6][13]~q\;
\REGFILE|ALT_INV_registers[5][13]~q\ <= NOT \REGFILE|registers[5][13]~q\;
\REGFILE|ALT_INV_registers[4][13]~q\ <= NOT \REGFILE|registers[4][13]~q\;
\REGFILE|ALT_INV_registers[15][13]~q\ <= NOT \REGFILE|registers[15][13]~q\;
\REGFILE|ALT_INV_registers[14][13]~q\ <= NOT \REGFILE|registers[14][13]~q\;
\REGFILE|ALT_INV_registers[13][13]~q\ <= NOT \REGFILE|registers[13][13]~q\;
\REGFILE|ALT_INV_registers[12][13]~q\ <= NOT \REGFILE|registers[12][13]~q\;
\REGFILE|ALT_INV_registers[11][13]~q\ <= NOT \REGFILE|registers[11][13]~q\;
\REGFILE|ALT_INV_registers[10][13]~q\ <= NOT \REGFILE|registers[10][13]~q\;
\REGFILE|ALT_INV_registers[9][13]~q\ <= NOT \REGFILE|registers[9][13]~q\;
\REGFILE|ALT_INV_registers[8][13]~q\ <= NOT \REGFILE|registers[8][13]~q\;
\REGFILE|ALT_INV_registers[31][13]~q\ <= NOT \REGFILE|registers[31][13]~q\;
\REGFILE|ALT_INV_registers[27][13]~q\ <= NOT \REGFILE|registers[27][13]~q\;
\REGFILE|ALT_INV_registers[23][13]~q\ <= NOT \REGFILE|registers[23][13]~q\;
\REGFILE|ALT_INV_registers[19][13]~q\ <= NOT \REGFILE|registers[19][13]~q\;
\REGFILE|ALT_INV_registers[30][13]~q\ <= NOT \REGFILE|registers[30][13]~q\;
\REGFILE|ALT_INV_registers[26][13]~q\ <= NOT \REGFILE|registers[26][13]~q\;
\REGFILE|ALT_INV_registers[22][13]~q\ <= NOT \REGFILE|registers[22][13]~q\;
\REGFILE|ALT_INV_registers[18][13]~q\ <= NOT \REGFILE|registers[18][13]~q\;
\REGFILE|ALT_INV_registers[29][13]~q\ <= NOT \REGFILE|registers[29][13]~q\;
\REGFILE|ALT_INV_registers[25][13]~q\ <= NOT \REGFILE|registers[25][13]~q\;
\REGFILE|ALT_INV_registers[21][13]~q\ <= NOT \REGFILE|registers[21][13]~q\;
\REGFILE|ALT_INV_registers[17][13]~q\ <= NOT \REGFILE|registers[17][13]~q\;
\REGFILE|ALT_INV_registers[28][13]~q\ <= NOT \REGFILE|registers[28][13]~q\;
\REGFILE|ALT_INV_registers[24][13]~q\ <= NOT \REGFILE|registers[24][13]~q\;
\REGFILE|ALT_INV_registers[20][13]~q\ <= NOT \REGFILE|registers[20][13]~q\;
\REGFILE|ALT_INV_registers[16][13]~q\ <= NOT \REGFILE|registers[16][13]~q\;
\REGFILE|ALT_INV_registers[3][12]~q\ <= NOT \REGFILE|registers[3][12]~q\;
\REGFILE|ALT_INV_registers[2][12]~q\ <= NOT \REGFILE|registers[2][12]~q\;
\REGFILE|ALT_INV_registers[1][12]~q\ <= NOT \REGFILE|registers[1][12]~q\;
\REGFILE|ALT_INV_registers[0][12]~q\ <= NOT \REGFILE|registers[0][12]~q\;
\REGFILE|ALT_INV_registers[7][12]~q\ <= NOT \REGFILE|registers[7][12]~q\;
\REGFILE|ALT_INV_registers[6][12]~q\ <= NOT \REGFILE|registers[6][12]~q\;
\REGFILE|ALT_INV_registers[5][12]~q\ <= NOT \REGFILE|registers[5][12]~q\;
\REGFILE|ALT_INV_registers[4][12]~q\ <= NOT \REGFILE|registers[4][12]~q\;
\REGFILE|ALT_INV_registers[15][12]~q\ <= NOT \REGFILE|registers[15][12]~q\;
\REGFILE|ALT_INV_registers[14][12]~q\ <= NOT \REGFILE|registers[14][12]~q\;
\REGFILE|ALT_INV_registers[13][12]~q\ <= NOT \REGFILE|registers[13][12]~q\;
\REGFILE|ALT_INV_registers[12][12]~q\ <= NOT \REGFILE|registers[12][12]~q\;
\REGFILE|ALT_INV_registers[11][12]~q\ <= NOT \REGFILE|registers[11][12]~q\;
\REGFILE|ALT_INV_registers[10][12]~q\ <= NOT \REGFILE|registers[10][12]~q\;
\REGFILE|ALT_INV_registers[9][12]~q\ <= NOT \REGFILE|registers[9][12]~q\;
\REGFILE|ALT_INV_registers[8][12]~q\ <= NOT \REGFILE|registers[8][12]~q\;
\REGFILE|ALT_INV_registers[31][12]~q\ <= NOT \REGFILE|registers[31][12]~q\;
\REGFILE|ALT_INV_registers[27][12]~q\ <= NOT \REGFILE|registers[27][12]~q\;
\REGFILE|ALT_INV_registers[23][12]~q\ <= NOT \REGFILE|registers[23][12]~q\;
\REGFILE|ALT_INV_registers[19][12]~q\ <= NOT \REGFILE|registers[19][12]~q\;
\REGFILE|ALT_INV_registers[30][12]~q\ <= NOT \REGFILE|registers[30][12]~q\;
\REGFILE|ALT_INV_registers[26][12]~q\ <= NOT \REGFILE|registers[26][12]~q\;
\REGFILE|ALT_INV_registers[22][12]~q\ <= NOT \REGFILE|registers[22][12]~q\;
\REGFILE|ALT_INV_registers[18][12]~q\ <= NOT \REGFILE|registers[18][12]~q\;
\REGFILE|ALT_INV_registers[29][12]~q\ <= NOT \REGFILE|registers[29][12]~q\;
\REGFILE|ALT_INV_registers[25][12]~q\ <= NOT \REGFILE|registers[25][12]~q\;
\REGFILE|ALT_INV_registers[21][12]~q\ <= NOT \REGFILE|registers[21][12]~q\;
\REGFILE|ALT_INV_registers[17][12]~q\ <= NOT \REGFILE|registers[17][12]~q\;
\REGFILE|ALT_INV_registers[28][12]~q\ <= NOT \REGFILE|registers[28][12]~q\;
\REGFILE|ALT_INV_registers[24][12]~q\ <= NOT \REGFILE|registers[24][12]~q\;
\REGFILE|ALT_INV_registers[20][12]~q\ <= NOT \REGFILE|registers[20][12]~q\;
\REGFILE|ALT_INV_registers[16][12]~q\ <= NOT \REGFILE|registers[16][12]~q\;
\REGFILE|ALT_INV_registers[3][11]~q\ <= NOT \REGFILE|registers[3][11]~q\;
\REGFILE|ALT_INV_registers[2][11]~q\ <= NOT \REGFILE|registers[2][11]~q\;
\REGFILE|ALT_INV_registers[1][11]~q\ <= NOT \REGFILE|registers[1][11]~q\;
\REGFILE|ALT_INV_registers[0][11]~q\ <= NOT \REGFILE|registers[0][11]~q\;
\REGFILE|ALT_INV_registers[7][11]~q\ <= NOT \REGFILE|registers[7][11]~q\;
\REGFILE|ALT_INV_registers[6][11]~q\ <= NOT \REGFILE|registers[6][11]~q\;
\REGFILE|ALT_INV_registers[5][11]~q\ <= NOT \REGFILE|registers[5][11]~q\;
\REGFILE|ALT_INV_registers[4][11]~q\ <= NOT \REGFILE|registers[4][11]~q\;
\REGFILE|ALT_INV_registers[15][11]~q\ <= NOT \REGFILE|registers[15][11]~q\;
\REGFILE|ALT_INV_registers[14][11]~q\ <= NOT \REGFILE|registers[14][11]~q\;
\REGFILE|ALT_INV_registers[13][11]~q\ <= NOT \REGFILE|registers[13][11]~q\;
\REGFILE|ALT_INV_registers[12][11]~q\ <= NOT \REGFILE|registers[12][11]~q\;
\REGFILE|ALT_INV_registers[11][11]~q\ <= NOT \REGFILE|registers[11][11]~q\;
\REGFILE|ALT_INV_registers[10][11]~q\ <= NOT \REGFILE|registers[10][11]~q\;
\REGFILE|ALT_INV_registers[9][11]~q\ <= NOT \REGFILE|registers[9][11]~q\;
\REGFILE|ALT_INV_registers[8][11]~q\ <= NOT \REGFILE|registers[8][11]~q\;
\REGFILE|ALT_INV_registers[31][11]~q\ <= NOT \REGFILE|registers[31][11]~q\;
\REGFILE|ALT_INV_registers[27][11]~q\ <= NOT \REGFILE|registers[27][11]~q\;
\REGFILE|ALT_INV_registers[23][11]~q\ <= NOT \REGFILE|registers[23][11]~q\;
\REGFILE|ALT_INV_registers[19][11]~q\ <= NOT \REGFILE|registers[19][11]~q\;
\REGFILE|ALT_INV_registers[30][11]~q\ <= NOT \REGFILE|registers[30][11]~q\;
\REGFILE|ALT_INV_registers[26][11]~q\ <= NOT \REGFILE|registers[26][11]~q\;
\REGFILE|ALT_INV_registers[22][11]~q\ <= NOT \REGFILE|registers[22][11]~q\;
\REGFILE|ALT_INV_registers[18][11]~q\ <= NOT \REGFILE|registers[18][11]~q\;
\REGFILE|ALT_INV_registers[29][11]~q\ <= NOT \REGFILE|registers[29][11]~q\;
\REGFILE|ALT_INV_registers[25][11]~q\ <= NOT \REGFILE|registers[25][11]~q\;
\REGFILE|ALT_INV_registers[21][11]~q\ <= NOT \REGFILE|registers[21][11]~q\;
\REGFILE|ALT_INV_registers[17][11]~q\ <= NOT \REGFILE|registers[17][11]~q\;
\REGFILE|ALT_INV_registers[28][11]~q\ <= NOT \REGFILE|registers[28][11]~q\;
\REGFILE|ALT_INV_registers[24][11]~q\ <= NOT \REGFILE|registers[24][11]~q\;
\REGFILE|ALT_INV_registers[20][11]~q\ <= NOT \REGFILE|registers[20][11]~q\;
\REGFILE|ALT_INV_registers[16][11]~q\ <= NOT \REGFILE|registers[16][11]~q\;
\REGFILE|ALT_INV_registers[3][10]~q\ <= NOT \REGFILE|registers[3][10]~q\;
\REGFILE|ALT_INV_registers[2][10]~q\ <= NOT \REGFILE|registers[2][10]~q\;
\REGFILE|ALT_INV_registers[1][10]~q\ <= NOT \REGFILE|registers[1][10]~q\;
\REGFILE|ALT_INV_registers[0][10]~q\ <= NOT \REGFILE|registers[0][10]~q\;
\REGFILE|ALT_INV_registers[7][10]~q\ <= NOT \REGFILE|registers[7][10]~q\;
\REGFILE|ALT_INV_registers[6][10]~q\ <= NOT \REGFILE|registers[6][10]~q\;
\REGFILE|ALT_INV_registers[5][10]~q\ <= NOT \REGFILE|registers[5][10]~q\;
\REGFILE|ALT_INV_registers[4][10]~q\ <= NOT \REGFILE|registers[4][10]~q\;
\REGFILE|ALT_INV_registers[15][10]~q\ <= NOT \REGFILE|registers[15][10]~q\;
\REGFILE|ALT_INV_registers[14][10]~q\ <= NOT \REGFILE|registers[14][10]~q\;
\REGFILE|ALT_INV_registers[13][10]~q\ <= NOT \REGFILE|registers[13][10]~q\;
\REGFILE|ALT_INV_registers[12][10]~q\ <= NOT \REGFILE|registers[12][10]~q\;
\REGFILE|ALT_INV_registers[11][10]~q\ <= NOT \REGFILE|registers[11][10]~q\;
\REGFILE|ALT_INV_registers[10][10]~q\ <= NOT \REGFILE|registers[10][10]~q\;
\REGFILE|ALT_INV_registers[9][10]~q\ <= NOT \REGFILE|registers[9][10]~q\;
\REGFILE|ALT_INV_registers[8][10]~q\ <= NOT \REGFILE|registers[8][10]~q\;
\REGFILE|ALT_INV_registers[31][10]~q\ <= NOT \REGFILE|registers[31][10]~q\;
\REGFILE|ALT_INV_registers[27][10]~q\ <= NOT \REGFILE|registers[27][10]~q\;
\REGFILE|ALT_INV_registers[23][10]~q\ <= NOT \REGFILE|registers[23][10]~q\;
\REGFILE|ALT_INV_registers[19][10]~q\ <= NOT \REGFILE|registers[19][10]~q\;
\REGFILE|ALT_INV_registers[30][10]~q\ <= NOT \REGFILE|registers[30][10]~q\;
\REGFILE|ALT_INV_registers[26][10]~q\ <= NOT \REGFILE|registers[26][10]~q\;
\REGFILE|ALT_INV_registers[22][10]~q\ <= NOT \REGFILE|registers[22][10]~q\;
\REGFILE|ALT_INV_registers[18][10]~q\ <= NOT \REGFILE|registers[18][10]~q\;
\REGFILE|ALT_INV_registers[29][10]~q\ <= NOT \REGFILE|registers[29][10]~q\;
\REGFILE|ALT_INV_registers[25][10]~q\ <= NOT \REGFILE|registers[25][10]~q\;
\REGFILE|ALT_INV_registers[21][10]~q\ <= NOT \REGFILE|registers[21][10]~q\;
\REGFILE|ALT_INV_registers[17][10]~q\ <= NOT \REGFILE|registers[17][10]~q\;
\REGFILE|ALT_INV_registers[28][10]~q\ <= NOT \REGFILE|registers[28][10]~q\;
\REGFILE|ALT_INV_registers[24][10]~q\ <= NOT \REGFILE|registers[24][10]~q\;
\REGFILE|ALT_INV_registers[20][10]~q\ <= NOT \REGFILE|registers[20][10]~q\;
\REGFILE|ALT_INV_registers[16][10]~q\ <= NOT \REGFILE|registers[16][10]~q\;
\REGFILE|ALT_INV_registers[3][9]~q\ <= NOT \REGFILE|registers[3][9]~q\;
\REGFILE|ALT_INV_registers[2][9]~q\ <= NOT \REGFILE|registers[2][9]~q\;
\REGFILE|ALT_INV_registers[1][9]~q\ <= NOT \REGFILE|registers[1][9]~q\;
\REGFILE|ALT_INV_registers[0][9]~q\ <= NOT \REGFILE|registers[0][9]~q\;
\REGFILE|ALT_INV_registers[7][9]~q\ <= NOT \REGFILE|registers[7][9]~q\;
\REGFILE|ALT_INV_registers[6][9]~q\ <= NOT \REGFILE|registers[6][9]~q\;
\REGFILE|ALT_INV_registers[5][9]~q\ <= NOT \REGFILE|registers[5][9]~q\;
\REGFILE|ALT_INV_registers[4][9]~q\ <= NOT \REGFILE|registers[4][9]~q\;
\REGFILE|ALT_INV_registers[15][9]~q\ <= NOT \REGFILE|registers[15][9]~q\;
\REGFILE|ALT_INV_registers[14][9]~q\ <= NOT \REGFILE|registers[14][9]~q\;
\REGFILE|ALT_INV_registers[13][9]~q\ <= NOT \REGFILE|registers[13][9]~q\;
\REGFILE|ALT_INV_registers[12][9]~q\ <= NOT \REGFILE|registers[12][9]~q\;
\REGFILE|ALT_INV_registers[11][9]~q\ <= NOT \REGFILE|registers[11][9]~q\;
\REGFILE|ALT_INV_registers[10][9]~q\ <= NOT \REGFILE|registers[10][9]~q\;
\REGFILE|ALT_INV_registers[9][9]~q\ <= NOT \REGFILE|registers[9][9]~q\;
\REGFILE|ALT_INV_registers[8][9]~q\ <= NOT \REGFILE|registers[8][9]~q\;
\REGFILE|ALT_INV_registers[31][9]~q\ <= NOT \REGFILE|registers[31][9]~q\;
\REGFILE|ALT_INV_registers[27][9]~q\ <= NOT \REGFILE|registers[27][9]~q\;
\REGFILE|ALT_INV_registers[23][9]~q\ <= NOT \REGFILE|registers[23][9]~q\;
\REGFILE|ALT_INV_registers[19][9]~q\ <= NOT \REGFILE|registers[19][9]~q\;
\REGFILE|ALT_INV_registers[30][9]~q\ <= NOT \REGFILE|registers[30][9]~q\;
\REGFILE|ALT_INV_registers[26][9]~q\ <= NOT \REGFILE|registers[26][9]~q\;
\REGFILE|ALT_INV_registers[22][9]~q\ <= NOT \REGFILE|registers[22][9]~q\;
\REGFILE|ALT_INV_registers[18][9]~q\ <= NOT \REGFILE|registers[18][9]~q\;
\REGFILE|ALT_INV_registers[29][9]~q\ <= NOT \REGFILE|registers[29][9]~q\;
\REGFILE|ALT_INV_registers[25][9]~q\ <= NOT \REGFILE|registers[25][9]~q\;
\REGFILE|ALT_INV_registers[21][9]~q\ <= NOT \REGFILE|registers[21][9]~q\;
\REGFILE|ALT_INV_registers[17][9]~q\ <= NOT \REGFILE|registers[17][9]~q\;
\REGFILE|ALT_INV_registers[28][9]~q\ <= NOT \REGFILE|registers[28][9]~q\;
\REGFILE|ALT_INV_registers[24][9]~q\ <= NOT \REGFILE|registers[24][9]~q\;
\REGFILE|ALT_INV_registers[20][9]~q\ <= NOT \REGFILE|registers[20][9]~q\;
\REGFILE|ALT_INV_registers[16][9]~q\ <= NOT \REGFILE|registers[16][9]~q\;
\REGFILE|ALT_INV_registers[3][8]~q\ <= NOT \REGFILE|registers[3][8]~q\;
\REGFILE|ALT_INV_registers[2][8]~q\ <= NOT \REGFILE|registers[2][8]~q\;
\REGFILE|ALT_INV_registers[1][8]~q\ <= NOT \REGFILE|registers[1][8]~q\;
\REGFILE|ALT_INV_registers[0][8]~q\ <= NOT \REGFILE|registers[0][8]~q\;
\REGFILE|ALT_INV_registers[7][8]~q\ <= NOT \REGFILE|registers[7][8]~q\;
\REGFILE|ALT_INV_registers[6][8]~q\ <= NOT \REGFILE|registers[6][8]~q\;
\REGFILE|ALT_INV_registers[5][8]~q\ <= NOT \REGFILE|registers[5][8]~q\;
\REGFILE|ALT_INV_registers[4][8]~q\ <= NOT \REGFILE|registers[4][8]~q\;
\REGFILE|ALT_INV_registers[15][8]~q\ <= NOT \REGFILE|registers[15][8]~q\;
\REGFILE|ALT_INV_registers[14][8]~q\ <= NOT \REGFILE|registers[14][8]~q\;
\REGFILE|ALT_INV_registers[13][8]~q\ <= NOT \REGFILE|registers[13][8]~q\;
\REGFILE|ALT_INV_registers[12][8]~q\ <= NOT \REGFILE|registers[12][8]~q\;
\REGFILE|ALT_INV_registers[11][8]~q\ <= NOT \REGFILE|registers[11][8]~q\;
\REGFILE|ALT_INV_registers[10][8]~q\ <= NOT \REGFILE|registers[10][8]~q\;
\REGFILE|ALT_INV_registers[9][8]~q\ <= NOT \REGFILE|registers[9][8]~q\;
\REGFILE|ALT_INV_registers[8][8]~q\ <= NOT \REGFILE|registers[8][8]~q\;
\REGFILE|ALT_INV_registers[31][8]~q\ <= NOT \REGFILE|registers[31][8]~q\;
\REGFILE|ALT_INV_registers[27][8]~q\ <= NOT \REGFILE|registers[27][8]~q\;
\REGFILE|ALT_INV_registers[23][8]~q\ <= NOT \REGFILE|registers[23][8]~q\;
\REGFILE|ALT_INV_registers[19][8]~q\ <= NOT \REGFILE|registers[19][8]~q\;
\REGFILE|ALT_INV_registers[30][8]~q\ <= NOT \REGFILE|registers[30][8]~q\;
\REGFILE|ALT_INV_registers[26][8]~q\ <= NOT \REGFILE|registers[26][8]~q\;
\REGFILE|ALT_INV_registers[22][8]~q\ <= NOT \REGFILE|registers[22][8]~q\;
\REGFILE|ALT_INV_registers[18][8]~q\ <= NOT \REGFILE|registers[18][8]~q\;
\REGFILE|ALT_INV_registers[29][8]~q\ <= NOT \REGFILE|registers[29][8]~q\;
\REGFILE|ALT_INV_registers[25][8]~q\ <= NOT \REGFILE|registers[25][8]~q\;
\REGFILE|ALT_INV_registers[21][8]~q\ <= NOT \REGFILE|registers[21][8]~q\;
\REGFILE|ALT_INV_registers[17][8]~q\ <= NOT \REGFILE|registers[17][8]~q\;
\REGFILE|ALT_INV_registers[28][8]~q\ <= NOT \REGFILE|registers[28][8]~q\;
\REGFILE|ALT_INV_registers[24][8]~q\ <= NOT \REGFILE|registers[24][8]~q\;
\REGFILE|ALT_INV_registers[20][8]~q\ <= NOT \REGFILE|registers[20][8]~q\;
\REGFILE|ALT_INV_registers[16][8]~q\ <= NOT \REGFILE|registers[16][8]~q\;
\REGFILE|ALT_INV_registers[3][7]~q\ <= NOT \REGFILE|registers[3][7]~q\;
\REGFILE|ALT_INV_registers[2][7]~q\ <= NOT \REGFILE|registers[2][7]~q\;
\REGFILE|ALT_INV_registers[1][7]~q\ <= NOT \REGFILE|registers[1][7]~q\;
\REGFILE|ALT_INV_registers[0][7]~q\ <= NOT \REGFILE|registers[0][7]~q\;
\REGFILE|ALT_INV_registers[7][7]~q\ <= NOT \REGFILE|registers[7][7]~q\;
\REGFILE|ALT_INV_registers[6][7]~q\ <= NOT \REGFILE|registers[6][7]~q\;
\REGFILE|ALT_INV_registers[5][7]~q\ <= NOT \REGFILE|registers[5][7]~q\;
\REGFILE|ALT_INV_registers[4][7]~q\ <= NOT \REGFILE|registers[4][7]~q\;
\REGFILE|ALT_INV_registers[15][7]~q\ <= NOT \REGFILE|registers[15][7]~q\;
\REGFILE|ALT_INV_registers[14][7]~q\ <= NOT \REGFILE|registers[14][7]~q\;
\REGFILE|ALT_INV_registers[13][7]~q\ <= NOT \REGFILE|registers[13][7]~q\;
\REGFILE|ALT_INV_registers[12][7]~q\ <= NOT \REGFILE|registers[12][7]~q\;
\REGFILE|ALT_INV_registers[11][7]~q\ <= NOT \REGFILE|registers[11][7]~q\;
\REGFILE|ALT_INV_registers[10][7]~q\ <= NOT \REGFILE|registers[10][7]~q\;
\REGFILE|ALT_INV_registers[9][7]~q\ <= NOT \REGFILE|registers[9][7]~q\;
\REGFILE|ALT_INV_registers[8][7]~q\ <= NOT \REGFILE|registers[8][7]~q\;
\REGFILE|ALT_INV_registers[31][7]~q\ <= NOT \REGFILE|registers[31][7]~q\;
\REGFILE|ALT_INV_registers[27][7]~q\ <= NOT \REGFILE|registers[27][7]~q\;
\REGFILE|ALT_INV_registers[23][7]~q\ <= NOT \REGFILE|registers[23][7]~q\;
\REGFILE|ALT_INV_registers[19][7]~q\ <= NOT \REGFILE|registers[19][7]~q\;
\REGFILE|ALT_INV_registers[30][7]~q\ <= NOT \REGFILE|registers[30][7]~q\;
\REGFILE|ALT_INV_registers[26][7]~q\ <= NOT \REGFILE|registers[26][7]~q\;
\REGFILE|ALT_INV_registers[22][7]~q\ <= NOT \REGFILE|registers[22][7]~q\;
\REGFILE|ALT_INV_registers[18][7]~q\ <= NOT \REGFILE|registers[18][7]~q\;
\REGFILE|ALT_INV_registers[29][7]~q\ <= NOT \REGFILE|registers[29][7]~q\;
\REGFILE|ALT_INV_registers[25][7]~q\ <= NOT \REGFILE|registers[25][7]~q\;
\REGFILE|ALT_INV_registers[21][7]~q\ <= NOT \REGFILE|registers[21][7]~q\;
\REGFILE|ALT_INV_registers[17][7]~q\ <= NOT \REGFILE|registers[17][7]~q\;
\REGFILE|ALT_INV_registers[28][7]~q\ <= NOT \REGFILE|registers[28][7]~q\;
\REGFILE|ALT_INV_registers[24][7]~q\ <= NOT \REGFILE|registers[24][7]~q\;
\REGFILE|ALT_INV_registers[20][7]~q\ <= NOT \REGFILE|registers[20][7]~q\;
\REGFILE|ALT_INV_registers[16][7]~q\ <= NOT \REGFILE|registers[16][7]~q\;
\REGFILE|ALT_INV_registers[3][6]~q\ <= NOT \REGFILE|registers[3][6]~q\;
\REGFILE|ALT_INV_registers[2][6]~q\ <= NOT \REGFILE|registers[2][6]~q\;
\REGFILE|ALT_INV_registers[1][6]~q\ <= NOT \REGFILE|registers[1][6]~q\;
\REGFILE|ALT_INV_registers[0][6]~q\ <= NOT \REGFILE|registers[0][6]~q\;
\REGFILE|ALT_INV_registers[7][6]~q\ <= NOT \REGFILE|registers[7][6]~q\;
\REGFILE|ALT_INV_registers[6][6]~q\ <= NOT \REGFILE|registers[6][6]~q\;
\REGFILE|ALT_INV_registers[5][6]~q\ <= NOT \REGFILE|registers[5][6]~q\;
\REGFILE|ALT_INV_registers[4][6]~q\ <= NOT \REGFILE|registers[4][6]~q\;
\REGFILE|ALT_INV_registers[15][6]~q\ <= NOT \REGFILE|registers[15][6]~q\;
\REGFILE|ALT_INV_registers[14][6]~q\ <= NOT \REGFILE|registers[14][6]~q\;
\REGFILE|ALT_INV_registers[13][6]~q\ <= NOT \REGFILE|registers[13][6]~q\;
\REGFILE|ALT_INV_registers[12][6]~q\ <= NOT \REGFILE|registers[12][6]~q\;
\REGFILE|ALT_INV_registers[11][6]~q\ <= NOT \REGFILE|registers[11][6]~q\;
\REGFILE|ALT_INV_registers[10][6]~q\ <= NOT \REGFILE|registers[10][6]~q\;
\REGFILE|ALT_INV_registers[9][6]~q\ <= NOT \REGFILE|registers[9][6]~q\;
\REGFILE|ALT_INV_registers[8][6]~q\ <= NOT \REGFILE|registers[8][6]~q\;
\REGFILE|ALT_INV_registers[31][6]~q\ <= NOT \REGFILE|registers[31][6]~q\;
\REGFILE|ALT_INV_registers[27][6]~q\ <= NOT \REGFILE|registers[27][6]~q\;
\REGFILE|ALT_INV_registers[23][6]~q\ <= NOT \REGFILE|registers[23][6]~q\;
\REGFILE|ALT_INV_registers[19][6]~q\ <= NOT \REGFILE|registers[19][6]~q\;
\REGFILE|ALT_INV_registers[30][6]~q\ <= NOT \REGFILE|registers[30][6]~q\;
\REGFILE|ALT_INV_registers[26][6]~q\ <= NOT \REGFILE|registers[26][6]~q\;
\REGFILE|ALT_INV_registers[22][6]~q\ <= NOT \REGFILE|registers[22][6]~q\;
\REGFILE|ALT_INV_registers[18][6]~q\ <= NOT \REGFILE|registers[18][6]~q\;
\REGFILE|ALT_INV_registers[29][6]~q\ <= NOT \REGFILE|registers[29][6]~q\;
\REGFILE|ALT_INV_registers[25][6]~q\ <= NOT \REGFILE|registers[25][6]~q\;
\REGFILE|ALT_INV_registers[21][6]~q\ <= NOT \REGFILE|registers[21][6]~q\;
\REGFILE|ALT_INV_registers[17][6]~q\ <= NOT \REGFILE|registers[17][6]~q\;
\REGFILE|ALT_INV_registers[28][6]~q\ <= NOT \REGFILE|registers[28][6]~q\;
\REGFILE|ALT_INV_registers[24][6]~q\ <= NOT \REGFILE|registers[24][6]~q\;
\REGFILE|ALT_INV_registers[20][6]~q\ <= NOT \REGFILE|registers[20][6]~q\;
\REGFILE|ALT_INV_registers[16][6]~q\ <= NOT \REGFILE|registers[16][6]~q\;
\REGFILE|ALT_INV_registers[3][5]~q\ <= NOT \REGFILE|registers[3][5]~q\;
\REGFILE|ALT_INV_registers[2][5]~q\ <= NOT \REGFILE|registers[2][5]~q\;
\REGFILE|ALT_INV_registers[1][5]~q\ <= NOT \REGFILE|registers[1][5]~q\;
\REGFILE|ALT_INV_registers[0][5]~q\ <= NOT \REGFILE|registers[0][5]~q\;
\REGFILE|ALT_INV_registers[7][5]~q\ <= NOT \REGFILE|registers[7][5]~q\;
\REGFILE|ALT_INV_registers[6][5]~q\ <= NOT \REGFILE|registers[6][5]~q\;
\REGFILE|ALT_INV_registers[5][5]~q\ <= NOT \REGFILE|registers[5][5]~q\;
\REGFILE|ALT_INV_registers[4][5]~q\ <= NOT \REGFILE|registers[4][5]~q\;
\REGFILE|ALT_INV_registers[15][5]~q\ <= NOT \REGFILE|registers[15][5]~q\;
\REGFILE|ALT_INV_registers[14][5]~q\ <= NOT \REGFILE|registers[14][5]~q\;
\REGFILE|ALT_INV_registers[13][5]~q\ <= NOT \REGFILE|registers[13][5]~q\;
\REGFILE|ALT_INV_registers[12][5]~q\ <= NOT \REGFILE|registers[12][5]~q\;
\REGFILE|ALT_INV_registers[11][5]~q\ <= NOT \REGFILE|registers[11][5]~q\;
\REGFILE|ALT_INV_registers[10][5]~q\ <= NOT \REGFILE|registers[10][5]~q\;
\REGFILE|ALT_INV_registers[9][5]~q\ <= NOT \REGFILE|registers[9][5]~q\;
\REGFILE|ALT_INV_registers[8][5]~q\ <= NOT \REGFILE|registers[8][5]~q\;
\REGFILE|ALT_INV_registers[31][5]~q\ <= NOT \REGFILE|registers[31][5]~q\;
\REGFILE|ALT_INV_registers[27][5]~q\ <= NOT \REGFILE|registers[27][5]~q\;
\REGFILE|ALT_INV_registers[23][5]~q\ <= NOT \REGFILE|registers[23][5]~q\;
\REGFILE|ALT_INV_registers[19][5]~q\ <= NOT \REGFILE|registers[19][5]~q\;
\REGFILE|ALT_INV_registers[30][5]~q\ <= NOT \REGFILE|registers[30][5]~q\;
\REGFILE|ALT_INV_registers[26][5]~q\ <= NOT \REGFILE|registers[26][5]~q\;
\REGFILE|ALT_INV_registers[22][5]~q\ <= NOT \REGFILE|registers[22][5]~q\;
\REGFILE|ALT_INV_registers[18][5]~q\ <= NOT \REGFILE|registers[18][5]~q\;
\REGFILE|ALT_INV_registers[29][5]~q\ <= NOT \REGFILE|registers[29][5]~q\;
\REGFILE|ALT_INV_registers[25][5]~q\ <= NOT \REGFILE|registers[25][5]~q\;
\REGFILE|ALT_INV_registers[21][5]~q\ <= NOT \REGFILE|registers[21][5]~q\;
\REGFILE|ALT_INV_registers[17][5]~q\ <= NOT \REGFILE|registers[17][5]~q\;
\REGFILE|ALT_INV_registers[28][5]~q\ <= NOT \REGFILE|registers[28][5]~q\;
\REGFILE|ALT_INV_registers[24][5]~q\ <= NOT \REGFILE|registers[24][5]~q\;
\REGFILE|ALT_INV_registers[20][5]~q\ <= NOT \REGFILE|registers[20][5]~q\;
\REGFILE|ALT_INV_registers[16][5]~q\ <= NOT \REGFILE|registers[16][5]~q\;
\REGFILE|ALT_INV_registers[3][4]~q\ <= NOT \REGFILE|registers[3][4]~q\;
\REGFILE|ALT_INV_registers[2][4]~q\ <= NOT \REGFILE|registers[2][4]~q\;
\REGFILE|ALT_INV_registers[1][4]~q\ <= NOT \REGFILE|registers[1][4]~q\;
\REGFILE|ALT_INV_registers[0][4]~q\ <= NOT \REGFILE|registers[0][4]~q\;
\REGFILE|ALT_INV_registers[7][4]~q\ <= NOT \REGFILE|registers[7][4]~q\;
\REGFILE|ALT_INV_registers[6][4]~q\ <= NOT \REGFILE|registers[6][4]~q\;
\REGFILE|ALT_INV_registers[5][4]~q\ <= NOT \REGFILE|registers[5][4]~q\;
\REGFILE|ALT_INV_registers[4][4]~q\ <= NOT \REGFILE|registers[4][4]~q\;
\REGFILE|ALT_INV_registers[15][4]~q\ <= NOT \REGFILE|registers[15][4]~q\;
\REGFILE|ALT_INV_registers[14][4]~q\ <= NOT \REGFILE|registers[14][4]~q\;
\REGFILE|ALT_INV_registers[13][4]~q\ <= NOT \REGFILE|registers[13][4]~q\;
\REGFILE|ALT_INV_registers[12][4]~q\ <= NOT \REGFILE|registers[12][4]~q\;
\REGFILE|ALT_INV_registers[11][4]~q\ <= NOT \REGFILE|registers[11][4]~q\;
\REGFILE|ALT_INV_registers[10][4]~q\ <= NOT \REGFILE|registers[10][4]~q\;
\REGFILE|ALT_INV_registers[9][4]~q\ <= NOT \REGFILE|registers[9][4]~q\;
\REGFILE|ALT_INV_registers[8][4]~q\ <= NOT \REGFILE|registers[8][4]~q\;
\REGFILE|ALT_INV_registers[31][4]~q\ <= NOT \REGFILE|registers[31][4]~q\;
\REGFILE|ALT_INV_registers[27][4]~q\ <= NOT \REGFILE|registers[27][4]~q\;
\REGFILE|ALT_INV_registers[23][4]~q\ <= NOT \REGFILE|registers[23][4]~q\;
\REGFILE|ALT_INV_registers[19][4]~q\ <= NOT \REGFILE|registers[19][4]~q\;
\REGFILE|ALT_INV_registers[30][4]~q\ <= NOT \REGFILE|registers[30][4]~q\;
\REGFILE|ALT_INV_registers[26][4]~q\ <= NOT \REGFILE|registers[26][4]~q\;
\REGFILE|ALT_INV_registers[22][4]~q\ <= NOT \REGFILE|registers[22][4]~q\;
\REGFILE|ALT_INV_registers[18][4]~q\ <= NOT \REGFILE|registers[18][4]~q\;
\REGFILE|ALT_INV_registers[29][4]~q\ <= NOT \REGFILE|registers[29][4]~q\;
\REGFILE|ALT_INV_registers[25][4]~q\ <= NOT \REGFILE|registers[25][4]~q\;
\REGFILE|ALT_INV_registers[21][4]~q\ <= NOT \REGFILE|registers[21][4]~q\;
\REGFILE|ALT_INV_registers[17][4]~q\ <= NOT \REGFILE|registers[17][4]~q\;
\REGFILE|ALT_INV_registers[28][4]~q\ <= NOT \REGFILE|registers[28][4]~q\;
\REGFILE|ALT_INV_registers[24][4]~q\ <= NOT \REGFILE|registers[24][4]~q\;
\REGFILE|ALT_INV_registers[20][4]~q\ <= NOT \REGFILE|registers[20][4]~q\;
\REGFILE|ALT_INV_registers[16][4]~q\ <= NOT \REGFILE|registers[16][4]~q\;
\REGFILE|ALT_INV_registers[3][3]~q\ <= NOT \REGFILE|registers[3][3]~q\;
\REGFILE|ALT_INV_registers[2][3]~q\ <= NOT \REGFILE|registers[2][3]~q\;
\REGFILE|ALT_INV_registers[1][3]~q\ <= NOT \REGFILE|registers[1][3]~q\;
\REGFILE|ALT_INV_registers[0][3]~q\ <= NOT \REGFILE|registers[0][3]~q\;
\REGFILE|ALT_INV_registers[7][3]~q\ <= NOT \REGFILE|registers[7][3]~q\;
\REGFILE|ALT_INV_registers[6][3]~q\ <= NOT \REGFILE|registers[6][3]~q\;
\REGFILE|ALT_INV_registers[5][3]~q\ <= NOT \REGFILE|registers[5][3]~q\;
\REGFILE|ALT_INV_registers[4][3]~q\ <= NOT \REGFILE|registers[4][3]~q\;
\REGFILE|ALT_INV_registers[15][3]~q\ <= NOT \REGFILE|registers[15][3]~q\;
\REGFILE|ALT_INV_registers[14][3]~q\ <= NOT \REGFILE|registers[14][3]~q\;
\REGFILE|ALT_INV_registers[13][3]~q\ <= NOT \REGFILE|registers[13][3]~q\;
\REGFILE|ALT_INV_registers[12][3]~q\ <= NOT \REGFILE|registers[12][3]~q\;
\REGFILE|ALT_INV_registers[11][3]~q\ <= NOT \REGFILE|registers[11][3]~q\;
\REGFILE|ALT_INV_registers[10][3]~q\ <= NOT \REGFILE|registers[10][3]~q\;
\REGFILE|ALT_INV_registers[9][3]~q\ <= NOT \REGFILE|registers[9][3]~q\;
\REGFILE|ALT_INV_registers[8][3]~q\ <= NOT \REGFILE|registers[8][3]~q\;
\REGFILE|ALT_INV_registers[31][3]~q\ <= NOT \REGFILE|registers[31][3]~q\;
\REGFILE|ALT_INV_registers[27][3]~q\ <= NOT \REGFILE|registers[27][3]~q\;
\REGFILE|ALT_INV_registers[23][3]~q\ <= NOT \REGFILE|registers[23][3]~q\;
\REGFILE|ALT_INV_registers[19][3]~q\ <= NOT \REGFILE|registers[19][3]~q\;
\REGFILE|ALT_INV_registers[30][3]~q\ <= NOT \REGFILE|registers[30][3]~q\;
\REGFILE|ALT_INV_registers[26][3]~q\ <= NOT \REGFILE|registers[26][3]~q\;
\REGFILE|ALT_INV_registers[22][3]~q\ <= NOT \REGFILE|registers[22][3]~q\;
\REGFILE|ALT_INV_registers[18][3]~q\ <= NOT \REGFILE|registers[18][3]~q\;
\REGFILE|ALT_INV_registers[29][3]~q\ <= NOT \REGFILE|registers[29][3]~q\;
\REGFILE|ALT_INV_registers[25][3]~q\ <= NOT \REGFILE|registers[25][3]~q\;
\REGFILE|ALT_INV_registers[21][3]~q\ <= NOT \REGFILE|registers[21][3]~q\;
\REGFILE|ALT_INV_registers[17][3]~q\ <= NOT \REGFILE|registers[17][3]~q\;
\REGFILE|ALT_INV_registers[28][3]~q\ <= NOT \REGFILE|registers[28][3]~q\;
\REGFILE|ALT_INV_registers[24][3]~q\ <= NOT \REGFILE|registers[24][3]~q\;
\REGFILE|ALT_INV_registers[20][3]~q\ <= NOT \REGFILE|registers[20][3]~q\;
\REGFILE|ALT_INV_registers[16][3]~q\ <= NOT \REGFILE|registers[16][3]~q\;
\REGFILE|ALT_INV_registers[3][2]~q\ <= NOT \REGFILE|registers[3][2]~q\;
\REGFILE|ALT_INV_registers[2][2]~q\ <= NOT \REGFILE|registers[2][2]~q\;
\REGFILE|ALT_INV_registers[1][2]~q\ <= NOT \REGFILE|registers[1][2]~q\;
\REGFILE|ALT_INV_registers[0][2]~q\ <= NOT \REGFILE|registers[0][2]~q\;
\REGFILE|ALT_INV_registers[7][2]~q\ <= NOT \REGFILE|registers[7][2]~q\;
\REGFILE|ALT_INV_registers[6][2]~q\ <= NOT \REGFILE|registers[6][2]~q\;
\REGFILE|ALT_INV_registers[5][2]~q\ <= NOT \REGFILE|registers[5][2]~q\;
\REGFILE|ALT_INV_registers[4][2]~q\ <= NOT \REGFILE|registers[4][2]~q\;
\REGFILE|ALT_INV_registers[15][2]~q\ <= NOT \REGFILE|registers[15][2]~q\;
\REGFILE|ALT_INV_registers[14][2]~q\ <= NOT \REGFILE|registers[14][2]~q\;
\REGFILE|ALT_INV_registers[13][2]~q\ <= NOT \REGFILE|registers[13][2]~q\;
\REGFILE|ALT_INV_registers[12][2]~q\ <= NOT \REGFILE|registers[12][2]~q\;
\REGFILE|ALT_INV_registers[11][2]~q\ <= NOT \REGFILE|registers[11][2]~q\;
\REGFILE|ALT_INV_registers[10][2]~q\ <= NOT \REGFILE|registers[10][2]~q\;
\REGFILE|ALT_INV_registers[9][2]~q\ <= NOT \REGFILE|registers[9][2]~q\;
\REGFILE|ALT_INV_registers[8][2]~q\ <= NOT \REGFILE|registers[8][2]~q\;
\REGFILE|ALT_INV_registers[31][2]~q\ <= NOT \REGFILE|registers[31][2]~q\;
\REGFILE|ALT_INV_registers[27][2]~q\ <= NOT \REGFILE|registers[27][2]~q\;
\REGFILE|ALT_INV_registers[23][2]~q\ <= NOT \REGFILE|registers[23][2]~q\;
\REGFILE|ALT_INV_registers[19][2]~q\ <= NOT \REGFILE|registers[19][2]~q\;
\REGFILE|ALT_INV_registers[30][2]~q\ <= NOT \REGFILE|registers[30][2]~q\;
\REGFILE|ALT_INV_registers[26][2]~q\ <= NOT \REGFILE|registers[26][2]~q\;
\REGFILE|ALT_INV_registers[22][2]~q\ <= NOT \REGFILE|registers[22][2]~q\;
\REGFILE|ALT_INV_registers[18][2]~q\ <= NOT \REGFILE|registers[18][2]~q\;
\REGFILE|ALT_INV_registers[29][2]~q\ <= NOT \REGFILE|registers[29][2]~q\;
\REGFILE|ALT_INV_registers[25][2]~q\ <= NOT \REGFILE|registers[25][2]~q\;
\REGFILE|ALT_INV_registers[21][2]~q\ <= NOT \REGFILE|registers[21][2]~q\;
\REGFILE|ALT_INV_registers[17][2]~q\ <= NOT \REGFILE|registers[17][2]~q\;
\REGFILE|ALT_INV_registers[28][2]~q\ <= NOT \REGFILE|registers[28][2]~q\;
\REGFILE|ALT_INV_registers[24][2]~q\ <= NOT \REGFILE|registers[24][2]~q\;
\REGFILE|ALT_INV_registers[20][2]~q\ <= NOT \REGFILE|registers[20][2]~q\;
\REGFILE|ALT_INV_registers[16][2]~q\ <= NOT \REGFILE|registers[16][2]~q\;
\REGFILE|ALT_INV_registers[3][1]~q\ <= NOT \REGFILE|registers[3][1]~q\;
\REGFILE|ALT_INV_registers[2][1]~q\ <= NOT \REGFILE|registers[2][1]~q\;
\REGFILE|ALT_INV_registers[1][1]~q\ <= NOT \REGFILE|registers[1][1]~q\;
\REGFILE|ALT_INV_registers[0][1]~q\ <= NOT \REGFILE|registers[0][1]~q\;
\CONTROL|ALT_INV_ALUControl\(2) <= NOT \CONTROL|ALUControl\(2);
\CONTROL|ALT_INV_ALUControl\(0) <= NOT \CONTROL|ALUControl\(0);
\CONTROL|ALT_INV_ALUControl\(1) <= NOT \CONTROL|ALUControl\(1);
\CONTROL|ALT_INV_ALUControl\(3) <= NOT \CONTROL|ALUControl\(3);
\CONTROL|ALT_INV_Mux3~2_combout\ <= NOT \CONTROL|Mux3~2_combout\;
\CONTROL|ALT_INV_Mux12~2_combout\ <= NOT \CONTROL|Mux12~2_combout\;
\CONTROL|ALT_INV_Mux12~1_combout\ <= NOT \CONTROL|Mux12~1_combout\;
\CONTROL|ALT_INV_Mux12~0_combout\ <= NOT \CONTROL|Mux12~0_combout\;
\ALU|ALT_INV_Mux30~20_combout\ <= NOT \ALU|Mux30~20_combout\;
\ALU|ALT_INV_Mux30~19_combout\ <= NOT \ALU|Mux30~19_combout\;
\ALU|ALT_INV_Mux28~22_combout\ <= NOT \ALU|Mux28~22_combout\;
\ALU|ALT_INV_Mux30~18_combout\ <= NOT \ALU|Mux30~18_combout\;
\ALU|ALT_INV_Mux31~11_combout\ <= NOT \ALU|Mux31~11_combout\;
\ALT_INV_inputALU[31]~383_combout\ <= NOT \inputALU[31]~383_combout\;
\ALT_INV_inputALU[30]~382_combout\ <= NOT \inputALU[30]~382_combout\;
\ALT_INV_inputALU[29]~381_combout\ <= NOT \inputALU[29]~381_combout\;
\ALT_INV_inputALU[28]~380_combout\ <= NOT \inputALU[28]~380_combout\;
\ALT_INV_inputALU[27]~379_combout\ <= NOT \inputALU[27]~379_combout\;
\ALT_INV_inputALU[26]~378_combout\ <= NOT \inputALU[26]~378_combout\;
\ALT_INV_inputALU[25]~377_combout\ <= NOT \inputALU[25]~377_combout\;
\ALT_INV_inputALU[24]~376_combout\ <= NOT \inputALU[24]~376_combout\;
\ALT_INV_inputALU[23]~375_combout\ <= NOT \inputALU[23]~375_combout\;
\ALT_INV_inputALU[22]~374_combout\ <= NOT \inputALU[22]~374_combout\;
\ALT_INV_inputALU[21]~373_combout\ <= NOT \inputALU[21]~373_combout\;
\ALT_INV_inputALU[20]~372_combout\ <= NOT \inputALU[20]~372_combout\;
\ALT_INV_inputALU[19]~371_combout\ <= NOT \inputALU[19]~371_combout\;
\ALT_INV_inputALU[18]~370_combout\ <= NOT \inputALU[18]~370_combout\;
\ALT_INV_inputALU[17]~369_combout\ <= NOT \inputALU[17]~369_combout\;
\ALT_INV_inputALU[16]~368_combout\ <= NOT \inputALU[16]~368_combout\;
\ALT_INV_inputALU[15]~367_combout\ <= NOT \inputALU[15]~367_combout\;
\ALT_INV_inputALU[14]~366_combout\ <= NOT \inputALU[14]~366_combout\;
\ALT_INV_inputALU[13]~365_combout\ <= NOT \inputALU[13]~365_combout\;
\ALT_INV_inputALU[12]~364_combout\ <= NOT \inputALU[12]~364_combout\;
\ALT_INV_inputALU[11]~363_combout\ <= NOT \inputALU[11]~363_combout\;
\ALT_INV_inputALU[10]~362_combout\ <= NOT \inputALU[10]~362_combout\;
\ALT_INV_inputALU[9]~361_combout\ <= NOT \inputALU[9]~361_combout\;
\ALT_INV_inputALU[8]~360_combout\ <= NOT \inputALU[8]~360_combout\;
\ALT_INV_inputALU[7]~359_combout\ <= NOT \inputALU[7]~359_combout\;
\ALT_INV_inputALU[6]~358_combout\ <= NOT \inputALU[6]~358_combout\;
\ALT_INV_inputALU[5]~357_combout\ <= NOT \inputALU[5]~357_combout\;
\ALT_INV_inputALU[4]~356_combout\ <= NOT \inputALU[4]~356_combout\;
\ALT_INV_inputALU[3]~355_combout\ <= NOT \inputALU[3]~355_combout\;
\ALT_INV_inputALU[2]~354_combout\ <= NOT \inputALU[2]~354_combout\;
\ALT_INV_inputALU[1]~353_combout\ <= NOT \inputALU[1]~353_combout\;
\CONTROL|ALT_INV_Mux17~0_combout\ <= NOT \CONTROL|Mux17~0_combout\;
\CONTROL|ALT_INV_Mux18~0_combout\ <= NOT \CONTROL|Mux18~0_combout\;
\CONTROL|ALT_INV_Mux13~4_combout\ <= NOT \CONTROL|Mux13~4_combout\;
\CONTROL|ALT_INV_Mux13~3_combout\ <= NOT \CONTROL|Mux13~3_combout\;
\CONTROL|ALT_INV_Mux13~2_combout\ <= NOT \CONTROL|Mux13~2_combout\;
\CONTROL|ALT_INV_Mux13~1_combout\ <= NOT \CONTROL|Mux13~1_combout\;
\CONTROL|ALT_INV_Mux14~0_combout\ <= NOT \CONTROL|Mux14~0_combout\;
\CONTROL|ALT_INV_Mux13~0_combout\ <= NOT \CONTROL|Mux13~0_combout\;
\CONTROL|ALT_INV_Mux15~1_combout\ <= NOT \CONTROL|Mux15~1_combout\;
\CONTROL|ALT_INV_Mux15~0_combout\ <= NOT \CONTROL|Mux15~0_combout\;
\CONTROL|ALT_INV_Mux16~0_combout\ <= NOT \CONTROL|Mux16~0_combout\;
\CONTROL|ALT_INV_Mux19~1_combout\ <= NOT \CONTROL|Mux19~1_combout\;
\CONTROL|ALT_INV_Mux20~0_combout\ <= NOT \CONTROL|Mux20~0_combout\;
\ALT_INV_inputALU[0]~352_combout\ <= NOT \inputALU[0]~352_combout\;
\ALT_INV_ADD_MUX~5_combout\ <= NOT \ADD_MUX~5_combout\;
\ALT_INV_NEXT_PC[22]~22_combout\ <= NOT \NEXT_PC[22]~22_combout\;
\ALT_INV_ADD_MUX~4_combout\ <= NOT \ADD_MUX~4_combout\;
\ALT_INV_ADD_MUX~3_combout\ <= NOT \ADD_MUX~3_combout\;
\ALT_INV_ADD_MUX~2_combout\ <= NOT \ADD_MUX~2_combout\;
\ALT_INV_ADD_MUX~1_combout\ <= NOT \ADD_MUX~1_combout\;
\PC|ALT_INV_PC[2]~1_combout\ <= NOT \PC|PC[2]~1_combout\;
\ALU|ALT_INV_Equal0~13_combout\ <= NOT \ALU|Equal0~13_combout\;
\ALU|ALT_INV_Equal0~12_combout\ <= NOT \ALU|Equal0~12_combout\;
\ALU|ALT_INV_Equal0~11_combout\ <= NOT \ALU|Equal0~11_combout\;
\ALU|ALT_INV_Equal0~10_combout\ <= NOT \ALU|Equal0~10_combout\;
\ALU|ALT_INV_Equal0~9_combout\ <= NOT \ALU|Equal0~9_combout\;
\ALU|ALT_INV_Equal0~8_combout\ <= NOT \ALU|Equal0~8_combout\;
\ALU|ALT_INV_Mux5~8_combout\ <= NOT \ALU|Mux5~8_combout\;
\ALU|ALT_INV_Equal0~7_combout\ <= NOT \ALU|Equal0~7_combout\;
\ALU|ALT_INV_Equal0~6_combout\ <= NOT \ALU|Equal0~6_combout\;
\ALU|ALT_INV_Equal0~5_combout\ <= NOT \ALU|Equal0~5_combout\;
\ALU|ALT_INV_Equal0~4_combout\ <= NOT \ALU|Equal0~4_combout\;
\ALU|ALT_INV_Equal0~3_combout\ <= NOT \ALU|Equal0~3_combout\;
\ALU|ALT_INV_Mux17~10_combout\ <= NOT \ALU|Mux17~10_combout\;
\ALU|ALT_INV_Mux18~9_combout\ <= NOT \ALU|Mux18~9_combout\;
\ALU|ALT_INV_Equal0~2_combout\ <= NOT \ALU|Equal0~2_combout\;
\ALU|ALT_INV_Mux19~8_combout\ <= NOT \ALU|Mux19~8_combout\;
\ALU|ALT_INV_Equal0~1_combout\ <= NOT \ALU|Equal0~1_combout\;
\ALU|ALT_INV_Mux16~4_combout\ <= NOT \ALU|Mux16~4_combout\;
\ALU|ALT_INV_Equal0~0_combout\ <= NOT \ALU|Equal0~0_combout\;
\ALU|ALT_INV_Mux4~8_combout\ <= NOT \ALU|Mux4~8_combout\;
\ALT_INV_ADD_MUX~0_combout\ <= NOT \ADD_MUX~0_combout\;
\PC|ALT_INV_PC[1]~0_combout\ <= NOT \PC|PC[1]~0_combout\;
\CONTROL|ALT_INV_Mux7~0_combout\ <= NOT \CONTROL|Mux7~0_combout\;
\CONTROL|ALT_INV_Mux1~0_combout\ <= NOT \CONTROL|Mux1~0_combout\;
\CONTROL|ALT_INV_Mux19~0_combout\ <= NOT \CONTROL|Mux19~0_combout\;
\ALU|ALT_INV_Mux0~4_combout\ <= NOT \ALU|Mux0~4_combout\;
\ALU|ALT_INV_Mux0~3_combout\ <= NOT \ALU|Mux0~3_combout\;
\ALU|ALT_INV_Mux0~2_combout\ <= NOT \ALU|Mux0~2_combout\;
\ALU|ALT_INV_Mux0~1_combout\ <= NOT \ALU|Mux0~1_combout\;
\ALU|ALT_INV_ShiftLeft0~48_combout\ <= NOT \ALU|ShiftLeft0~48_combout\;
\ALU|ALT_INV_ShiftLeft0~47_combout\ <= NOT \ALU|ShiftLeft0~47_combout\;
\ALU|ALT_INV_Mux0~0_combout\ <= NOT \ALU|Mux0~0_combout\;
\ALU|ALT_INV_ShiftLeft1~44_combout\ <= NOT \ALU|ShiftLeft1~44_combout\;
\ALU|ALT_INV_ShiftLeft1~43_combout\ <= NOT \ALU|ShiftLeft1~43_combout\;
\ALU|ALT_INV_Mux1~11_combout\ <= NOT \ALU|Mux1~11_combout\;
\ALU|ALT_INV_Mux1~10_combout\ <= NOT \ALU|Mux1~10_combout\;
\ALU|ALT_INV_Mux1~9_combout\ <= NOT \ALU|Mux1~9_combout\;
\ALU|ALT_INV_Mux1~8_combout\ <= NOT \ALU|Mux1~8_combout\;
\ALU|ALT_INV_Mux1~7_combout\ <= NOT \ALU|Mux1~7_combout\;
\ALU|ALT_INV_ShiftRight0~46_combout\ <= NOT \ALU|ShiftRight0~46_combout\;
\ALU|ALT_INV_Mux1~6_combout\ <= NOT \ALU|Mux1~6_combout\;
\ALU|ALT_INV_Mux2~5_combout\ <= NOT \ALU|Mux2~5_combout\;
\ALU|ALT_INV_Mux2~4_combout\ <= NOT \ALU|Mux2~4_combout\;
\ALU|ALT_INV_Mux2~3_combout\ <= NOT \ALU|Mux2~3_combout\;
\ALU|ALT_INV_Mux2~2_combout\ <= NOT \ALU|Mux2~2_combout\;
\ALU|ALT_INV_Mux2~1_combout\ <= NOT \ALU|Mux2~1_combout\;
\ALU|ALT_INV_ShiftRight0~45_combout\ <= NOT \ALU|ShiftRight0~45_combout\;
\ALU|ALT_INV_Mux2~0_combout\ <= NOT \ALU|Mux2~0_combout\;
\ALU|ALT_INV_Mux1~5_combout\ <= NOT \ALU|Mux1~5_combout\;
\ALU|ALT_INV_Mux1~4_combout\ <= NOT \ALU|Mux1~4_combout\;
\ALU|ALT_INV_Mux3~5_combout\ <= NOT \ALU|Mux3~5_combout\;
\ALU|ALT_INV_Mux1~3_combout\ <= NOT \ALU|Mux1~3_combout\;
\ALU|ALT_INV_Mux1~2_combout\ <= NOT \ALU|Mux1~2_combout\;
\ALU|ALT_INV_Mux3~4_combout\ <= NOT \ALU|Mux3~4_combout\;
\ALU|ALT_INV_Mux3~3_combout\ <= NOT \ALU|Mux3~3_combout\;
\ALU|ALT_INV_Mux3~2_combout\ <= NOT \ALU|Mux3~2_combout\;
\ALU|ALT_INV_Mux3~1_combout\ <= NOT \ALU|Mux3~1_combout\;
\ALU|ALT_INV_ShiftRight0~44_combout\ <= NOT \ALU|ShiftRight0~44_combout\;
\ALU|ALT_INV_Mux3~0_combout\ <= NOT \ALU|Mux3~0_combout\;
\ALU|ALT_INV_Mux1~1_combout\ <= NOT \ALU|Mux1~1_combout\;
\ALU|ALT_INV_Mux1~0_combout\ <= NOT \ALU|Mux1~0_combout\;
\ALU|ALT_INV_Mux4~7_combout\ <= NOT \ALU|Mux4~7_combout\;
\ALU|ALT_INV_Mux4~6_combout\ <= NOT \ALU|Mux4~6_combout\;
\ALU|ALT_INV_Mux4~5_combout\ <= NOT \ALU|Mux4~5_combout\;
\ALU|ALT_INV_Mux4~4_combout\ <= NOT \ALU|Mux4~4_combout\;
\ALU|ALT_INV_Mux4~3_combout\ <= NOT \ALU|Mux4~3_combout\;
\ALU|ALT_INV_ShiftRight0~43_combout\ <= NOT \ALU|ShiftRight0~43_combout\;
\ALU|ALT_INV_Mux4~2_combout\ <= NOT \ALU|Mux4~2_combout\;
\ALU|ALT_INV_Mux4~1_combout\ <= NOT \ALU|Mux4~1_combout\;
\ALU|ALT_INV_ShiftLeft1~42_combout\ <= NOT \ALU|ShiftLeft1~42_combout\;
\ALU|ALT_INV_ShiftRight1~44_combout\ <= NOT \ALU|ShiftRight1~44_combout\;
\ALU|ALT_INV_ShiftLeft1~41_combout\ <= NOT \ALU|ShiftLeft1~41_combout\;
\ALU|ALT_INV_ShiftLeft0~46_combout\ <= NOT \ALU|ShiftLeft0~46_combout\;
\ALU|ALT_INV_Mux4~0_combout\ <= NOT \ALU|Mux4~0_combout\;
\ALU|ALT_INV_ShiftLeft0~45_combout\ <= NOT \ALU|ShiftLeft0~45_combout\;
\ALU|ALT_INV_Mux5~7_combout\ <= NOT \ALU|Mux5~7_combout\;
\ALU|ALT_INV_Mux5~6_combout\ <= NOT \ALU|Mux5~6_combout\;
\ALU|ALT_INV_Mux5~5_combout\ <= NOT \ALU|Mux5~5_combout\;
\ALU|ALT_INV_Mux5~4_combout\ <= NOT \ALU|Mux5~4_combout\;
\ALU|ALT_INV_Mux5~3_combout\ <= NOT \ALU|Mux5~3_combout\;
\ALU|ALT_INV_ShiftRight0~42_combout\ <= NOT \ALU|ShiftRight0~42_combout\;
\ALU|ALT_INV_Mux5~2_combout\ <= NOT \ALU|Mux5~2_combout\;
\ALU|ALT_INV_Mux5~1_combout\ <= NOT \ALU|Mux5~1_combout\;
\ALU|ALT_INV_ShiftLeft1~40_combout\ <= NOT \ALU|ShiftLeft1~40_combout\;
\ALU|ALT_INV_ShiftLeft1~39_combout\ <= NOT \ALU|ShiftLeft1~39_combout\;
\ALU|ALT_INV_Mux5~0_combout\ <= NOT \ALU|Mux5~0_combout\;
\ALU|ALT_INV_ShiftLeft0~44_combout\ <= NOT \ALU|ShiftLeft0~44_combout\;
\ALU|ALT_INV_Mux6~8_combout\ <= NOT \ALU|Mux6~8_combout\;
\ALU|ALT_INV_Mux6~7_combout\ <= NOT \ALU|Mux6~7_combout\;
\ALU|ALT_INV_Mux6~6_combout\ <= NOT \ALU|Mux6~6_combout\;
\ALU|ALT_INV_Mux6~5_combout\ <= NOT \ALU|Mux6~5_combout\;
\ALU|ALT_INV_Mux6~4_combout\ <= NOT \ALU|Mux6~4_combout\;
\ALU|ALT_INV_Mux6~3_combout\ <= NOT \ALU|Mux6~3_combout\;
\ALU|ALT_INV_Mux6~2_combout\ <= NOT \ALU|Mux6~2_combout\;
\ALU|ALT_INV_Mux6~1_combout\ <= NOT \ALU|Mux6~1_combout\;
\ALU|ALT_INV_ShiftLeft1~38_combout\ <= NOT \ALU|ShiftLeft1~38_combout\;
\ALU|ALT_INV_ShiftRight1~43_combout\ <= NOT \ALU|ShiftRight1~43_combout\;
\ALU|ALT_INV_ShiftLeft1~37_combout\ <= NOT \ALU|ShiftLeft1~37_combout\;
\ALU|ALT_INV_Mux6~0_combout\ <= NOT \ALU|Mux6~0_combout\;
\ALU|ALT_INV_ShiftLeft0~43_combout\ <= NOT \ALU|ShiftLeft0~43_combout\;
\ALU|ALT_INV_Mux7~8_combout\ <= NOT \ALU|Mux7~8_combout\;
\ALU|ALT_INV_Mux7~7_combout\ <= NOT \ALU|Mux7~7_combout\;
\ALU|ALT_INV_Mux7~6_combout\ <= NOT \ALU|Mux7~6_combout\;
\ALU|ALT_INV_Mux7~5_combout\ <= NOT \ALU|Mux7~5_combout\;
\ALU|ALT_INV_Mux7~4_combout\ <= NOT \ALU|Mux7~4_combout\;
\ALU|ALT_INV_Mux7~3_combout\ <= NOT \ALU|Mux7~3_combout\;
\ALU|ALT_INV_ShiftRight0~41_combout\ <= NOT \ALU|ShiftRight0~41_combout\;
\ALU|ALT_INV_Mux7~2_combout\ <= NOT \ALU|Mux7~2_combout\;
\ALU|ALT_INV_Mux7~1_combout\ <= NOT \ALU|Mux7~1_combout\;
\ALU|ALT_INV_ShiftLeft1~36_combout\ <= NOT \ALU|ShiftLeft1~36_combout\;
\ALU|ALT_INV_ShiftLeft0~42_combout\ <= NOT \ALU|ShiftLeft0~42_combout\;
\ALU|ALT_INV_Mux7~0_combout\ <= NOT \ALU|Mux7~0_combout\;
\ALU|ALT_INV_ShiftLeft0~41_combout\ <= NOT \ALU|ShiftLeft0~41_combout\;
\ALU|ALT_INV_Mux8~11_combout\ <= NOT \ALU|Mux8~11_combout\;
\ALU|ALT_INV_Mux8~10_combout\ <= NOT \ALU|Mux8~10_combout\;
\ALU|ALT_INV_Mux8~9_combout\ <= NOT \ALU|Mux8~9_combout\;
\ALU|ALT_INV_Mux8~8_combout\ <= NOT \ALU|Mux8~8_combout\;
\ALU|ALT_INV_Mux8~7_combout\ <= NOT \ALU|Mux8~7_combout\;
\ALU|ALT_INV_Mux8~6_combout\ <= NOT \ALU|Mux8~6_combout\;
\ALU|ALT_INV_Mux8~5_combout\ <= NOT \ALU|Mux8~5_combout\;
\ALU|ALT_INV_Mux8~4_combout\ <= NOT \ALU|Mux8~4_combout\;
\ALU|ALT_INV_Mux8~3_combout\ <= NOT \ALU|Mux8~3_combout\;
\ALU|ALT_INV_Mux8~2_combout\ <= NOT \ALU|Mux8~2_combout\;
\ALU|ALT_INV_ShiftLeft1~35_combout\ <= NOT \ALU|ShiftLeft1~35_combout\;
\ALU|ALT_INV_ShiftLeft1~34_combout\ <= NOT \ALU|ShiftLeft1~34_combout\;
\ALU|ALT_INV_ShiftLeft0~40_combout\ <= NOT \ALU|ShiftLeft0~40_combout\;
\ALU|ALT_INV_Mux8~1_combout\ <= NOT \ALU|Mux8~1_combout\;
\ALU|ALT_INV_ShiftLeft0~39_combout\ <= NOT \ALU|ShiftLeft0~39_combout\;
\ALU|ALT_INV_Mux9~10_combout\ <= NOT \ALU|Mux9~10_combout\;
\ALU|ALT_INV_Mux9~9_combout\ <= NOT \ALU|Mux9~9_combout\;
\ALU|ALT_INV_Mux9~8_combout\ <= NOT \ALU|Mux9~8_combout\;
\ALU|ALT_INV_Mux9~7_combout\ <= NOT \ALU|Mux9~7_combout\;
\ALU|ALT_INV_Mux9~6_combout\ <= NOT \ALU|Mux9~6_combout\;
\ALU|ALT_INV_ShiftLeft1~33_combout\ <= NOT \ALU|ShiftLeft1~33_combout\;
\ALU|ALT_INV_ShiftLeft1~32_combout\ <= NOT \ALU|ShiftLeft1~32_combout\;
\ALU|ALT_INV_Mux9~5_combout\ <= NOT \ALU|Mux9~5_combout\;
\ALU|ALT_INV_ShiftLeft0~38_combout\ <= NOT \ALU|ShiftLeft0~38_combout\;
\ALU|ALT_INV_Mux10~7_combout\ <= NOT \ALU|Mux10~7_combout\;
\ALU|ALT_INV_Mux10~6_combout\ <= NOT \ALU|Mux10~6_combout\;
\ALU|ALT_INV_Mux10~5_combout\ <= NOT \ALU|Mux10~5_combout\;
\ALU|ALT_INV_Mux10~4_combout\ <= NOT \ALU|Mux10~4_combout\;
\ALU|ALT_INV_Mux10~3_combout\ <= NOT \ALU|Mux10~3_combout\;
\ALU|ALT_INV_Mux10~2_combout\ <= NOT \ALU|Mux10~2_combout\;
\ALU|ALT_INV_Mux10~1_combout\ <= NOT \ALU|Mux10~1_combout\;
\ALU|ALT_INV_ShiftLeft1~31_combout\ <= NOT \ALU|ShiftLeft1~31_combout\;
\ALU|ALT_INV_ShiftLeft1~30_combout\ <= NOT \ALU|ShiftLeft1~30_combout\;
\ALU|ALT_INV_Mux10~0_combout\ <= NOT \ALU|Mux10~0_combout\;
\ALU|ALT_INV_ShiftLeft0~37_combout\ <= NOT \ALU|ShiftLeft0~37_combout\;
\ALU|ALT_INV_Mux11~6_combout\ <= NOT \ALU|Mux11~6_combout\;
\ALU|ALT_INV_Mux11~5_combout\ <= NOT \ALU|Mux11~5_combout\;
\ALU|ALT_INV_Mux11~4_combout\ <= NOT \ALU|Mux11~4_combout\;
\ALU|ALT_INV_Mux11~3_combout\ <= NOT \ALU|Mux11~3_combout\;
\ALU|ALT_INV_Mux11~2_combout\ <= NOT \ALU|Mux11~2_combout\;
\ALU|ALT_INV_Mux11~1_combout\ <= NOT \ALU|Mux11~1_combout\;
\ALU|ALT_INV_ShiftLeft1~29_combout\ <= NOT \ALU|ShiftLeft1~29_combout\;
\ALU|ALT_INV_Mux9~4_combout\ <= NOT \ALU|Mux9~4_combout\;
\ALU|ALT_INV_Mux9~3_combout\ <= NOT \ALU|Mux9~3_combout\;
\ALU|ALT_INV_ShiftLeft1~28_combout\ <= NOT \ALU|ShiftLeft1~28_combout\;
\ALU|ALT_INV_Mux11~0_combout\ <= NOT \ALU|Mux11~0_combout\;
\ALU|ALT_INV_ShiftLeft0~36_combout\ <= NOT \ALU|ShiftLeft0~36_combout\;
\ALU|ALT_INV_Mux12~6_combout\ <= NOT \ALU|Mux12~6_combout\;
\ALU|ALT_INV_Mux12~5_combout\ <= NOT \ALU|Mux12~5_combout\;
\ALU|ALT_INV_Mux12~4_combout\ <= NOT \ALU|Mux12~4_combout\;
\ALU|ALT_INV_Mux12~3_combout\ <= NOT \ALU|Mux12~3_combout\;
\ALU|ALT_INV_Mux12~2_combout\ <= NOT \ALU|Mux12~2_combout\;
\ALU|ALT_INV_Mux12~1_combout\ <= NOT \ALU|Mux12~1_combout\;
\ALU|ALT_INV_ShiftLeft1~27_combout\ <= NOT \ALU|ShiftLeft1~27_combout\;
\ALU|ALT_INV_Mux12~0_combout\ <= NOT \ALU|Mux12~0_combout\;
\ALU|ALT_INV_ShiftLeft0~35_combout\ <= NOT \ALU|ShiftLeft0~35_combout\;
\ALU|ALT_INV_Mux13~6_combout\ <= NOT \ALU|Mux13~6_combout\;
\ALU|ALT_INV_Mux13~5_combout\ <= NOT \ALU|Mux13~5_combout\;
\ALU|ALT_INV_Mux13~4_combout\ <= NOT \ALU|Mux13~4_combout\;
\ALU|ALT_INV_Mux13~3_combout\ <= NOT \ALU|Mux13~3_combout\;
\ALU|ALT_INV_Mux13~2_combout\ <= NOT \ALU|Mux13~2_combout\;
\ALU|ALT_INV_Mux13~1_combout\ <= NOT \ALU|Mux13~1_combout\;
\ALU|ALT_INV_ShiftLeft1~26_combout\ <= NOT \ALU|ShiftLeft1~26_combout\;
\ALU|ALT_INV_Mux13~0_combout\ <= NOT \ALU|Mux13~0_combout\;
\ALU|ALT_INV_ShiftLeft0~34_combout\ <= NOT \ALU|ShiftLeft0~34_combout\;
\ALU|ALT_INV_Mux14~6_combout\ <= NOT \ALU|Mux14~6_combout\;
\ALU|ALT_INV_Mux14~5_combout\ <= NOT \ALU|Mux14~5_combout\;
\ALU|ALT_INV_Mux14~4_combout\ <= NOT \ALU|Mux14~4_combout\;
\ALU|ALT_INV_Mux14~3_combout\ <= NOT \ALU|Mux14~3_combout\;
\ALU|ALT_INV_Mux14~2_combout\ <= NOT \ALU|Mux14~2_combout\;
\ALU|ALT_INV_Mux14~1_combout\ <= NOT \ALU|Mux14~1_combout\;
\ALU|ALT_INV_ShiftLeft1~25_combout\ <= NOT \ALU|ShiftLeft1~25_combout\;
\ALU|ALT_INV_Mux14~0_combout\ <= NOT \ALU|Mux14~0_combout\;
\ALU|ALT_INV_ShiftLeft0~33_combout\ <= NOT \ALU|ShiftLeft0~33_combout\;
\ALU|ALT_INV_Mux15~9_combout\ <= NOT \ALU|Mux15~9_combout\;
\ALU|ALT_INV_Mux9~2_combout\ <= NOT \ALU|Mux9~2_combout\;
\ALU|ALT_INV_Mux9~1_combout\ <= NOT \ALU|Mux9~1_combout\;
\ALU|ALT_INV_Mux15~8_combout\ <= NOT \ALU|Mux15~8_combout\;
\ALU|ALT_INV_Mux15~7_combout\ <= NOT \ALU|Mux15~7_combout\;
\ALU|ALT_INV_Mux8~0_combout\ <= NOT \ALU|Mux8~0_combout\;
\ALU|ALT_INV_Mux15~6_combout\ <= NOT \ALU|Mux15~6_combout\;
\ALU|ALT_INV_Mux9~0_combout\ <= NOT \ALU|Mux9~0_combout\;
\ALU|ALT_INV_Mux15~5_combout\ <= NOT \ALU|Mux15~5_combout\;
\ALU|ALT_INV_Mux18~8_combout\ <= NOT \ALU|Mux18~8_combout\;
\ALU|ALT_INV_Mux28~20_combout\ <= NOT \ALU|Mux28~20_combout\;
\ALU|ALT_INV_Mux15~4_combout\ <= NOT \ALU|Mux15~4_combout\;
\ALU|ALT_INV_Mux15~3_combout\ <= NOT \ALU|Mux15~3_combout\;
\ALU|ALT_INV_Mux15~2_combout\ <= NOT \ALU|Mux15~2_combout\;
\ALU|ALT_INV_Mux15~1_combout\ <= NOT \ALU|Mux15~1_combout\;
\ALU|ALT_INV_ShiftLeft1~24_combout\ <= NOT \ALU|ShiftLeft1~24_combout\;
\ALU|ALT_INV_ShiftLeft0~32_combout\ <= NOT \ALU|ShiftLeft0~32_combout\;
\ALU|ALT_INV_Mux15~0_combout\ <= NOT \ALU|Mux15~0_combout\;
\ALU|ALT_INV_ShiftLeft0~31_combout\ <= NOT \ALU|ShiftLeft0~31_combout\;
\ALU|ALT_INV_Mux16~3_combout\ <= NOT \ALU|Mux16~3_combout\;
\ALU|ALT_INV_Mux16~2_combout\ <= NOT \ALU|Mux16~2_combout\;
\ALU|ALT_INV_ShiftRight1~42_combout\ <= NOT \ALU|ShiftRight1~42_combout\;
\ALU|ALT_INV_Mux16~1_combout\ <= NOT \ALU|Mux16~1_combout\;
\ALU|ALT_INV_ShiftRight0~40_combout\ <= NOT \ALU|ShiftRight0~40_combout\;
\ALU|ALT_INV_Mux16~0_combout\ <= NOT \ALU|Mux16~0_combout\;
\ALU|ALT_INV_ShiftLeft1~23_combout\ <= NOT \ALU|ShiftLeft1~23_combout\;
\ALU|ALT_INV_ShiftLeft1~22_combout\ <= NOT \ALU|ShiftLeft1~22_combout\;
\ALU|ALT_INV_ShiftLeft1~21_combout\ <= NOT \ALU|ShiftLeft1~21_combout\;
\ALU|ALT_INV_ShiftLeft0~30_combout\ <= NOT \ALU|ShiftLeft0~30_combout\;
\ALU|ALT_INV_ShiftLeft0~29_combout\ <= NOT \ALU|ShiftLeft0~29_combout\;
\ALU|ALT_INV_ShiftLeft0~28_combout\ <= NOT \ALU|ShiftLeft0~28_combout\;
\ALU|ALT_INV_Mux17~9_combout\ <= NOT \ALU|Mux17~9_combout\;
\ALU|ALT_INV_Mux17~8_combout\ <= NOT \ALU|Mux17~8_combout\;
\ALU|ALT_INV_Mux17~7_combout\ <= NOT \ALU|Mux17~7_combout\;
\ALU|ALT_INV_ShiftLeft0~27_combout\ <= NOT \ALU|ShiftLeft0~27_combout\;
\ALU|ALT_INV_ShiftLeft0~26_combout\ <= NOT \ALU|ShiftLeft0~26_combout\;
\ALU|ALT_INV_Mux17~6_combout\ <= NOT \ALU|Mux17~6_combout\;
\ALU|ALT_INV_Mux17~5_combout\ <= NOT \ALU|Mux17~5_combout\;
\ALU|ALT_INV_ShiftRight1~41_combout\ <= NOT \ALU|ShiftRight1~41_combout\;
\ALU|ALT_INV_Mux17~4_combout\ <= NOT \ALU|Mux17~4_combout\;
\ALU|ALT_INV_Mux17~3_combout\ <= NOT \ALU|Mux17~3_combout\;
\ALU|ALT_INV_ShiftLeft1~20_combout\ <= NOT \ALU|ShiftLeft1~20_combout\;
\ALU|ALT_INV_ShiftLeft1~19_combout\ <= NOT \ALU|ShiftLeft1~19_combout\;
\ALU|ALT_INV_Mux17~2_combout\ <= NOT \ALU|Mux17~2_combout\;
\ALU|ALT_INV_Mux18~7_combout\ <= NOT \ALU|Mux18~7_combout\;
\ALU|ALT_INV_Mux18~6_combout\ <= NOT \ALU|Mux18~6_combout\;
\ALU|ALT_INV_Mux18~5_combout\ <= NOT \ALU|Mux18~5_combout\;
\ALU|ALT_INV_ShiftLeft0~25_combout\ <= NOT \ALU|ShiftLeft0~25_combout\;
\ALU|ALT_INV_ShiftLeft0~24_combout\ <= NOT \ALU|ShiftLeft0~24_combout\;
\ALU|ALT_INV_Mux18~4_combout\ <= NOT \ALU|Mux18~4_combout\;
\ALU|ALT_INV_Mux18~3_combout\ <= NOT \ALU|Mux18~3_combout\;
\ALU|ALT_INV_ShiftRight1~40_combout\ <= NOT \ALU|ShiftRight1~40_combout\;
\ALU|ALT_INV_Mux18~2_combout\ <= NOT \ALU|Mux18~2_combout\;
\ALU|ALT_INV_Mux18~1_combout\ <= NOT \ALU|Mux18~1_combout\;
\ALU|ALT_INV_ShiftLeft1~18_combout\ <= NOT \ALU|ShiftLeft1~18_combout\;
\ALU|ALT_INV_ShiftLeft1~17_combout\ <= NOT \ALU|ShiftLeft1~17_combout\;
\ALU|ALT_INV_Mux18~0_combout\ <= NOT \ALU|Mux18~0_combout\;
\ALU|ALT_INV_Mux19~7_combout\ <= NOT \ALU|Mux19~7_combout\;
\ALU|ALT_INV_Mux19~6_combout\ <= NOT \ALU|Mux19~6_combout\;
\ALU|ALT_INV_Mux19~5_combout\ <= NOT \ALU|Mux19~5_combout\;
\ALU|ALT_INV_Mux17~1_combout\ <= NOT \ALU|Mux17~1_combout\;
\ALU|ALT_INV_ShiftLeft0~23_combout\ <= NOT \ALU|ShiftLeft0~23_combout\;
\ALU|ALT_INV_ShiftLeft0~22_combout\ <= NOT \ALU|ShiftLeft0~22_combout\;
\ALU|ALT_INV_Mux19~4_combout\ <= NOT \ALU|Mux19~4_combout\;
\ALU|ALT_INV_Mux19~3_combout\ <= NOT \ALU|Mux19~3_combout\;
\ALU|ALT_INV_ShiftRight1~39_combout\ <= NOT \ALU|ShiftRight1~39_combout\;
\ALU|ALT_INV_Mux19~2_combout\ <= NOT \ALU|Mux19~2_combout\;
\ALU|ALT_INV_Mux19~1_combout\ <= NOT \ALU|Mux19~1_combout\;
\ALU|ALT_INV_ShiftLeft1~16_combout\ <= NOT \ALU|ShiftLeft1~16_combout\;
\ALU|ALT_INV_ShiftLeft1~15_combout\ <= NOT \ALU|ShiftLeft1~15_combout\;
\ALU|ALT_INV_Mux19~0_combout\ <= NOT \ALU|Mux19~0_combout\;
\ALU|ALT_INV_Mux20~7_combout\ <= NOT \ALU|Mux20~7_combout\;
\ALU|ALT_INV_Mux20~6_combout\ <= NOT \ALU|Mux20~6_combout\;
\ALU|ALT_INV_Mux20~5_combout\ <= NOT \ALU|Mux20~5_combout\;
\ALU|ALT_INV_Mux20~4_combout\ <= NOT \ALU|Mux20~4_combout\;
\ALU|ALT_INV_Mux20~3_combout\ <= NOT \ALU|Mux20~3_combout\;
\ALU|ALT_INV_Mux20~2_combout\ <= NOT \ALU|Mux20~2_combout\;
\ALU|ALT_INV_Mux20~1_combout\ <= NOT \ALU|Mux20~1_combout\;
\ALU|ALT_INV_ShiftLeft1~14_combout\ <= NOT \ALU|ShiftLeft1~14_combout\;
\ALU|ALT_INV_Mux20~0_combout\ <= NOT \ALU|Mux20~0_combout\;
\ALU|ALT_INV_ShiftLeft0~21_combout\ <= NOT \ALU|ShiftLeft0~21_combout\;
\ALU|ALT_INV_Mux21~4_combout\ <= NOT \ALU|Mux21~4_combout\;
\ALU|ALT_INV_Mux21~3_combout\ <= NOT \ALU|Mux21~3_combout\;
\ALU|ALT_INV_Mux21~2_combout\ <= NOT \ALU|Mux21~2_combout\;
\ALU|ALT_INV_ShiftRight0~39_combout\ <= NOT \ALU|ShiftRight0~39_combout\;
\ALU|ALT_INV_ShiftRight1~38_combout\ <= NOT \ALU|ShiftRight1~38_combout\;
\ALU|ALT_INV_Mux21~1_combout\ <= NOT \ALU|Mux21~1_combout\;
\ALU|ALT_INV_ShiftLeft1~13_combout\ <= NOT \ALU|ShiftLeft1~13_combout\;
\ALU|ALT_INV_ShiftLeft0~20_combout\ <= NOT \ALU|ShiftLeft0~20_combout\;
\ALU|ALT_INV_ShiftLeft0~19_combout\ <= NOT \ALU|ShiftLeft0~19_combout\;
\ALU|ALT_INV_Mux21~0_combout\ <= NOT \ALU|Mux21~0_combout\;
\ALU|ALT_INV_Mux22~3_combout\ <= NOT \ALU|Mux22~3_combout\;
\ALU|ALT_INV_Mux22~2_combout\ <= NOT \ALU|Mux22~2_combout\;
\ALU|ALT_INV_Mux22~1_combout\ <= NOT \ALU|Mux22~1_combout\;
\ALU|ALT_INV_ShiftRight0~38_combout\ <= NOT \ALU|ShiftRight0~38_combout\;
\ALU|ALT_INV_ShiftLeft0~18_combout\ <= NOT \ALU|ShiftLeft0~18_combout\;
\ALU|ALT_INV_ShiftLeft0~17_combout\ <= NOT \ALU|ShiftLeft0~17_combout\;
\ALU|ALT_INV_Mux22~0_combout\ <= NOT \ALU|Mux22~0_combout\;
\ALU|ALT_INV_ShiftLeft1~12_combout\ <= NOT \ALU|ShiftLeft1~12_combout\;
\ALU|ALT_INV_Mux23~10_combout\ <= NOT \ALU|Mux23~10_combout\;
\ALU|ALT_INV_Mux23~9_combout\ <= NOT \ALU|Mux23~9_combout\;
\ALU|ALT_INV_Mux23~8_combout\ <= NOT \ALU|Mux23~8_combout\;
\ALU|ALT_INV_Mux23~7_combout\ <= NOT \ALU|Mux23~7_combout\;
\ALU|ALT_INV_Mux23~6_combout\ <= NOT \ALU|Mux23~6_combout\;
\ALU|ALT_INV_ShiftLeft0~16_combout\ <= NOT \ALU|ShiftLeft0~16_combout\;
\ALU|ALT_INV_Mux23~5_combout\ <= NOT \ALU|Mux23~5_combout\;
\ALU|ALT_INV_Mux23~4_combout\ <= NOT \ALU|Mux23~4_combout\;
\ALU|ALT_INV_Mux17~0_combout\ <= NOT \ALU|Mux17~0_combout\;
\ALU|ALT_INV_ShiftRight1~37_combout\ <= NOT \ALU|ShiftRight1~37_combout\;
\ALU|ALT_INV_Mux23~3_combout\ <= NOT \ALU|Mux23~3_combout\;
\ALU|ALT_INV_Mux27~13_combout\ <= NOT \ALU|Mux27~13_combout\;
\ALU|ALT_INV_Mux23~2_combout\ <= NOT \ALU|Mux23~2_combout\;
\ALU|ALT_INV_Mux23~1_combout\ <= NOT \ALU|Mux23~1_combout\;
\ALU|ALT_INV_Mux23~0_combout\ <= NOT \ALU|Mux23~0_combout\;
\ALU|ALT_INV_ShiftLeft1~11_combout\ <= NOT \ALU|ShiftLeft1~11_combout\;
\ALU|ALT_INV_ShiftLeft1~10_combout\ <= NOT \ALU|ShiftLeft1~10_combout\;
\ALU|ALT_INV_Mux24~6_combout\ <= NOT \ALU|Mux24~6_combout\;
\ALU|ALT_INV_Mux24~5_combout\ <= NOT \ALU|Mux24~5_combout\;
\ALU|ALT_INV_Mux24~4_combout\ <= NOT \ALU|Mux24~4_combout\;
\ALU|ALT_INV_Mux24~3_combout\ <= NOT \ALU|Mux24~3_combout\;
\ALU|ALT_INV_ShiftLeft0~15_combout\ <= NOT \ALU|ShiftLeft0~15_combout\;
\ALU|ALT_INV_ShiftRight1~36_combout\ <= NOT \ALU|ShiftRight1~36_combout\;
\ALU|ALT_INV_Mux24~2_combout\ <= NOT \ALU|Mux24~2_combout\;
\ALU|ALT_INV_ShiftLeft1~9_combout\ <= NOT \ALU|ShiftLeft1~9_combout\;
\ALU|ALT_INV_ShiftRight0~37_combout\ <= NOT \ALU|ShiftRight0~37_combout\;
\ALU|ALT_INV_Mux24~1_combout\ <= NOT \ALU|Mux24~1_combout\;
\ALU|ALT_INV_Mux24~0_combout\ <= NOT \ALU|Mux24~0_combout\;
\ALU|ALT_INV_Mux25~5_combout\ <= NOT \ALU|Mux25~5_combout\;
\ALU|ALT_INV_Mux25~4_combout\ <= NOT \ALU|Mux25~4_combout\;
\ALU|ALT_INV_Mux25~3_combout\ <= NOT \ALU|Mux25~3_combout\;
\ALU|ALT_INV_Mux25~2_combout\ <= NOT \ALU|Mux25~2_combout\;
\ALU|ALT_INV_ShiftLeft1~8_combout\ <= NOT \ALU|ShiftLeft1~8_combout\;
\ALU|ALT_INV_ShiftRight0~36_combout\ <= NOT \ALU|ShiftRight0~36_combout\;
\ALU|ALT_INV_Mux25~1_combout\ <= NOT \ALU|Mux25~1_combout\;
\ALU|ALT_INV_Mux25~0_combout\ <= NOT \ALU|Mux25~0_combout\;
\ALU|ALT_INV_ShiftLeft0~14_combout\ <= NOT \ALU|ShiftLeft0~14_combout\;
\ALU|ALT_INV_ShiftLeft0~13_combout\ <= NOT \ALU|ShiftLeft0~13_combout\;
\ALU|ALT_INV_ShiftLeft0~12_combout\ <= NOT \ALU|ShiftLeft0~12_combout\;
\ALU|ALT_INV_ShiftRight1~35_combout\ <= NOT \ALU|ShiftRight1~35_combout\;
\ALU|ALT_INV_Mux26~5_combout\ <= NOT \ALU|Mux26~5_combout\;
\ALU|ALT_INV_Mux26~4_combout\ <= NOT \ALU|Mux26~4_combout\;
\ALU|ALT_INV_Mux26~3_combout\ <= NOT \ALU|Mux26~3_combout\;
\ALU|ALT_INV_Mux26~2_combout\ <= NOT \ALU|Mux26~2_combout\;
\ALU|ALT_INV_ShiftLeft1~7_combout\ <= NOT \ALU|ShiftLeft1~7_combout\;
\ALU|ALT_INV_ShiftRight0~35_combout\ <= NOT \ALU|ShiftRight0~35_combout\;
\ALU|ALT_INV_Mux26~1_combout\ <= NOT \ALU|Mux26~1_combout\;
\ALU|ALT_INV_Mux26~0_combout\ <= NOT \ALU|Mux26~0_combout\;
\ALU|ALT_INV_ShiftLeft0~11_combout\ <= NOT \ALU|ShiftLeft0~11_combout\;
\ALU|ALT_INV_ShiftLeft0~10_combout\ <= NOT \ALU|ShiftLeft0~10_combout\;
\ALU|ALT_INV_ShiftLeft0~9_combout\ <= NOT \ALU|ShiftLeft0~9_combout\;
\ALU|ALT_INV_ShiftRight1~34_combout\ <= NOT \ALU|ShiftRight1~34_combout\;
\ALU|ALT_INV_Mux27~12_combout\ <= NOT \ALU|Mux27~12_combout\;
\ALU|ALT_INV_Mux27~11_combout\ <= NOT \ALU|Mux27~11_combout\;
\ALU|ALT_INV_Mux27~10_combout\ <= NOT \ALU|Mux27~10_combout\;
\ALU|ALT_INV_Mux27~9_combout\ <= NOT \ALU|Mux27~9_combout\;
\ALU|ALT_INV_Mux27~8_combout\ <= NOT \ALU|Mux27~8_combout\;
\ALU|ALT_INV_Mux27~7_combout\ <= NOT \ALU|Mux27~7_combout\;
\ALU|ALT_INV_Mux27~6_combout\ <= NOT \ALU|Mux27~6_combout\;
\ALU|ALT_INV_Mux27~5_combout\ <= NOT \ALU|Mux27~5_combout\;
\ALU|ALT_INV_ShiftLeft1~6_combout\ <= NOT \ALU|ShiftLeft1~6_combout\;
\ALU|ALT_INV_Mux27~4_combout\ <= NOT \ALU|Mux27~4_combout\;
\ALU|ALT_INV_ShiftRight0~34_combout\ <= NOT \ALU|ShiftRight0~34_combout\;
\ALU|ALT_INV_Mux27~3_combout\ <= NOT \ALU|Mux27~3_combout\;
\ALU|ALT_INV_Mux27~2_combout\ <= NOT \ALU|Mux27~2_combout\;
\ALU|ALT_INV_Mux27~1_combout\ <= NOT \ALU|Mux27~1_combout\;
\ALU|ALT_INV_ShiftLeft0~8_combout\ <= NOT \ALU|ShiftLeft0~8_combout\;
\ALU|ALT_INV_ShiftLeft0~7_combout\ <= NOT \ALU|ShiftLeft0~7_combout\;
\ALU|ALT_INV_Mux27~0_combout\ <= NOT \ALU|Mux27~0_combout\;
\ALU|ALT_INV_ShiftRight1~33_combout\ <= NOT \ALU|ShiftRight1~33_combout\;
\ALU|ALT_INV_Mux28~19_combout\ <= NOT \ALU|Mux28~19_combout\;
\ALU|ALT_INV_Mux28~18_combout\ <= NOT \ALU|Mux28~18_combout\;
\ALU|ALT_INV_Mux28~17_combout\ <= NOT \ALU|Mux28~17_combout\;
\ALU|ALT_INV_Mux28~16_combout\ <= NOT \ALU|Mux28~16_combout\;
\ALU|ALT_INV_Mux28~15_combout\ <= NOT \ALU|Mux28~15_combout\;
\ALU|ALT_INV_Mux28~14_combout\ <= NOT \ALU|Mux28~14_combout\;
\ALU|ALT_INV_ShiftLeft1~5_combout\ <= NOT \ALU|ShiftLeft1~5_combout\;
\ALU|ALT_INV_ShiftLeft0~6_combout\ <= NOT \ALU|ShiftLeft0~6_combout\;
\ALU|ALT_INV_ShiftLeft0~5_combout\ <= NOT \ALU|ShiftLeft0~5_combout\;
\ALU|ALT_INV_Mux28~13_combout\ <= NOT \ALU|Mux28~13_combout\;
\ALU|ALT_INV_Mux28~12_combout\ <= NOT \ALU|Mux28~12_combout\;
\ALU|ALT_INV_ShiftRight1~32_combout\ <= NOT \ALU|ShiftRight1~32_combout\;
\ALU|ALT_INV_ShiftRight1~31_combout\ <= NOT \ALU|ShiftRight1~31_combout\;
\ALU|ALT_INV_ShiftRight1~30_combout\ <= NOT \ALU|ShiftRight1~30_combout\;
\ALU|ALT_INV_ShiftRight1~29_combout\ <= NOT \ALU|ShiftRight1~29_combout\;
\ALU|ALT_INV_ShiftRight1~28_combout\ <= NOT \ALU|ShiftRight1~28_combout\;
\ALU|ALT_INV_ShiftRight1~27_combout\ <= NOT \ALU|ShiftRight1~27_combout\;
\ALU|ALT_INV_ShiftRight1~26_combout\ <= NOT \ALU|ShiftRight1~26_combout\;
\ALU|ALT_INV_Mux28~11_combout\ <= NOT \ALU|Mux28~11_combout\;
\ALU|ALT_INV_ShiftRight0~33_combout\ <= NOT \ALU|ShiftRight0~33_combout\;
\ALU|ALT_INV_ShiftRight0~32_combout\ <= NOT \ALU|ShiftRight0~32_combout\;
\ALU|ALT_INV_ShiftRight0~31_combout\ <= NOT \ALU|ShiftRight0~31_combout\;
\ALU|ALT_INV_ShiftRight0~30_combout\ <= NOT \ALU|ShiftRight0~30_combout\;
\ALU|ALT_INV_ShiftRight0~29_combout\ <= NOT \ALU|ShiftRight0~29_combout\;
\ALU|ALT_INV_ShiftRight0~28_combout\ <= NOT \ALU|ShiftRight0~28_combout\;
\ALU|ALT_INV_ShiftRight0~27_combout\ <= NOT \ALU|ShiftRight0~27_combout\;
\ALU|ALT_INV_Mux29~8_combout\ <= NOT \ALU|Mux29~8_combout\;
\ALU|ALT_INV_Mux29~7_combout\ <= NOT \ALU|Mux29~7_combout\;
\ALU|ALT_INV_Mux29~6_combout\ <= NOT \ALU|Mux29~6_combout\;
\ALU|ALT_INV_Mux29~5_combout\ <= NOT \ALU|Mux29~5_combout\;
\ALU|ALT_INV_Mux29~4_combout\ <= NOT \ALU|Mux29~4_combout\;
\ALU|ALT_INV_Mux29~3_combout\ <= NOT \ALU|Mux29~3_combout\;
\ALU|ALT_INV_ShiftLeft1~4_combout\ <= NOT \ALU|ShiftLeft1~4_combout\;
\ALU|ALT_INV_ShiftLeft0~4_combout\ <= NOT \ALU|ShiftLeft0~4_combout\;
\ALU|ALT_INV_Mux29~2_combout\ <= NOT \ALU|Mux29~2_combout\;
\ALU|ALT_INV_Mux29~1_combout\ <= NOT \ALU|Mux29~1_combout\;
\ALU|ALT_INV_ShiftRight1~25_combout\ <= NOT \ALU|ShiftRight1~25_combout\;
\ALU|ALT_INV_ShiftRight1~24_combout\ <= NOT \ALU|ShiftRight1~24_combout\;
\ALU|ALT_INV_ShiftRight1~23_combout\ <= NOT \ALU|ShiftRight1~23_combout\;
\ALU|ALT_INV_ShiftRight1~22_combout\ <= NOT \ALU|ShiftRight1~22_combout\;
\ALU|ALT_INV_ShiftRight1~21_combout\ <= NOT \ALU|ShiftRight1~21_combout\;
\ALU|ALT_INV_ShiftRight1~20_combout\ <= NOT \ALU|ShiftRight1~20_combout\;
\ALU|ALT_INV_ShiftRight1~19_combout\ <= NOT \ALU|ShiftRight1~19_combout\;
\ALU|ALT_INV_ShiftRight1~18_combout\ <= NOT \ALU|ShiftRight1~18_combout\;
\ALU|ALT_INV_Mux29~0_combout\ <= NOT \ALU|Mux29~0_combout\;
\ALU|ALT_INV_ShiftRight0~26_combout\ <= NOT \ALU|ShiftRight0~26_combout\;
\ALU|ALT_INV_ShiftRight0~25_combout\ <= NOT \ALU|ShiftRight0~25_combout\;
\ALU|ALT_INV_ShiftRight0~24_combout\ <= NOT \ALU|ShiftRight0~24_combout\;
\ALU|ALT_INV_ShiftRight0~23_combout\ <= NOT \ALU|ShiftRight0~23_combout\;
\ALU|ALT_INV_ShiftRight0~22_combout\ <= NOT \ALU|ShiftRight0~22_combout\;
\ALU|ALT_INV_ShiftRight0~21_combout\ <= NOT \ALU|ShiftRight0~21_combout\;
\ALU|ALT_INV_ShiftRight0~20_combout\ <= NOT \ALU|ShiftRight0~20_combout\;
\ALU|ALT_INV_ShiftRight0~19_combout\ <= NOT \ALU|ShiftRight0~19_combout\;
\ALU|ALT_INV_Mux30~16_combout\ <= NOT \ALU|Mux30~16_combout\;
\ALU|ALT_INV_Mux30~15_combout\ <= NOT \ALU|Mux30~15_combout\;
\ALU|ALT_INV_Mux30~14_combout\ <= NOT \ALU|Mux30~14_combout\;
\ALU|ALT_INV_Mux30~13_combout\ <= NOT \ALU|Mux30~13_combout\;
\ALU|ALT_INV_Mux30~12_combout\ <= NOT \ALU|Mux30~12_combout\;
\ALU|ALT_INV_Mux30~11_combout\ <= NOT \ALU|Mux30~11_combout\;
\ALU|ALT_INV_Mux28~10_combout\ <= NOT \ALU|Mux28~10_combout\;
\ALU|ALT_INV_Mux28~9_combout\ <= NOT \ALU|Mux28~9_combout\;
\ALU|ALT_INV_Mux28~8_combout\ <= NOT \ALU|Mux28~8_combout\;
\ALU|ALT_INV_Mux30~10_combout\ <= NOT \ALU|Mux30~10_combout\;
\ALU|ALT_INV_Mux30~9_combout\ <= NOT \ALU|Mux30~9_combout\;
\ALU|ALT_INV_Mux30~8_combout\ <= NOT \ALU|Mux30~8_combout\;
\ALU|ALT_INV_Mux30~7_combout\ <= NOT \ALU|Mux30~7_combout\;
\ALU|ALT_INV_ShiftLeft1~3_combout\ <= NOT \ALU|ShiftLeft1~3_combout\;
\ALU|ALT_INV_Mux28~7_combout\ <= NOT \ALU|Mux28~7_combout\;
\ALU|ALT_INV_Mux30~6_combout\ <= NOT \ALU|Mux30~6_combout\;
\ALU|ALT_INV_ShiftLeft0~3_combout\ <= NOT \ALU|ShiftLeft0~3_combout\;
\ALU|ALT_INV_Mux28~6_combout\ <= NOT \ALU|Mux28~6_combout\;
\ALU|ALT_INV_Mux30~5_combout\ <= NOT \ALU|Mux30~5_combout\;
\ALU|ALT_INV_Mux30~4_combout\ <= NOT \ALU|Mux30~4_combout\;
\ALU|ALT_INV_Mux30~3_combout\ <= NOT \ALU|Mux30~3_combout\;
\ALU|ALT_INV_Mux30~2_combout\ <= NOT \ALU|Mux30~2_combout\;
\ALU|ALT_INV_Mux28~5_combout\ <= NOT \ALU|Mux28~5_combout\;
\ALU|ALT_INV_Mux28~4_combout\ <= NOT \ALU|Mux28~4_combout\;
\ALU|ALT_INV_ShiftRight1~17_combout\ <= NOT \ALU|ShiftRight1~17_combout\;
\ALU|ALT_INV_ShiftRight1~16_combout\ <= NOT \ALU|ShiftRight1~16_combout\;
\ALU|ALT_INV_ShiftRight1~15_combout\ <= NOT \ALU|ShiftRight1~15_combout\;
\ALU|ALT_INV_ShiftRight1~14_combout\ <= NOT \ALU|ShiftRight1~14_combout\;
\ALU|ALT_INV_ShiftRight1~13_combout\ <= NOT \ALU|ShiftRight1~13_combout\;
\ALU|ALT_INV_ShiftRight1~12_combout\ <= NOT \ALU|ShiftRight1~12_combout\;
\ALU|ALT_INV_ShiftRight1~11_combout\ <= NOT \ALU|ShiftRight1~11_combout\;
\ALU|ALT_INV_ShiftRight1~10_combout\ <= NOT \ALU|ShiftRight1~10_combout\;
\ALU|ALT_INV_Mux30~1_combout\ <= NOT \ALU|Mux30~1_combout\;
\ALU|ALT_INV_Mux28~3_combout\ <= NOT \ALU|Mux28~3_combout\;
\ALU|ALT_INV_Mux28~2_combout\ <= NOT \ALU|Mux28~2_combout\;
\ALU|ALT_INV_Mux30~0_combout\ <= NOT \ALU|Mux30~0_combout\;
\ALU|ALT_INV_Mux28~1_combout\ <= NOT \ALU|Mux28~1_combout\;
\ALU|ALT_INV_Mux28~0_combout\ <= NOT \ALU|Mux28~0_combout\;
\ALU|ALT_INV_ShiftRight0~18_combout\ <= NOT \ALU|ShiftRight0~18_combout\;
\ALU|ALT_INV_ShiftRight0~17_combout\ <= NOT \ALU|ShiftRight0~17_combout\;
\ALU|ALT_INV_ShiftRight0~16_combout\ <= NOT \ALU|ShiftRight0~16_combout\;
\ALU|ALT_INV_ShiftRight0~15_combout\ <= NOT \ALU|ShiftRight0~15_combout\;
\ALU|ALT_INV_ShiftRight0~14_combout\ <= NOT \ALU|ShiftRight0~14_combout\;
\ALU|ALT_INV_ShiftRight0~13_combout\ <= NOT \ALU|ShiftRight0~13_combout\;
\ALU|ALT_INV_ShiftRight0~12_combout\ <= NOT \ALU|ShiftRight0~12_combout\;
\ALU|ALT_INV_ShiftRight0~11_combout\ <= NOT \ALU|ShiftRight0~11_combout\;
\ALU|ALT_INV_ShiftRight0~10_combout\ <= NOT \ALU|ShiftRight0~10_combout\;
\ALU|ALT_INV_Mux31~10_combout\ <= NOT \ALU|Mux31~10_combout\;
\ALU|ALT_INV_Mux31~9_combout\ <= NOT \ALU|Mux31~9_combout\;
\ALU|ALT_INV_Mux31~8_combout\ <= NOT \ALU|Mux31~8_combout\;
\ALU|ALT_INV_Mux31~7_combout\ <= NOT \ALU|Mux31~7_combout\;
\ALU|ALT_INV_Mux31~6_combout\ <= NOT \ALU|Mux31~6_combout\;
\ALU|ALT_INV_Mux31~5_combout\ <= NOT \ALU|Mux31~5_combout\;
\ALU|ALT_INV_Mux31~4_combout\ <= NOT \ALU|Mux31~4_combout\;
\ALU|ALT_INV_LessThan0~36_combout\ <= NOT \ALU|LessThan0~36_combout\;
\ALU|ALT_INV_LessThan0~35_combout\ <= NOT \ALU|LessThan0~35_combout\;
\ALU|ALT_INV_LessThan0~34_combout\ <= NOT \ALU|LessThan0~34_combout\;
\ALU|ALT_INV_LessThan0~33_combout\ <= NOT \ALU|LessThan0~33_combout\;
\ALU|ALT_INV_LessThan0~32_combout\ <= NOT \ALU|LessThan0~32_combout\;
\ALU|ALT_INV_LessThan0~31_combout\ <= NOT \ALU|LessThan0~31_combout\;
\ALU|ALT_INV_LessThan0~30_combout\ <= NOT \ALU|LessThan0~30_combout\;
\ALU|ALT_INV_LessThan0~29_combout\ <= NOT \ALU|LessThan0~29_combout\;
\ALU|ALT_INV_LessThan0~28_combout\ <= NOT \ALU|LessThan0~28_combout\;
\ALU|ALT_INV_LessThan0~27_combout\ <= NOT \ALU|LessThan0~27_combout\;
\ALU|ALT_INV_LessThan0~26_combout\ <= NOT \ALU|LessThan0~26_combout\;
\ALU|ALT_INV_LessThan0~25_combout\ <= NOT \ALU|LessThan0~25_combout\;
\ALU|ALT_INV_LessThan0~24_combout\ <= NOT \ALU|LessThan0~24_combout\;
\ALU|ALT_INV_LessThan0~23_combout\ <= NOT \ALU|LessThan0~23_combout\;
\ALU|ALT_INV_LessThan0~22_combout\ <= NOT \ALU|LessThan0~22_combout\;
\ALU|ALT_INV_LessThan0~21_combout\ <= NOT \ALU|LessThan0~21_combout\;
\ALU|ALT_INV_LessThan0~20_combout\ <= NOT \ALU|LessThan0~20_combout\;
\ALU|ALT_INV_LessThan0~19_combout\ <= NOT \ALU|LessThan0~19_combout\;
\ALU|ALT_INV_LessThan0~18_combout\ <= NOT \ALU|LessThan0~18_combout\;
\ALU|ALT_INV_LessThan0~17_combout\ <= NOT \ALU|LessThan0~17_combout\;
\ALU|ALT_INV_LessThan0~16_combout\ <= NOT \ALU|LessThan0~16_combout\;
\ALU|ALT_INV_LessThan0~15_combout\ <= NOT \ALU|LessThan0~15_combout\;
\ALU|ALT_INV_LessThan0~14_combout\ <= NOT \ALU|LessThan0~14_combout\;
\ALU|ALT_INV_LessThan0~13_combout\ <= NOT \ALU|LessThan0~13_combout\;
\ALU|ALT_INV_LessThan0~12_combout\ <= NOT \ALU|LessThan0~12_combout\;
\ALU|ALT_INV_LessThan0~11_combout\ <= NOT \ALU|LessThan0~11_combout\;
\ALU|ALT_INV_LessThan0~10_combout\ <= NOT \ALU|LessThan0~10_combout\;
\ALU|ALT_INV_LessThan0~9_combout\ <= NOT \ALU|LessThan0~9_combout\;
\ALU|ALT_INV_LessThan0~8_combout\ <= NOT \ALU|LessThan0~8_combout\;
\ALU|ALT_INV_LessThan0~7_combout\ <= NOT \ALU|LessThan0~7_combout\;
\ALU|ALT_INV_LessThan0~6_combout\ <= NOT \ALU|LessThan0~6_combout\;
\ALU|ALT_INV_LessThan0~5_combout\ <= NOT \ALU|LessThan0~5_combout\;
\ALU|ALT_INV_LessThan0~4_combout\ <= NOT \ALU|LessThan0~4_combout\;
\ALU|ALT_INV_LessThan0~3_combout\ <= NOT \ALU|LessThan0~3_combout\;
\ALU|ALT_INV_LessThan0~2_combout\ <= NOT \ALU|LessThan0~2_combout\;
\ALU|ALT_INV_LessThan0~1_combout\ <= NOT \ALU|LessThan0~1_combout\;
\ALU|ALT_INV_LessThan0~0_combout\ <= NOT \ALU|LessThan0~0_combout\;
\ALU|ALT_INV_Mux31~3_combout\ <= NOT \ALU|Mux31~3_combout\;
\ALU|ALT_INV_Mux31~2_combout\ <= NOT \ALU|Mux31~2_combout\;
\ALU|ALT_INV_Mux31~1_combout\ <= NOT \ALU|Mux31~1_combout\;
\ALU|ALT_INV_ShiftRight0~9_combout\ <= NOT \ALU|ShiftRight0~9_combout\;
\ALU|ALT_INV_ShiftRight0~8_combout\ <= NOT \ALU|ShiftRight0~8_combout\;
\ALU|ALT_INV_ShiftRight0~7_combout\ <= NOT \ALU|ShiftRight0~7_combout\;
\ALU|ALT_INV_ShiftRight0~6_combout\ <= NOT \ALU|ShiftRight0~6_combout\;
\ALU|ALT_INV_ShiftRight0~5_combout\ <= NOT \ALU|ShiftRight0~5_combout\;
\ALU|ALT_INV_ShiftRight0~4_combout\ <= NOT \ALU|ShiftRight0~4_combout\;
\ALU|ALT_INV_ShiftRight0~3_combout\ <= NOT \ALU|ShiftRight0~3_combout\;
\ALU|ALT_INV_ShiftRight0~2_combout\ <= NOT \ALU|ShiftRight0~2_combout\;
\ALU|ALT_INV_ShiftRight0~1_combout\ <= NOT \ALU|ShiftRight0~1_combout\;
\ALU|ALT_INV_ShiftRight0~0_combout\ <= NOT \ALU|ShiftRight0~0_combout\;
\ALU|ALT_INV_ShiftRight1~9_combout\ <= NOT \ALU|ShiftRight1~9_combout\;
\ALU|ALT_INV_ShiftRight1~8_combout\ <= NOT \ALU|ShiftRight1~8_combout\;
\ALU|ALT_INV_ShiftRight1~7_combout\ <= NOT \ALU|ShiftRight1~7_combout\;
\ALU|ALT_INV_ShiftRight1~6_combout\ <= NOT \ALU|ShiftRight1~6_combout\;
\ALU|ALT_INV_ShiftRight1~5_combout\ <= NOT \ALU|ShiftRight1~5_combout\;
\ALU|ALT_INV_ShiftRight1~4_combout\ <= NOT \ALU|ShiftRight1~4_combout\;
\ALU|ALT_INV_ShiftRight1~3_combout\ <= NOT \ALU|ShiftRight1~3_combout\;
\ALU|ALT_INV_ShiftRight1~2_combout\ <= NOT \ALU|ShiftRight1~2_combout\;
\ALU|ALT_INV_ShiftRight1~1_combout\ <= NOT \ALU|ShiftRight1~1_combout\;
\ALU|ALT_INV_ShiftRight1~0_combout\ <= NOT \ALU|ShiftRight1~0_combout\;
\ALU|ALT_INV_Mux31~0_combout\ <= NOT \ALU|Mux31~0_combout\;
\ALU|ALT_INV_ShiftLeft1~2_combout\ <= NOT \ALU|ShiftLeft1~2_combout\;
\ALU|ALT_INV_ShiftLeft1~1_combout\ <= NOT \ALU|ShiftLeft1~1_combout\;
\ALU|ALT_INV_ShiftLeft1~0_combout\ <= NOT \ALU|ShiftLeft1~0_combout\;
\ALU|ALT_INV_ShiftLeft0~2_combout\ <= NOT \ALU|ShiftLeft0~2_combout\;
\ALU|ALT_INV_ShiftLeft0~1_combout\ <= NOT \ALU|ShiftLeft0~1_combout\;
\ALU|ALT_INV_ShiftLeft0~0_combout\ <= NOT \ALU|ShiftLeft0~0_combout\;
\ALT_INV_inputALU[31]~351_combout\ <= NOT \inputALU[31]~351_combout\;
\ALT_INV_inputALU[31]~350_combout\ <= NOT \inputALU[31]~350_combout\;
\ALT_INV_inputALU[31]~349_combout\ <= NOT \inputALU[31]~349_combout\;
\ALT_INV_inputALU[31]~348_combout\ <= NOT \inputALU[31]~348_combout\;
\ALT_INV_inputALU[31]~347_combout\ <= NOT \inputALU[31]~347_combout\;
\ALT_INV_inputALU[31]~346_combout\ <= NOT \inputALU[31]~346_combout\;
\ALT_INV_inputALU[31]~345_combout\ <= NOT \inputALU[31]~345_combout\;
\ALT_INV_inputALU[31]~344_combout\ <= NOT \inputALU[31]~344_combout\;
\ALT_INV_inputALU[31]~343_combout\ <= NOT \inputALU[31]~343_combout\;
\ALT_INV_inputALU[31]~342_combout\ <= NOT \inputALU[31]~342_combout\;
\ALT_INV_inputALU[31]~341_combout\ <= NOT \inputALU[31]~341_combout\;
\ALT_INV_inputALU[30]~340_combout\ <= NOT \inputALU[30]~340_combout\;
\ALT_INV_inputALU[30]~339_combout\ <= NOT \inputALU[30]~339_combout\;
\ALT_INV_inputALU[30]~338_combout\ <= NOT \inputALU[30]~338_combout\;
\ALT_INV_inputALU[30]~337_combout\ <= NOT \inputALU[30]~337_combout\;
\ALT_INV_inputALU[30]~336_combout\ <= NOT \inputALU[30]~336_combout\;
\ALT_INV_inputALU[30]~335_combout\ <= NOT \inputALU[30]~335_combout\;
\ALT_INV_inputALU[30]~334_combout\ <= NOT \inputALU[30]~334_combout\;
\ALT_INV_inputALU[30]~333_combout\ <= NOT \inputALU[30]~333_combout\;
\ALT_INV_inputALU[30]~332_combout\ <= NOT \inputALU[30]~332_combout\;
\ALT_INV_inputALU[30]~331_combout\ <= NOT \inputALU[30]~331_combout\;
\ALT_INV_inputALU[30]~330_combout\ <= NOT \inputALU[30]~330_combout\;
\ALT_INV_inputALU[29]~329_combout\ <= NOT \inputALU[29]~329_combout\;
\ALT_INV_inputALU[29]~328_combout\ <= NOT \inputALU[29]~328_combout\;
\ALT_INV_inputALU[29]~327_combout\ <= NOT \inputALU[29]~327_combout\;
\ALT_INV_inputALU[29]~326_combout\ <= NOT \inputALU[29]~326_combout\;
\ALT_INV_inputALU[29]~325_combout\ <= NOT \inputALU[29]~325_combout\;
\ALT_INV_inputALU[29]~324_combout\ <= NOT \inputALU[29]~324_combout\;
\ALT_INV_inputALU[29]~323_combout\ <= NOT \inputALU[29]~323_combout\;
\ALT_INV_inputALU[29]~322_combout\ <= NOT \inputALU[29]~322_combout\;
\ALT_INV_inputALU[29]~321_combout\ <= NOT \inputALU[29]~321_combout\;
\ALT_INV_inputALU[29]~320_combout\ <= NOT \inputALU[29]~320_combout\;
\ALT_INV_inputALU[29]~319_combout\ <= NOT \inputALU[29]~319_combout\;
\ALT_INV_inputALU[28]~318_combout\ <= NOT \inputALU[28]~318_combout\;
\ALT_INV_inputALU[28]~317_combout\ <= NOT \inputALU[28]~317_combout\;
\ALT_INV_inputALU[28]~316_combout\ <= NOT \inputALU[28]~316_combout\;
\ALT_INV_inputALU[28]~315_combout\ <= NOT \inputALU[28]~315_combout\;
\ALT_INV_inputALU[28]~314_combout\ <= NOT \inputALU[28]~314_combout\;
\ALT_INV_inputALU[28]~313_combout\ <= NOT \inputALU[28]~313_combout\;
\ALT_INV_inputALU[28]~312_combout\ <= NOT \inputALU[28]~312_combout\;
\ALT_INV_inputALU[28]~311_combout\ <= NOT \inputALU[28]~311_combout\;
\ALT_INV_inputALU[28]~310_combout\ <= NOT \inputALU[28]~310_combout\;
\ALT_INV_inputALU[28]~309_combout\ <= NOT \inputALU[28]~309_combout\;
\ALT_INV_inputALU[28]~308_combout\ <= NOT \inputALU[28]~308_combout\;
\ALT_INV_inputALU[27]~307_combout\ <= NOT \inputALU[27]~307_combout\;
\ALT_INV_inputALU[27]~306_combout\ <= NOT \inputALU[27]~306_combout\;
\ALT_INV_inputALU[27]~305_combout\ <= NOT \inputALU[27]~305_combout\;
\ALT_INV_inputALU[27]~304_combout\ <= NOT \inputALU[27]~304_combout\;
\ALT_INV_inputALU[27]~303_combout\ <= NOT \inputALU[27]~303_combout\;
\ALT_INV_inputALU[27]~302_combout\ <= NOT \inputALU[27]~302_combout\;
\ALT_INV_inputALU[27]~301_combout\ <= NOT \inputALU[27]~301_combout\;
\ALT_INV_inputALU[27]~300_combout\ <= NOT \inputALU[27]~300_combout\;
\ALT_INV_inputALU[27]~299_combout\ <= NOT \inputALU[27]~299_combout\;
\ALT_INV_inputALU[27]~298_combout\ <= NOT \inputALU[27]~298_combout\;
\ALT_INV_inputALU[27]~297_combout\ <= NOT \inputALU[27]~297_combout\;
\ALT_INV_inputALU[26]~296_combout\ <= NOT \inputALU[26]~296_combout\;
\ALT_INV_inputALU[26]~295_combout\ <= NOT \inputALU[26]~295_combout\;
\ALT_INV_inputALU[26]~294_combout\ <= NOT \inputALU[26]~294_combout\;
\ALT_INV_inputALU[26]~293_combout\ <= NOT \inputALU[26]~293_combout\;
\ALT_INV_inputALU[26]~292_combout\ <= NOT \inputALU[26]~292_combout\;
\ALT_INV_inputALU[26]~291_combout\ <= NOT \inputALU[26]~291_combout\;
\ALT_INV_inputALU[26]~290_combout\ <= NOT \inputALU[26]~290_combout\;
\ALT_INV_inputALU[26]~289_combout\ <= NOT \inputALU[26]~289_combout\;
\ALT_INV_inputALU[26]~288_combout\ <= NOT \inputALU[26]~288_combout\;
\ALT_INV_inputALU[26]~287_combout\ <= NOT \inputALU[26]~287_combout\;
\ALT_INV_inputALU[26]~286_combout\ <= NOT \inputALU[26]~286_combout\;
\ALT_INV_inputALU[25]~285_combout\ <= NOT \inputALU[25]~285_combout\;
\ALT_INV_inputALU[25]~284_combout\ <= NOT \inputALU[25]~284_combout\;
\ALT_INV_inputALU[25]~283_combout\ <= NOT \inputALU[25]~283_combout\;
\ALT_INV_inputALU[25]~282_combout\ <= NOT \inputALU[25]~282_combout\;
\ALT_INV_inputALU[25]~281_combout\ <= NOT \inputALU[25]~281_combout\;
\ALT_INV_inputALU[25]~280_combout\ <= NOT \inputALU[25]~280_combout\;
\ALT_INV_inputALU[25]~279_combout\ <= NOT \inputALU[25]~279_combout\;
\ALT_INV_inputALU[25]~278_combout\ <= NOT \inputALU[25]~278_combout\;
\ALT_INV_inputALU[25]~277_combout\ <= NOT \inputALU[25]~277_combout\;
\ALT_INV_inputALU[25]~276_combout\ <= NOT \inputALU[25]~276_combout\;
\ALT_INV_inputALU[25]~275_combout\ <= NOT \inputALU[25]~275_combout\;
\ALT_INV_inputALU[24]~274_combout\ <= NOT \inputALU[24]~274_combout\;
\ALT_INV_inputALU[24]~273_combout\ <= NOT \inputALU[24]~273_combout\;
\ALT_INV_inputALU[24]~272_combout\ <= NOT \inputALU[24]~272_combout\;
\ALT_INV_inputALU[24]~271_combout\ <= NOT \inputALU[24]~271_combout\;
\ALT_INV_inputALU[24]~270_combout\ <= NOT \inputALU[24]~270_combout\;
\ALT_INV_inputALU[24]~269_combout\ <= NOT \inputALU[24]~269_combout\;
\ALT_INV_inputALU[24]~268_combout\ <= NOT \inputALU[24]~268_combout\;
\ALT_INV_inputALU[24]~267_combout\ <= NOT \inputALU[24]~267_combout\;
\ALT_INV_inputALU[24]~266_combout\ <= NOT \inputALU[24]~266_combout\;
\ALT_INV_inputALU[24]~265_combout\ <= NOT \inputALU[24]~265_combout\;
\ALT_INV_inputALU[24]~264_combout\ <= NOT \inputALU[24]~264_combout\;
\ALT_INV_inputALU[23]~263_combout\ <= NOT \inputALU[23]~263_combout\;
\ALT_INV_inputALU[23]~262_combout\ <= NOT \inputALU[23]~262_combout\;
\ALT_INV_inputALU[23]~261_combout\ <= NOT \inputALU[23]~261_combout\;
\ALT_INV_inputALU[23]~260_combout\ <= NOT \inputALU[23]~260_combout\;
\ALT_INV_inputALU[23]~259_combout\ <= NOT \inputALU[23]~259_combout\;
\ALT_INV_inputALU[23]~258_combout\ <= NOT \inputALU[23]~258_combout\;
\ALT_INV_inputALU[23]~257_combout\ <= NOT \inputALU[23]~257_combout\;
\ALT_INV_inputALU[23]~256_combout\ <= NOT \inputALU[23]~256_combout\;
\ALT_INV_inputALU[23]~255_combout\ <= NOT \inputALU[23]~255_combout\;
\ALT_INV_inputALU[23]~254_combout\ <= NOT \inputALU[23]~254_combout\;
\ALT_INV_inputALU[23]~253_combout\ <= NOT \inputALU[23]~253_combout\;
\ALT_INV_inputALU[22]~252_combout\ <= NOT \inputALU[22]~252_combout\;
\ALT_INV_inputALU[22]~251_combout\ <= NOT \inputALU[22]~251_combout\;
\ALT_INV_inputALU[22]~250_combout\ <= NOT \inputALU[22]~250_combout\;
\ALT_INV_inputALU[22]~249_combout\ <= NOT \inputALU[22]~249_combout\;
\ALT_INV_inputALU[22]~248_combout\ <= NOT \inputALU[22]~248_combout\;
\ALT_INV_inputALU[22]~247_combout\ <= NOT \inputALU[22]~247_combout\;
\ALT_INV_inputALU[22]~246_combout\ <= NOT \inputALU[22]~246_combout\;
\ALT_INV_inputALU[22]~245_combout\ <= NOT \inputALU[22]~245_combout\;
\ALT_INV_inputALU[22]~244_combout\ <= NOT \inputALU[22]~244_combout\;
\ALT_INV_inputALU[22]~243_combout\ <= NOT \inputALU[22]~243_combout\;
\ALT_INV_inputALU[22]~242_combout\ <= NOT \inputALU[22]~242_combout\;
\ALT_INV_inputALU[21]~241_combout\ <= NOT \inputALU[21]~241_combout\;
\ALT_INV_inputALU[21]~240_combout\ <= NOT \inputALU[21]~240_combout\;
\ALT_INV_inputALU[21]~239_combout\ <= NOT \inputALU[21]~239_combout\;
\ALT_INV_inputALU[21]~238_combout\ <= NOT \inputALU[21]~238_combout\;
\ALT_INV_inputALU[21]~237_combout\ <= NOT \inputALU[21]~237_combout\;
\ALT_INV_inputALU[21]~236_combout\ <= NOT \inputALU[21]~236_combout\;
\ALT_INV_inputALU[21]~235_combout\ <= NOT \inputALU[21]~235_combout\;
\ALT_INV_inputALU[21]~234_combout\ <= NOT \inputALU[21]~234_combout\;
\ALT_INV_inputALU[21]~233_combout\ <= NOT \inputALU[21]~233_combout\;
\ALT_INV_inputALU[21]~232_combout\ <= NOT \inputALU[21]~232_combout\;
\ALT_INV_inputALU[21]~231_combout\ <= NOT \inputALU[21]~231_combout\;
\ALT_INV_inputALU[20]~230_combout\ <= NOT \inputALU[20]~230_combout\;
\ALT_INV_inputALU[20]~229_combout\ <= NOT \inputALU[20]~229_combout\;
\ALT_INV_inputALU[20]~228_combout\ <= NOT \inputALU[20]~228_combout\;
\ALT_INV_inputALU[20]~227_combout\ <= NOT \inputALU[20]~227_combout\;
\ALT_INV_inputALU[20]~226_combout\ <= NOT \inputALU[20]~226_combout\;
\ALT_INV_inputALU[20]~225_combout\ <= NOT \inputALU[20]~225_combout\;
\ALT_INV_inputALU[20]~224_combout\ <= NOT \inputALU[20]~224_combout\;
\ALT_INV_inputALU[20]~223_combout\ <= NOT \inputALU[20]~223_combout\;
\ALT_INV_inputALU[20]~222_combout\ <= NOT \inputALU[20]~222_combout\;
\ALT_INV_inputALU[20]~221_combout\ <= NOT \inputALU[20]~221_combout\;
\ALT_INV_inputALU[20]~220_combout\ <= NOT \inputALU[20]~220_combout\;
\ALT_INV_inputALU[19]~219_combout\ <= NOT \inputALU[19]~219_combout\;
\ALT_INV_inputALU[19]~218_combout\ <= NOT \inputALU[19]~218_combout\;
\ALT_INV_inputALU[19]~217_combout\ <= NOT \inputALU[19]~217_combout\;
\ALT_INV_inputALU[19]~216_combout\ <= NOT \inputALU[19]~216_combout\;
\ALT_INV_inputALU[19]~215_combout\ <= NOT \inputALU[19]~215_combout\;
\ALT_INV_inputALU[19]~214_combout\ <= NOT \inputALU[19]~214_combout\;
\ALT_INV_inputALU[19]~213_combout\ <= NOT \inputALU[19]~213_combout\;
\ALT_INV_inputALU[19]~212_combout\ <= NOT \inputALU[19]~212_combout\;
\ALT_INV_inputALU[19]~211_combout\ <= NOT \inputALU[19]~211_combout\;
\ALT_INV_inputALU[19]~210_combout\ <= NOT \inputALU[19]~210_combout\;
\ALT_INV_inputALU[19]~209_combout\ <= NOT \inputALU[19]~209_combout\;
\ALT_INV_inputALU[18]~208_combout\ <= NOT \inputALU[18]~208_combout\;
\ALT_INV_inputALU[18]~207_combout\ <= NOT \inputALU[18]~207_combout\;
\ALT_INV_inputALU[18]~206_combout\ <= NOT \inputALU[18]~206_combout\;
\ALT_INV_inputALU[18]~205_combout\ <= NOT \inputALU[18]~205_combout\;
\ALT_INV_inputALU[18]~204_combout\ <= NOT \inputALU[18]~204_combout\;
\ALT_INV_inputALU[18]~203_combout\ <= NOT \inputALU[18]~203_combout\;
\ALT_INV_inputALU[18]~202_combout\ <= NOT \inputALU[18]~202_combout\;
\ALT_INV_inputALU[18]~201_combout\ <= NOT \inputALU[18]~201_combout\;
\ALT_INV_inputALU[18]~200_combout\ <= NOT \inputALU[18]~200_combout\;
\ALT_INV_inputALU[18]~199_combout\ <= NOT \inputALU[18]~199_combout\;
\ALT_INV_inputALU[18]~198_combout\ <= NOT \inputALU[18]~198_combout\;
\ALT_INV_inputALU[17]~197_combout\ <= NOT \inputALU[17]~197_combout\;
\ALT_INV_inputALU[17]~196_combout\ <= NOT \inputALU[17]~196_combout\;
\ALT_INV_inputALU[17]~195_combout\ <= NOT \inputALU[17]~195_combout\;
\ALT_INV_inputALU[17]~194_combout\ <= NOT \inputALU[17]~194_combout\;
\ALT_INV_inputALU[17]~193_combout\ <= NOT \inputALU[17]~193_combout\;
\ALT_INV_inputALU[17]~192_combout\ <= NOT \inputALU[17]~192_combout\;
\ALT_INV_inputALU[17]~191_combout\ <= NOT \inputALU[17]~191_combout\;
\ALT_INV_inputALU[17]~190_combout\ <= NOT \inputALU[17]~190_combout\;
\ALT_INV_inputALU[17]~189_combout\ <= NOT \inputALU[17]~189_combout\;
\ALT_INV_inputALU[17]~188_combout\ <= NOT \inputALU[17]~188_combout\;
\ALT_INV_inputALU[17]~187_combout\ <= NOT \inputALU[17]~187_combout\;
\ALT_INV_inputALU[16]~186_combout\ <= NOT \inputALU[16]~186_combout\;
\ALT_INV_inputALU[16]~185_combout\ <= NOT \inputALU[16]~185_combout\;
\ALT_INV_inputALU[16]~184_combout\ <= NOT \inputALU[16]~184_combout\;
\ALT_INV_inputALU[16]~183_combout\ <= NOT \inputALU[16]~183_combout\;
\ALT_INV_inputALU[16]~182_combout\ <= NOT \inputALU[16]~182_combout\;
\ALT_INV_inputALU[16]~181_combout\ <= NOT \inputALU[16]~181_combout\;
\ALT_INV_inputALU[16]~180_combout\ <= NOT \inputALU[16]~180_combout\;
\ALT_INV_inputALU[16]~179_combout\ <= NOT \inputALU[16]~179_combout\;
\ALT_INV_inputALU[16]~178_combout\ <= NOT \inputALU[16]~178_combout\;
\ALT_INV_inputALU[16]~177_combout\ <= NOT \inputALU[16]~177_combout\;
\ALT_INV_inputALU[16]~176_combout\ <= NOT \inputALU[16]~176_combout\;
\ALT_INV_inputALU[15]~175_combout\ <= NOT \inputALU[15]~175_combout\;
\ALT_INV_inputALU[15]~174_combout\ <= NOT \inputALU[15]~174_combout\;
\ALT_INV_inputALU[15]~173_combout\ <= NOT \inputALU[15]~173_combout\;
\ALT_INV_inputALU[15]~172_combout\ <= NOT \inputALU[15]~172_combout\;
\ALT_INV_inputALU[15]~171_combout\ <= NOT \inputALU[15]~171_combout\;
\ALT_INV_inputALU[15]~170_combout\ <= NOT \inputALU[15]~170_combout\;
\ALT_INV_inputALU[15]~169_combout\ <= NOT \inputALU[15]~169_combout\;
\ALT_INV_inputALU[15]~168_combout\ <= NOT \inputALU[15]~168_combout\;
\ALT_INV_inputALU[15]~167_combout\ <= NOT \inputALU[15]~167_combout\;
\ALT_INV_inputALU[15]~166_combout\ <= NOT \inputALU[15]~166_combout\;
\ALT_INV_inputALU[15]~165_combout\ <= NOT \inputALU[15]~165_combout\;
\ALT_INV_inputALU[14]~164_combout\ <= NOT \inputALU[14]~164_combout\;
\ALT_INV_inputALU[14]~163_combout\ <= NOT \inputALU[14]~163_combout\;
\ALT_INV_inputALU[14]~162_combout\ <= NOT \inputALU[14]~162_combout\;
\ALT_INV_inputALU[14]~161_combout\ <= NOT \inputALU[14]~161_combout\;
\ALT_INV_inputALU[14]~160_combout\ <= NOT \inputALU[14]~160_combout\;
\ALT_INV_inputALU[14]~159_combout\ <= NOT \inputALU[14]~159_combout\;
\ALT_INV_inputALU[14]~158_combout\ <= NOT \inputALU[14]~158_combout\;
\ALT_INV_inputALU[14]~157_combout\ <= NOT \inputALU[14]~157_combout\;
\ALT_INV_inputALU[14]~156_combout\ <= NOT \inputALU[14]~156_combout\;
\ALT_INV_inputALU[14]~155_combout\ <= NOT \inputALU[14]~155_combout\;
\ALT_INV_inputALU[14]~154_combout\ <= NOT \inputALU[14]~154_combout\;
\ALT_INV_inputALU[13]~153_combout\ <= NOT \inputALU[13]~153_combout\;
\ALT_INV_inputALU[13]~152_combout\ <= NOT \inputALU[13]~152_combout\;
\ALT_INV_inputALU[13]~151_combout\ <= NOT \inputALU[13]~151_combout\;
\ALT_INV_inputALU[13]~150_combout\ <= NOT \inputALU[13]~150_combout\;
\ALT_INV_inputALU[13]~149_combout\ <= NOT \inputALU[13]~149_combout\;
\ALT_INV_inputALU[13]~148_combout\ <= NOT \inputALU[13]~148_combout\;
\ALT_INV_inputALU[13]~147_combout\ <= NOT \inputALU[13]~147_combout\;
\ALT_INV_inputALU[13]~146_combout\ <= NOT \inputALU[13]~146_combout\;
\ALT_INV_inputALU[13]~145_combout\ <= NOT \inputALU[13]~145_combout\;
\ALT_INV_inputALU[13]~144_combout\ <= NOT \inputALU[13]~144_combout\;
\ALT_INV_inputALU[13]~143_combout\ <= NOT \inputALU[13]~143_combout\;
\ALT_INV_inputALU[12]~142_combout\ <= NOT \inputALU[12]~142_combout\;
\ALT_INV_inputALU[12]~141_combout\ <= NOT \inputALU[12]~141_combout\;
\ALT_INV_inputALU[12]~140_combout\ <= NOT \inputALU[12]~140_combout\;
\ALT_INV_inputALU[12]~139_combout\ <= NOT \inputALU[12]~139_combout\;
\ALT_INV_inputALU[12]~138_combout\ <= NOT \inputALU[12]~138_combout\;
\ALT_INV_inputALU[12]~137_combout\ <= NOT \inputALU[12]~137_combout\;
\ALT_INV_inputALU[12]~136_combout\ <= NOT \inputALU[12]~136_combout\;
\ALT_INV_inputALU[12]~135_combout\ <= NOT \inputALU[12]~135_combout\;
\ALT_INV_inputALU[12]~134_combout\ <= NOT \inputALU[12]~134_combout\;
\ALT_INV_inputALU[12]~133_combout\ <= NOT \inputALU[12]~133_combout\;
\ALT_INV_inputALU[12]~132_combout\ <= NOT \inputALU[12]~132_combout\;
\ALT_INV_inputALU[11]~131_combout\ <= NOT \inputALU[11]~131_combout\;
\ALT_INV_inputALU[11]~130_combout\ <= NOT \inputALU[11]~130_combout\;
\ALT_INV_inputALU[11]~129_combout\ <= NOT \inputALU[11]~129_combout\;
\ALT_INV_inputALU[11]~128_combout\ <= NOT \inputALU[11]~128_combout\;
\ALT_INV_inputALU[11]~127_combout\ <= NOT \inputALU[11]~127_combout\;
\ALT_INV_inputALU[11]~126_combout\ <= NOT \inputALU[11]~126_combout\;
\ALT_INV_inputALU[11]~125_combout\ <= NOT \inputALU[11]~125_combout\;
\ALT_INV_inputALU[11]~124_combout\ <= NOT \inputALU[11]~124_combout\;
\ALT_INV_inputALU[11]~123_combout\ <= NOT \inputALU[11]~123_combout\;
\ALT_INV_inputALU[11]~122_combout\ <= NOT \inputALU[11]~122_combout\;
\ALT_INV_inputALU[11]~121_combout\ <= NOT \inputALU[11]~121_combout\;
\ALT_INV_inputALU[10]~120_combout\ <= NOT \inputALU[10]~120_combout\;
\ALT_INV_inputALU[10]~119_combout\ <= NOT \inputALU[10]~119_combout\;
\ALT_INV_inputALU[10]~118_combout\ <= NOT \inputALU[10]~118_combout\;
\ALT_INV_inputALU[10]~117_combout\ <= NOT \inputALU[10]~117_combout\;
\ALT_INV_inputALU[10]~116_combout\ <= NOT \inputALU[10]~116_combout\;
\ALT_INV_inputALU[10]~115_combout\ <= NOT \inputALU[10]~115_combout\;
\ALT_INV_inputALU[10]~114_combout\ <= NOT \inputALU[10]~114_combout\;
\ALT_INV_inputALU[10]~113_combout\ <= NOT \inputALU[10]~113_combout\;
\ALT_INV_inputALU[10]~112_combout\ <= NOT \inputALU[10]~112_combout\;
\ALT_INV_inputALU[10]~111_combout\ <= NOT \inputALU[10]~111_combout\;
\ALT_INV_inputALU[10]~110_combout\ <= NOT \inputALU[10]~110_combout\;
\ALT_INV_inputALU[9]~109_combout\ <= NOT \inputALU[9]~109_combout\;
\ALT_INV_inputALU[9]~108_combout\ <= NOT \inputALU[9]~108_combout\;
\ALT_INV_inputALU[9]~107_combout\ <= NOT \inputALU[9]~107_combout\;
\ALT_INV_inputALU[9]~106_combout\ <= NOT \inputALU[9]~106_combout\;
\ALT_INV_inputALU[9]~105_combout\ <= NOT \inputALU[9]~105_combout\;
\ALT_INV_inputALU[9]~104_combout\ <= NOT \inputALU[9]~104_combout\;
\ALT_INV_inputALU[9]~103_combout\ <= NOT \inputALU[9]~103_combout\;
\ALT_INV_inputALU[9]~102_combout\ <= NOT \inputALU[9]~102_combout\;
\ALT_INV_inputALU[9]~101_combout\ <= NOT \inputALU[9]~101_combout\;
\ALT_INV_inputALU[9]~100_combout\ <= NOT \inputALU[9]~100_combout\;
\ALT_INV_inputALU[9]~99_combout\ <= NOT \inputALU[9]~99_combout\;
\ALT_INV_inputALU[8]~98_combout\ <= NOT \inputALU[8]~98_combout\;
\ALT_INV_inputALU[8]~97_combout\ <= NOT \inputALU[8]~97_combout\;
\ALT_INV_inputALU[8]~96_combout\ <= NOT \inputALU[8]~96_combout\;
\ALT_INV_inputALU[8]~95_combout\ <= NOT \inputALU[8]~95_combout\;
\ALT_INV_inputALU[8]~94_combout\ <= NOT \inputALU[8]~94_combout\;
\ALT_INV_inputALU[8]~93_combout\ <= NOT \inputALU[8]~93_combout\;
\ALT_INV_inputALU[8]~92_combout\ <= NOT \inputALU[8]~92_combout\;
\ALT_INV_inputALU[8]~91_combout\ <= NOT \inputALU[8]~91_combout\;
\ALT_INV_inputALU[8]~90_combout\ <= NOT \inputALU[8]~90_combout\;
\ALT_INV_inputALU[8]~89_combout\ <= NOT \inputALU[8]~89_combout\;
\ALT_INV_inputALU[8]~88_combout\ <= NOT \inputALU[8]~88_combout\;
\ALT_INV_inputALU[7]~87_combout\ <= NOT \inputALU[7]~87_combout\;
\ALT_INV_inputALU[7]~86_combout\ <= NOT \inputALU[7]~86_combout\;
\ALT_INV_inputALU[7]~85_combout\ <= NOT \inputALU[7]~85_combout\;
\ALT_INV_inputALU[7]~84_combout\ <= NOT \inputALU[7]~84_combout\;
\ALT_INV_inputALU[7]~83_combout\ <= NOT \inputALU[7]~83_combout\;
\ALT_INV_inputALU[7]~82_combout\ <= NOT \inputALU[7]~82_combout\;

-- Location: IOOBUF_X38_Y81_N53
\PC_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(0),
	devoe => ww_devoe,
	o => ww_PC_out(0));

-- Location: IOOBUF_X58_Y0_N42
\PC_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(1),
	devoe => ww_devoe,
	o => ww_PC_out(1));

-- Location: IOOBUF_X50_Y81_N76
\PC_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(2),
	devoe => ww_devoe,
	o => ww_PC_out(2));

-- Location: IOOBUF_X50_Y81_N42
\PC_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(3),
	devoe => ww_devoe,
	o => ww_PC_out(3));

-- Location: IOOBUF_X38_Y81_N36
\PC_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(4),
	devoe => ww_devoe,
	o => ww_PC_out(4));

-- Location: IOOBUF_X62_Y0_N36
\PC_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(5),
	devoe => ww_devoe,
	o => ww_PC_out(5));

-- Location: IOOBUF_X82_Y81_N42
\PC_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(6),
	devoe => ww_devoe,
	o => ww_PC_out(6));

-- Location: IOOBUF_X89_Y6_N5
\PC_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(7),
	devoe => ww_devoe,
	o => ww_PC_out(7));

-- Location: IOOBUF_X40_Y81_N53
\PC_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(8),
	devoe => ww_devoe,
	o => ww_PC_out(8));

-- Location: IOOBUF_X89_Y9_N39
\PC_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(9),
	devoe => ww_devoe,
	o => ww_PC_out(9));

-- Location: IOOBUF_X76_Y81_N19
\PC_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(10),
	devoe => ww_devoe,
	o => ww_PC_out(10));

-- Location: IOOBUF_X34_Y81_N59
\PC_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(11),
	devoe => ww_devoe,
	o => ww_PC_out(11));

-- Location: IOOBUF_X89_Y6_N22
\PC_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(12),
	devoe => ww_devoe,
	o => ww_PC_out(12));

-- Location: IOOBUF_X68_Y0_N36
\PC_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(13),
	devoe => ww_devoe,
	o => ww_PC_out(13));

-- Location: IOOBUF_X72_Y0_N2
\PC_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(14),
	devoe => ww_devoe,
	o => ww_PC_out(14));

-- Location: IOOBUF_X76_Y81_N53
\PC_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(15),
	devoe => ww_devoe,
	o => ww_PC_out(15));

-- Location: IOOBUF_X40_Y81_N36
\PC_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(16),
	devoe => ww_devoe,
	o => ww_PC_out(16));

-- Location: IOOBUF_X62_Y81_N36
\PC_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(17),
	devoe => ww_devoe,
	o => ww_PC_out(17));

-- Location: IOOBUF_X58_Y81_N93
\PC_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(18),
	devoe => ww_devoe,
	o => ww_PC_out(18));

-- Location: IOOBUF_X60_Y81_N53
\PC_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(19),
	devoe => ww_devoe,
	o => ww_PC_out(19));

-- Location: IOOBUF_X34_Y81_N76
\PC_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(20),
	devoe => ww_devoe,
	o => ww_PC_out(20));

-- Location: IOOBUF_X58_Y81_N59
\PC_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(21),
	devoe => ww_devoe,
	o => ww_PC_out(21));

-- Location: IOOBUF_X64_Y0_N53
\PC_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|ALT_INV_PC\(22),
	devoe => ww_devoe,
	o => ww_PC_out(22));

-- Location: IOOBUF_X32_Y81_N53
\PC_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(23),
	devoe => ww_devoe,
	o => ww_PC_out(23));

-- Location: IOOBUF_X36_Y81_N19
\PC_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(24),
	devoe => ww_devoe,
	o => ww_PC_out(24));

-- Location: IOOBUF_X58_Y81_N76
\PC_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(25),
	devoe => ww_devoe,
	o => ww_PC_out(25));

-- Location: IOOBUF_X40_Y0_N36
\PC_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(26),
	devoe => ww_devoe,
	o => ww_PC_out(26));

-- Location: IOOBUF_X64_Y81_N2
\PC_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(27),
	devoe => ww_devoe,
	o => ww_PC_out(27));

-- Location: IOOBUF_X80_Y81_N2
\PC_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(28),
	devoe => ww_devoe,
	o => ww_PC_out(28));

-- Location: IOOBUF_X62_Y81_N53
\PC_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(29),
	devoe => ww_devoe,
	o => ww_PC_out(29));

-- Location: IOOBUF_X72_Y0_N36
\PC_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(30),
	devoe => ww_devoe,
	o => ww_PC_out(30));

-- Location: IOOBUF_X40_Y81_N19
\PC_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PC|PC\(31),
	devoe => ww_devoe,
	o => ww_PC_out(31));

-- Location: IOOBUF_X68_Y0_N2
\instruction_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(0),
	devoe => ww_devoe,
	o => ww_instruction_out(0));

-- Location: IOOBUF_X56_Y81_N2
\instruction_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(1),
	devoe => ww_devoe,
	o => ww_instruction_out(1));

-- Location: IOOBUF_X89_Y8_N39
\instruction_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(2),
	devoe => ww_devoe,
	o => ww_instruction_out(2));

-- Location: IOOBUF_X54_Y0_N19
\instruction_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(3),
	devoe => ww_devoe,
	o => ww_instruction_out(3));

-- Location: IOOBUF_X32_Y81_N36
\instruction_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(4),
	devoe => ww_devoe,
	o => ww_instruction_out(4));

-- Location: IOOBUF_X50_Y0_N59
\instruction_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(5),
	devoe => ww_devoe,
	o => ww_instruction_out(5));

-- Location: IOOBUF_X38_Y0_N36
\instruction_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(6),
	devoe => ww_devoe,
	o => ww_instruction_out(6));

-- Location: IOOBUF_X6_Y0_N36
\instruction_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(7),
	devoe => ww_devoe,
	o => ww_instruction_out(7));

-- Location: IOOBUF_X38_Y0_N2
\instruction_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(8),
	devoe => ww_devoe,
	o => ww_instruction_out(8));

-- Location: IOOBUF_X30_Y0_N19
\instruction_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(9),
	devoe => ww_devoe,
	o => ww_instruction_out(9));

-- Location: IOOBUF_X28_Y0_N19
\instruction_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(10),
	devoe => ww_devoe,
	o => ww_instruction_out(10));

-- Location: IOOBUF_X60_Y0_N2
\instruction_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(11),
	devoe => ww_devoe,
	o => ww_instruction_out(11));

-- Location: IOOBUF_X66_Y81_N93
\instruction_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(12),
	devoe => ww_devoe,
	o => ww_instruction_out(12));

-- Location: IOOBUF_X30_Y81_N53
\instruction_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(13),
	devoe => ww_devoe,
	o => ww_instruction_out(13));

-- Location: IOOBUF_X32_Y0_N19
\instruction_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(14),
	devoe => ww_devoe,
	o => ww_instruction_out(14));

-- Location: IOOBUF_X36_Y81_N36
\instruction_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(15),
	devoe => ww_devoe,
	o => ww_instruction_out(15));

-- Location: IOOBUF_X54_Y0_N53
\instruction_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_instruction_out(16));

-- Location: IOOBUF_X30_Y81_N19
\instruction_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_instruction_out(17));

-- Location: IOOBUF_X8_Y0_N19
\instruction_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_instruction_out(18));

-- Location: IOOBUF_X56_Y0_N19
\instruction_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_instruction_out(19));

-- Location: IOOBUF_X56_Y0_N36
\instruction_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_instruction_out(20));

-- Location: IOOBUF_X52_Y81_N53
\instruction_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_instruction_out(21));

-- Location: IOOBUF_X32_Y0_N2
\instruction_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_instruction_out(22));

-- Location: IOOBUF_X58_Y0_N76
\instruction_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_instruction_out(23));

-- Location: IOOBUF_X66_Y0_N76
\instruction_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_instruction_out(24));

-- Location: IOOBUF_X62_Y81_N2
\instruction_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_instruction_out(25));

-- Location: IOOBUF_X62_Y0_N19
\instruction_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(26),
	devoe => ww_devoe,
	o => ww_instruction_out(26));

-- Location: IOOBUF_X56_Y0_N2
\instruction_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(27),
	devoe => ww_devoe,
	o => ww_instruction_out(27));

-- Location: IOOBUF_X89_Y36_N22
\instruction_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(28),
	devoe => ww_devoe,
	o => ww_instruction_out(28));

-- Location: IOOBUF_X52_Y0_N36
\instruction_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(29),
	devoe => ww_devoe,
	o => ww_instruction_out(29));

-- Location: IOOBUF_X52_Y0_N2
\instruction_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(30),
	devoe => ww_devoe,
	o => ww_instruction_out(30));

-- Location: IOOBUF_X89_Y9_N22
\instruction_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(31),
	devoe => ww_devoe,
	o => ww_instruction_out(31));

-- Location: IOOBUF_X40_Y81_N2
\Read_reg1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(21),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(0));

-- Location: IOOBUF_X52_Y0_N53
\Read_reg1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(22),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(1));

-- Location: IOOBUF_X54_Y0_N36
\Read_reg1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(23),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(2));

-- Location: IOOBUF_X70_Y0_N53
\Read_reg1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(24),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(3));

-- Location: IOOBUF_X62_Y81_N19
\Read_reg1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(25),
	devoe => ww_devoe,
	o => ww_Read_reg1_out(4));

-- Location: IOOBUF_X52_Y0_N19
\Read_reg2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(16),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(0));

-- Location: IOOBUF_X28_Y81_N19
\Read_reg2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(17),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(1));

-- Location: IOOBUF_X8_Y0_N36
\Read_reg2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(18),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(2));

-- Location: IOOBUF_X50_Y0_N42
\Read_reg2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(19),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(3));

-- Location: IOOBUF_X58_Y0_N93
\Read_reg2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PCREGDATA|altsyncram_component|auto_generated|q_a\(20),
	devoe => ww_devoe,
	o => ww_Read_reg2_out(4));

-- Location: IOOBUF_X58_Y0_N59
\Write_reg_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(0));

-- Location: IOOBUF_X60_Y0_N53
\Write_reg_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(1));

-- Location: IOOBUF_X52_Y81_N2
\Write_reg_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(2));

-- Location: IOOBUF_X62_Y0_N2
\Write_reg_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(3));

-- Location: IOOBUF_X66_Y0_N42
\Write_reg_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \writeReg[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Write_reg_out(4));

-- Location: IOOBUF_X28_Y0_N36
\Read_data1_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux31~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(0));

-- Location: IOOBUF_X26_Y0_N76
\Read_data1_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux30~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(1));

-- Location: IOOBUF_X8_Y0_N53
\Read_data1_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux29~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(2));

-- Location: IOOBUF_X36_Y0_N19
\Read_data1_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux28~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(3));

-- Location: IOOBUF_X30_Y0_N53
\Read_data1_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux27~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(4));

-- Location: IOOBUF_X26_Y0_N42
\Read_data1_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux26~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(5));

-- Location: IOOBUF_X66_Y0_N93
\Read_data1_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux25~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(6));

-- Location: IOOBUF_X72_Y81_N36
\Read_data1_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux24~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(7));

-- Location: IOOBUF_X60_Y0_N19
\Read_data1_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux23~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(8));

-- Location: IOOBUF_X40_Y0_N53
\Read_data1_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux22~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(9));

-- Location: IOOBUF_X28_Y81_N53
\Read_data1_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux21~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(10));

-- Location: IOOBUF_X38_Y0_N19
\Read_data1_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux20~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(11));

-- Location: IOOBUF_X60_Y81_N36
\Read_data1_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux19~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(12));

-- Location: IOOBUF_X26_Y81_N42
\Read_data1_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux18~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(13));

-- Location: IOOBUF_X62_Y0_N53
\Read_data1_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux17~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(14));

-- Location: IOOBUF_X64_Y0_N19
\Read_data1_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux16~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(15));

-- Location: IOOBUF_X54_Y81_N36
\Read_data1_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux15~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(16));

-- Location: IOOBUF_X40_Y0_N19
\Read_data1_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux14~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(17));

-- Location: IOOBUF_X54_Y0_N2
\Read_data1_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux13~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(18));

-- Location: IOOBUF_X36_Y0_N53
\Read_data1_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux12~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(19));

-- Location: IOOBUF_X34_Y81_N93
\Read_data1_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux11~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(20));

-- Location: IOOBUF_X89_Y6_N56
\Read_data1_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux10~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(21));

-- Location: IOOBUF_X36_Y0_N36
\Read_data1_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux9~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(22));

-- Location: IOOBUF_X72_Y0_N53
\Read_data1_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux8~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(23));

-- Location: IOOBUF_X89_Y6_N39
\Read_data1_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux7~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(24));

-- Location: IOOBUF_X68_Y0_N19
\Read_data1_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux6~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(25));

-- Location: IOOBUF_X56_Y81_N36
\Read_data1_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux5~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(26));

-- Location: IOOBUF_X30_Y0_N2
\Read_data1_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux4~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(27));

-- Location: IOOBUF_X2_Y0_N59
\Read_data1_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux3~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(28));

-- Location: IOOBUF_X34_Y81_N42
\Read_data1_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux2~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(29));

-- Location: IOOBUF_X32_Y0_N53
\Read_data1_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux1~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(30));

-- Location: IOOBUF_X36_Y81_N53
\Read_data1_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REGFILE|Mux0~11_combout\,
	devoe => ww_devoe,
	o => ww_Read_data1_out(31));

-- Location: IOOBUF_X89_Y35_N79
\Read_data2_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[0]~10_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(0));

-- Location: IOOBUF_X26_Y0_N59
\Read_data2_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[1]~21_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(1));

-- Location: IOOBUF_X50_Y81_N59
\Read_data2_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[2]~32_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(2));

-- Location: IOOBUF_X6_Y0_N53
\Read_data2_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[3]~43_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(3));

-- Location: IOOBUF_X30_Y0_N36
\Read_data2_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[4]~54_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(4));

-- Location: IOOBUF_X28_Y0_N2
\Read_data2_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[5]~65_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(5));

-- Location: IOOBUF_X64_Y0_N2
\Read_data2_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[6]~76_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(6));

-- Location: IOOBUF_X32_Y81_N19
\Read_data2_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[7]~87_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(7));

-- Location: IOOBUF_X6_Y0_N2
\Read_data2_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[8]~98_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(8));

-- Location: IOOBUF_X34_Y0_N59
\Read_data2_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[9]~109_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(9));

-- Location: IOOBUF_X30_Y81_N36
\Read_data2_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[10]~120_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(10));

-- Location: IOOBUF_X2_Y0_N93
\Read_data2_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[11]~131_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(11));

-- Location: IOOBUF_X60_Y0_N36
\Read_data2_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[12]~142_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(12));

-- Location: IOOBUF_X89_Y35_N96
\Read_data2_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[13]~153_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(13));

-- Location: IOOBUF_X88_Y81_N20
\Read_data2_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[14]~164_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(14));

-- Location: IOOBUF_X89_Y9_N5
\Read_data2_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[15]~175_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(15));

-- Location: IOOBUF_X34_Y0_N93
\Read_data2_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[16]~186_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(16));

-- Location: IOOBUF_X34_Y0_N76
\Read_data2_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[17]~197_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(17));

-- Location: IOOBUF_X52_Y81_N19
\Read_data2_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[18]~208_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(18));

-- Location: IOOBUF_X26_Y0_N93
\Read_data2_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[19]~219_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(19));

-- Location: IOOBUF_X50_Y0_N93
\Read_data2_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[20]~230_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(20));

-- Location: IOOBUF_X38_Y0_N53
\Read_data2_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[21]~241_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(21));

-- Location: IOOBUF_X50_Y0_N76
\Read_data2_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[22]~252_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(22));

-- Location: IOOBUF_X4_Y0_N36
\Read_data2_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[23]~263_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(23));

-- Location: IOOBUF_X89_Y4_N62
\Read_data2_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[24]~274_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(24));

-- Location: IOOBUF_X8_Y0_N2
\Read_data2_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[25]~285_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(25));

-- Location: IOOBUF_X89_Y9_N56
\Read_data2_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[26]~296_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(26));

-- Location: IOOBUF_X34_Y0_N42
\Read_data2_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[27]~307_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(27));

-- Location: IOOBUF_X26_Y81_N76
\Read_data2_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[28]~318_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(28));

-- Location: IOOBUF_X6_Y0_N19
\Read_data2_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[29]~329_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(29));

-- Location: IOOBUF_X32_Y0_N36
\Read_data2_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[30]~340_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(30));

-- Location: IOOBUF_X28_Y0_N53
\Read_data2_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inputALU[31]~351_combout\,
	devoe => ww_devoe,
	o => ww_Read_data2_out(31));

-- Location: IOOBUF_X70_Y0_N19
\Write_data_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(0));

-- Location: IOOBUF_X89_Y4_N79
\Write_data_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(1));

-- Location: IOOBUF_X36_Y81_N2
\Write_data_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(2));

-- Location: IOOBUF_X64_Y0_N36
\Write_data_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(3));

-- Location: IOOBUF_X30_Y81_N2
\Write_data_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(4));

-- Location: IOOBUF_X4_Y0_N19
\Write_data_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(5));

-- Location: IOOBUF_X60_Y81_N19
\Write_data_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[6]~6_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(6));

-- Location: IOOBUF_X70_Y81_N53
\Write_data_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[7]~7_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(7));

-- Location: IOOBUF_X60_Y81_N2
\Write_data_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[8]~8_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(8));

-- Location: IOOBUF_X58_Y81_N42
\Write_data_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[9]~9_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(9));

-- Location: IOOBUF_X50_Y81_N93
\Write_data_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[10]~10_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(10));

-- Location: IOOBUF_X72_Y0_N19
\Write_data_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[11]~11_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(11));

-- Location: IOOBUF_X56_Y81_N53
\Write_data_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[12]~12_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(12));

-- Location: IOOBUF_X64_Y81_N36
\Write_data_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[13]~13_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(13));

-- Location: IOOBUF_X54_Y81_N2
\Write_data_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[14]~14_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(14));

-- Location: IOOBUF_X54_Y81_N19
\Write_data_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[15]~15_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(15));

-- Location: IOOBUF_X68_Y0_N53
\Write_data_out[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[16]~16_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(16));

-- Location: IOOBUF_X66_Y0_N59
\Write_data_out[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[17]~17_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(17));

-- Location: IOOBUF_X26_Y81_N59
\Write_data_out[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[18]~18_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(18));

-- Location: IOOBUF_X4_Y0_N2
\Write_data_out[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[19]~19_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(19));

-- Location: IOOBUF_X64_Y81_N53
\Write_data_out[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[20]~20_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(20));

-- Location: IOOBUF_X52_Y81_N36
\Write_data_out[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[21]~21_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(21));

-- Location: IOOBUF_X56_Y81_N19
\Write_data_out[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[22]~22_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(22));

-- Location: IOOBUF_X89_Y36_N5
\Write_data_out[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[23]~23_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(23));

-- Location: IOOBUF_X28_Y81_N2
\Write_data_out[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[24]~24_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(24));

-- Location: IOOBUF_X56_Y0_N53
\Write_data_out[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[25]~25_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(25));

-- Location: IOOBUF_X89_Y8_N22
\Write_data_out[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[26]~34_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(26));

-- Location: IOOBUF_X26_Y81_N93
\Write_data_out[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[27]~30_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(27));

-- Location: IOOBUF_X54_Y81_N53
\Write_data_out[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[28]~26_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(28));

-- Location: IOOBUF_X32_Y81_N2
\Write_data_out[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[29]~27_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(29));

-- Location: IOOBUF_X38_Y81_N19
\Write_data_out[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[30]~28_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(30));

-- Location: IOOBUF_X36_Y0_N2
\Write_data_out[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \WDATA[31]~29_combout\,
	devoe => ww_devoe,
	o => ww_Write_data_out(31));

-- Location: IOIBUF_X40_Y0_N1
\slow_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_slow_clock,
	o => \slow_clock~input_o\);

-- Location: CLKCTRL_G0
\slow_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \slow_clock~input_o\,
	outclk => \slow_clock~inputCLKENA0_outclk\);

-- Location: IOIBUF_X89_Y35_N44
\fast_clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_fast_clock,
	o => \fast_clock~input_o\);

-- Location: CLKCTRL_G11
\fast_clock~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \fast_clock~input_o\,
	outclk => \fast_clock~inputCLKENA0_outclk\);

-- Location: LABCELL_X42_Y17_N0
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( \PC|PC\(2) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( \PC|PC\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(2),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X42_Y17_N3
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( \PC|PC\(3) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( \PC|PC\(3) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(3),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: M10K_X41_Y17_N0
\PCREGDATA|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000003E00008000000000C002402000A003C08000A0035CE000F0001097025008C0EFF9C00AC0EFF9C0001AE700600000E70420001CA700400000A75C0000C10002E00010B682A000168682A00296C000300296C0064000168602A00010B602A00000040200000004020000810001C00102A0001002001000500000040200000004020000810001700102A0001002001000A00000040200000004020000810001200102A0001002001000500000040200000004020000810000D00102A0001002001000A00010B7023000109702200312A000F000109482400254B0005000109502100200900050020080005",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "PCReg.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM1PORT:PCREGDATA|altsyncram:altsyncram_component|altsyncram_1024:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 40,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \fast_clock~inputCLKENA0_outclk\,
	portaaddr => \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \PCREGDATA|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y17_N6
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( \PC|PC\(4) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( \PC|PC\(4) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(4),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: LABCELL_X42_Y17_N9
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( \PC|PC\(5) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( \PC|PC\(5) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(5),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: LABCELL_X42_Y17_N12
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( \PC|PC\(6) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( \PC|PC\(6) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(6),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: LABCELL_X42_Y17_N15
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( \PC|PC\(7) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( \PC|PC\(7) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(7),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: LABCELL_X27_Y15_N0
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) ) + ( \Add0~1_sumout\ ) + ( !VCC ))
-- \Add1~2\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) ) + ( \Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	cin => GND,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X27_Y15_N3
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) ) + ( \Add0~5_sumout\ ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) ) + ( \Add0~5_sumout\ ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~5_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X27_Y15_N6
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(2) ) + ( \Add0~9_sumout\ ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(2) ) + ( \Add0~9_sumout\ ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~9_sumout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X27_Y15_N9
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( \Add0~13_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( \Add0~13_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \ALT_INV_Add0~13_sumout\,
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: LABCELL_X27_Y15_N12
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( \Add0~17_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) + ( \Add1~14\ ))
-- \Add1~18\ = CARRY(( \Add0~17_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(4) ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ALT_INV_Add0~17_sumout\,
	cin => \Add1~14\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X27_Y15_N15
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) ) + ( \Add0~21_sumout\ ) + ( \Add1~18\ ))
-- \Add1~22\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(5) ) + ( \Add0~21_sumout\ ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	cin => \Add1~18\,
	sumout => \Add1~21_sumout\,
	cout => \Add1~22\);

-- Location: LABCELL_X45_Y19_N57
\REGFILE|registers[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[9][7]~feeder_combout\);

-- Location: LABCELL_X31_Y20_N33
\REGFILE|registers[11][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[11][2]~feeder_combout\);

-- Location: LABCELL_X37_Y17_N0
\CONTROL|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux4~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(29))) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000000010000000100000000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	combout => \CONTROL|Mux4~0_combout\);

-- Location: LABCELL_X37_Y17_N33
\CONTROL|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux17~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \CONTROL|Mux17~0_combout\);

-- Location: LABCELL_X40_Y17_N33
\CONTROL|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux13~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	combout => \CONTROL|Mux13~0_combout\);

-- Location: LABCELL_X40_Y17_N45
\CONTROL|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux18~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CONTROL|Mux18~0_combout\);

-- Location: LABCELL_X37_Y17_N24
\CONTROL|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux17~1_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (\CONTROL|Mux13~0_combout\ & (((\CONTROL|Mux17~0_combout\ & \CONTROL|Mux18~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(28))))) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & \CONTROL|Mux13~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000110111000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux17~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	dataf => \CONTROL|ALT_INV_Mux13~0_combout\,
	datag => \CONTROL|ALT_INV_Mux18~0_combout\,
	combout => \CONTROL|Mux17~1_combout\);

-- Location: LABCELL_X36_Y14_N18
\CONTROL|ALUControl[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|ALUControl\(2) = ( \PC|PC[1]~0_combout\ & ( \CONTROL|ALUControl\(2) ) ) # ( !\PC|PC[1]~0_combout\ & ( \CONTROL|Mux17~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_Mux17~1_combout\,
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \CONTROL|ALUControl\(2));

-- Location: MLABCELL_X34_Y21_N3
\REGFILE|registers[18][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[18][2]~feeder_combout\);

-- Location: IOIBUF_X89_Y35_N61
\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: CLKCTRL_G8
\reset~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \reset~input_o\,
	outclk => \reset~inputCLKENA0_outclk\);

-- Location: LABCELL_X40_Y17_N36
\CONTROL|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux6~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux6~0_combout\);

-- Location: LABCELL_X40_Y17_N30
\CONTROL|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux6~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (\CONTROL|Mux6~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux6~1_combout\);

-- Location: LABCELL_X40_Y17_N48
\CONTROL|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux12~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(28)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \CONTROL|Mux12~1_combout\);

-- Location: LABCELL_X37_Y17_N42
\CONTROL|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux1~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	combout => \CONTROL|Mux1~0_combout\);

-- Location: MLABCELL_X39_Y15_N54
\CONTROL|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux12~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( \CONTROL|Mux1~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(30))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) & ( !\CONTROL|Mux1~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(30)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	dataf => \CONTROL|ALT_INV_Mux1~0_combout\,
	combout => \CONTROL|Mux12~0_combout\);

-- Location: LABCELL_X40_Y17_N42
\CONTROL|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux12~2_combout\ = (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ((!\CONTROL|Mux12~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & (!\CONTROL|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000110000111111000011000011111100001100001111110000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \CONTROL|ALT_INV_Mux12~1_combout\,
	datad => \CONTROL|ALT_INV_Mux12~0_combout\,
	combout => \CONTROL|Mux12~2_combout\);

-- Location: MLABCELL_X47_Y11_N36
\CONTROL|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux3~2_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	combout => \CONTROL|Mux3~2_combout\);

-- Location: LABCELL_X45_Y17_N24
\CONTROL|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux3~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31) $ (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	combout => \CONTROL|Mux3~0_combout\);

-- Location: LABCELL_X45_Y17_N21
\CONTROL|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux0~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111110100101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CONTROL|Mux0~0_combout\);

-- Location: LABCELL_X46_Y18_N15
\CONTROL|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux3~1_combout\ = ( \CONTROL|Mux0~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((\CONTROL|Mux3~0_combout\) # (\CONTROL|Mux3~2_combout\))) ) ) # ( !\CONTROL|Mux0~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & \CONTROL|Mux3~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datac => \CONTROL|ALT_INV_Mux3~2_combout\,
	datad => \CONTROL|ALT_INV_Mux3~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux0~0_combout\,
	combout => \CONTROL|Mux3~1_combout\);

-- Location: LABCELL_X45_Y20_N57
\writeReg[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[3]~3_combout\ = ( \CONTROL|Mux3~1_combout\ & ( (\CONTROL|Mux6~1_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14)) ) ) # ( !\CONTROL|Mux3~1_combout\ & ( (\CONTROL|Mux6~1_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \CONTROL|ALT_INV_Mux6~1_combout\,
	dataf => \CONTROL|ALT_INV_Mux3~1_combout\,
	combout => \writeReg[3]~3_combout\);

-- Location: LABCELL_X46_Y20_N39
\writeReg[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[4]~4_combout\ = ((!\CONTROL|Mux3~1_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux3~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)))) # (\CONTROL|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111101011111001111110101111100111111010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \CONTROL|ALT_INV_Mux6~1_combout\,
	datad => \CONTROL|ALT_INV_Mux3~1_combout\,
	combout => \writeReg[4]~4_combout\);

-- Location: LABCELL_X45_Y18_N15
\writeReg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[0]~0_combout\ = ( \CONTROL|Mux3~1_combout\ & ( (\CONTROL|Mux6~1_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(11)) ) ) # ( !\CONTROL|Mux3~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # 
-- (\CONTROL|Mux6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datab => \CONTROL|ALT_INV_Mux6~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \CONTROL|ALT_INV_Mux3~1_combout\,
	combout => \writeReg[0]~0_combout\);

-- Location: LABCELL_X46_Y18_N9
\writeReg[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[2]~2_combout\ = ( \CONTROL|Mux3~1_combout\ & ( (\CONTROL|Mux6~1_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13)) ) ) # ( !\CONTROL|Mux3~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\CONTROL|Mux6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datac => \CONTROL|ALT_INV_Mux6~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \CONTROL|ALT_INV_Mux3~1_combout\,
	combout => \writeReg[2]~2_combout\);

-- Location: LABCELL_X46_Y18_N12
\writeReg[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \writeReg[1]~1_combout\ = ( \CONTROL|Mux3~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(12)) # (\CONTROL|Mux6~1_combout\) ) ) # ( !\CONTROL|Mux3~1_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # 
-- (\CONTROL|Mux6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100111111111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux6~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \CONTROL|ALT_INV_Mux3~1_combout\,
	combout => \writeReg[1]~1_combout\);

-- Location: LABCELL_X46_Y20_N57
\REGFILE|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~8_combout\ = ( !\writeReg[2]~2_combout\ & ( \writeReg[1]~1_combout\ & ( (\CONTROL|Mux12~2_combout\ & (!\writeReg[3]~3_combout\ & (\writeReg[4]~4_combout\ & !\writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~8_combout\);

-- Location: FF_X34_Y21_N5
\REGFILE|registers[18][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][2]~q\);

-- Location: LABCELL_X35_Y24_N27
\REGFILE|registers[26][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[26][2]~feeder_combout\);

-- Location: MLABCELL_X52_Y17_N24
\REGFILE|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~10_combout\ = ( \writeReg[3]~3_combout\ & ( \writeReg[4]~4_combout\ & ( (\CONTROL|Mux12~2_combout\ & (!\writeReg[2]~2_combout\ & (!\writeReg[0]~0_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~10_combout\);

-- Location: FF_X35_Y24_N29
\REGFILE|registers[26][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][2]~q\);

-- Location: LABCELL_X33_Y23_N54
\REGFILE|registers[30][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[30][2]~feeder_combout\);

-- Location: LABCELL_X46_Y19_N12
\REGFILE|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~11_combout\ = ( !\writeReg[0]~0_combout\ & ( \CONTROL|Mux12~2_combout\ & ( (\writeReg[3]~3_combout\ & (\writeReg[4]~4_combout\ & (\writeReg[2]~2_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux12~2_combout\,
	combout => \REGFILE|Decoder0~11_combout\);

-- Location: FF_X33_Y23_N56
\REGFILE|registers[30][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][2]~q\);

-- Location: LABCELL_X30_Y21_N0
\REGFILE|registers[22][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[22][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N9
\REGFILE|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~9_combout\ = ( \writeReg[4]~4_combout\ & ( !\writeReg[3]~3_combout\ & ( (\writeReg[2]~2_combout\ & (\writeReg[1]~1_combout\ & (!\writeReg[0]~0_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~9_combout\);

-- Location: FF_X30_Y21_N2
\REGFILE|registers[22][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][2]~q\);

-- Location: MLABCELL_X34_Y20_N18
\inputALU[2]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~24_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[22][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[26][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][2]~q\,
	datab => \REGFILE|ALT_INV_registers[26][2]~q\,
	datac => \REGFILE|ALT_INV_registers[30][2]~q\,
	datad => \REGFILE|ALT_INV_registers[22][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[2]~24_combout\);

-- Location: LABCELL_X33_Y21_N39
\REGFILE|registers[27][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[27][2]~feeder_combout\);

-- Location: LABCELL_X53_Y17_N51
\REGFILE|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~14_combout\ = ( \writeReg[3]~3_combout\ & ( \writeReg[4]~4_combout\ & ( (!\writeReg[2]~2_combout\ & (\writeReg[0]~0_combout\ & (\CONTROL|Mux12~2_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[0]~0_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~14_combout\);

-- Location: FF_X33_Y21_N41
\REGFILE|registers[27][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][2]~q\);

-- Location: LABCELL_X33_Y21_N45
\REGFILE|registers[19][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[19][2]~feeder_combout\);

-- Location: MLABCELL_X52_Y17_N57
\REGFILE|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~12_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[4]~4_combout\ & ( (\writeReg[0]~0_combout\ & (\writeReg[1]~1_combout\ & (!\writeReg[2]~2_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~12_combout\);

-- Location: FF_X33_Y21_N47
\REGFILE|registers[19][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][2]~q\);

-- Location: LABCELL_X33_Y22_N6
\REGFILE|registers[31][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[31][2]~feeder_combout\);

-- Location: LABCELL_X43_Y21_N45
\REGFILE|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~15_combout\ = ( \writeReg[1]~1_combout\ & ( \writeReg[2]~2_combout\ & ( (\writeReg[3]~3_combout\ & (\CONTROL|Mux12~2_combout\ & (\writeReg[4]~4_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \CONTROL|ALT_INV_Mux12~2_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~15_combout\);

-- Location: FF_X33_Y22_N8
\REGFILE|registers[31][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][2]~q\);

-- Location: LABCELL_X33_Y21_N3
\REGFILE|registers[23][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[23][2]~feeder_combout\);

-- Location: LABCELL_X46_Y19_N9
\REGFILE|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~13_combout\ = ( \writeReg[0]~0_combout\ & ( \CONTROL|Mux12~2_combout\ & ( (!\writeReg[3]~3_combout\ & (\writeReg[4]~4_combout\ & (\writeReg[1]~1_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux12~2_combout\,
	combout => \REGFILE|Decoder0~13_combout\);

-- Location: FF_X33_Y21_N5
\REGFILE|registers[23][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][2]~q\);

-- Location: MLABCELL_X34_Y20_N30
\inputALU[2]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~25_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][2]~q\,
	datab => \REGFILE|ALT_INV_registers[19][2]~q\,
	datac => \REGFILE|ALT_INV_registers[31][2]~q\,
	datad => \REGFILE|ALT_INV_registers[23][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[2]~25_combout\);

-- Location: LABCELL_X35_Y24_N0
\REGFILE|registers[20][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[20][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N54
\REGFILE|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~1_combout\ = ( !\writeReg[1]~1_combout\ & ( \writeReg[2]~2_combout\ & ( (\CONTROL|Mux12~2_combout\ & (!\writeReg[3]~3_combout\ & (!\writeReg[0]~0_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~1_combout\);

-- Location: FF_X35_Y24_N2
\REGFILE|registers[20][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][2]~q\);

-- Location: MLABCELL_X39_Y20_N42
\REGFILE|registers[28][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[28][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N33
\REGFILE|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~3_combout\ = ( \writeReg[4]~4_combout\ & ( \writeReg[3]~3_combout\ & ( (!\writeReg[0]~0_combout\ & (!\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~3_combout\);

-- Location: FF_X39_Y20_N44
\REGFILE|registers[28][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][2]~q\);

-- Location: MLABCELL_X34_Y23_N48
\REGFILE|registers[16][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[16][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N30
\REGFILE|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~0_combout\ = ( !\writeReg[3]~3_combout\ & ( \writeReg[4]~4_combout\ & ( (\CONTROL|Mux12~2_combout\ & (!\writeReg[2]~2_combout\ & (!\writeReg[0]~0_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~0_combout\);

-- Location: FF_X34_Y23_N50
\REGFILE|registers[16][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][2]~q\);

-- Location: MLABCELL_X34_Y23_N21
\REGFILE|registers[24][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[24][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N15
\REGFILE|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~2_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[2]~2_combout\ & (!\writeReg[1]~1_combout\ & (\writeReg[4]~4_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~2_combout\);

-- Location: FF_X34_Y23_N23
\REGFILE|registers[24][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][2]~q\);

-- Location: MLABCELL_X34_Y20_N54
\inputALU[2]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~22_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[28][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[20][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[24][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][2]~q\,
	datab => \REGFILE|ALT_INV_registers[28][2]~q\,
	datac => \REGFILE|ALT_INV_registers[16][2]~q\,
	datad => \REGFILE|ALT_INV_registers[24][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[2]~22_combout\);

-- Location: LABCELL_X35_Y23_N54
\REGFILE|registers[21][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[21][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N24
\REGFILE|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~5_combout\ = ( \writeReg[4]~4_combout\ & ( \CONTROL|Mux12~2_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[1]~1_combout\ & (\writeReg[0]~0_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[0]~0_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \CONTROL|ALT_INV_Mux12~2_combout\,
	combout => \REGFILE|Decoder0~5_combout\);

-- Location: FF_X35_Y23_N56
\REGFILE|registers[21][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][2]~q\);

-- Location: LABCELL_X35_Y22_N15
\REGFILE|registers[17][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[17][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N12
\REGFILE|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~4_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[3]~3_combout\ & ( (!\writeReg[2]~2_combout\ & (!\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & \writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~4_combout\);

-- Location: FF_X35_Y22_N17
\REGFILE|registers[17][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][2]~q\);

-- Location: LABCELL_X35_Y23_N0
\REGFILE|registers[29][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[29][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N3
\REGFILE|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~7_combout\ = ( \writeReg[4]~4_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (\CONTROL|Mux12~2_combout\ & (!\writeReg[1]~1_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \CONTROL|ALT_INV_Mux12~2_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~7_combout\);

-- Location: FF_X35_Y23_N2
\REGFILE|registers[29][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][2]~q\);

-- Location: LABCELL_X35_Y23_N12
\REGFILE|registers[25][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[25][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N15
\REGFILE|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~6_combout\ = ( \writeReg[4]~4_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (!\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~6_combout\);

-- Location: FF_X35_Y23_N14
\REGFILE|registers[25][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][2]~q\);

-- Location: MLABCELL_X34_Y20_N12
\inputALU[2]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~23_combout\ = ( \REGFILE|registers[25][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][2]~q\) ) ) ) # ( !\REGFILE|registers[25][2]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[29][2]~q\) ) ) ) # ( \REGFILE|registers[25][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][2]~q\)) ) ) ) # ( !\REGFILE|registers[25][2]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][2]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][2]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][2]~q\,
	datab => \REGFILE|ALT_INV_registers[17][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[29][2]~q\,
	datae => \REGFILE|ALT_INV_registers[25][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[2]~23_combout\);

-- Location: MLABCELL_X34_Y20_N42
\inputALU[2]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~26_combout\ = ( \inputALU[2]~22_combout\ & ( \inputALU[2]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[2]~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[2]~25_combout\)))) ) ) ) # ( !\inputALU[2]~22_combout\ & ( \inputALU[2]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[2]~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[2]~25_combout\))))) ) ) ) # ( \inputALU[2]~22_combout\ & ( !\inputALU[2]~23_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[2]~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[2]~25_combout\))))) ) ) ) # ( !\inputALU[2]~22_combout\ & ( !\inputALU[2]~23_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[2]~24_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[2]~25_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[2]~24_combout\,
	datad => \ALT_INV_inputALU[2]~25_combout\,
	datae => \ALT_INV_inputALU[2]~22_combout\,
	dataf => \ALT_INV_inputALU[2]~23_combout\,
	combout => \inputALU[2]~26_combout\);

-- Location: LABCELL_X37_Y22_N39
\REGFILE|registers[5][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[5][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N18
\REGFILE|Decoder0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~25_combout\ = ( \writeReg[2]~2_combout\ & ( !\writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (!\writeReg[4]~4_combout\ & (\CONTROL|Mux12~2_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~25_combout\);

-- Location: FF_X37_Y22_N41
\REGFILE|registers[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][2]~q\);

-- Location: LABCELL_X33_Y22_N27
\REGFILE|registers[4][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[4][2]~feeder_combout\);

-- Location: LABCELL_X43_Y20_N51
\REGFILE|Decoder0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~24_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[2]~2_combout\ & ( (!\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & (!\writeReg[3]~3_combout\ & !\writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[1]~1_combout\,
	datab => \CONTROL|ALT_INV_Mux12~2_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~24_combout\);

-- Location: FF_X33_Y22_N29
\REGFILE|registers[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][2]~q\);

-- Location: LABCELL_X37_Y22_N21
\REGFILE|registers[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[6][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N42
\REGFILE|Decoder0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~26_combout\ = ( \writeReg[2]~2_combout\ & ( !\writeReg[3]~3_combout\ & ( (!\writeReg[0]~0_combout\ & (\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~26_combout\);

-- Location: FF_X37_Y22_N23
\REGFILE|registers[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][2]~q\);

-- Location: LABCELL_X45_Y21_N27
\REGFILE|registers[7][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[7][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N0
\REGFILE|Decoder0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~27_combout\ = ( \writeReg[2]~2_combout\ & ( !\writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[2]~2_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~27_combout\);

-- Location: FF_X45_Y21_N29
\REGFILE|registers[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][2]~q\);

-- Location: MLABCELL_X34_Y20_N36
\inputALU[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~28_combout\ = ( \REGFILE|registers[7][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[5][2]~q\) ) ) ) # ( !\REGFILE|registers[7][2]~q\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[5][2]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \REGFILE|registers[7][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[6][2]~q\))) ) ) ) # ( !\REGFILE|registers[7][2]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[6][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][2]~q\,
	datab => \REGFILE|ALT_INV_registers[4][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[6][2]~q\,
	datae => \REGFILE|ALT_INV_registers[7][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[2]~28_combout\);

-- Location: LABCELL_X37_Y19_N42
\REGFILE|registers[10][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[10][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N45
\REGFILE|Decoder0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~18_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[2]~2_combout\ & ( (!\writeReg[0]~0_combout\ & (\writeReg[1]~1_combout\ & (!\writeReg[4]~4_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~18_combout\);

-- Location: FF_X37_Y19_N44
\REGFILE|registers[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][2]~q\);

-- Location: LABCELL_X36_Y19_N3
\REGFILE|registers[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[9][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N21
\REGFILE|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~17_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[2]~2_combout\ & ( (\writeReg[0]~0_combout\ & (!\writeReg[4]~4_combout\ & (!\writeReg[1]~1_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~17_combout\);

-- Location: FF_X36_Y19_N5
\REGFILE|registers[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][2]~q\);

-- Location: LABCELL_X37_Y19_N48
\REGFILE|registers[8][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[8][2]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N33
\REGFILE|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~16_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[3]~3_combout\ & ( (\CONTROL|Mux12~2_combout\ & (!\writeReg[2]~2_combout\ & (!\writeReg[1]~1_combout\ & !\writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~16_combout\);

-- Location: FF_X37_Y19_N50
\REGFILE|registers[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][2]~q\);

-- Location: LABCELL_X35_Y20_N24
\inputALU[2]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~29_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][2]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][2]~q\,
	datab => \REGFILE|ALT_INV_registers[10][2]~q\,
	datac => \REGFILE|ALT_INV_registers[9][2]~q\,
	datad => \REGFILE|ALT_INV_registers[8][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[2]~29_combout\);

-- Location: LABCELL_X35_Y21_N27
\REGFILE|registers[1][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[1][2]~feeder_combout\);

-- Location: LABCELL_X46_Y19_N18
\REGFILE|Decoder0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~29_combout\ = ( \writeReg[0]~0_combout\ & ( !\writeReg[1]~1_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[4]~4_combout\ & (\CONTROL|Mux12~2_combout\ & !\writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~29_combout\);

-- Location: FF_X35_Y21_N29
\REGFILE|registers[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][2]~q\);

-- Location: MLABCELL_X47_Y20_N57
\REGFILE|Decoder0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~31_combout\ = ( \CONTROL|Mux12~2_combout\ & ( \writeReg[1]~1_combout\ & ( (!\writeReg[2]~2_combout\ & (!\writeReg[4]~4_combout\ & (!\writeReg[3]~3_combout\ & \writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[3]~3_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \CONTROL|ALT_INV_Mux12~2_combout\,
	dataf => \ALT_INV_writeReg[1]~1_combout\,
	combout => \REGFILE|Decoder0~31_combout\);

-- Location: FF_X42_Y17_N2
\REGFILE|registers[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][2]~q\);

-- Location: LABCELL_X35_Y21_N9
\REGFILE|registers[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[2][2]~feeder_combout\);

-- Location: LABCELL_X46_Y19_N21
\REGFILE|Decoder0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~30_combout\ = ( \writeReg[1]~1_combout\ & ( !\writeReg[0]~0_combout\ & ( (!\writeReg[3]~3_combout\ & (!\writeReg[4]~4_combout\ & (!\writeReg[2]~2_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[3]~3_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[1]~1_combout\,
	dataf => \ALT_INV_writeReg[0]~0_combout\,
	combout => \REGFILE|Decoder0~30_combout\);

-- Location: FF_X35_Y21_N11
\REGFILE|registers[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][2]~q\);

-- Location: LABCELL_X35_Y21_N33
\REGFILE|registers[0][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[0][2]~feeder_combout\);

-- Location: LABCELL_X46_Y19_N24
\REGFILE|Decoder0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~28_combout\ = ( !\writeReg[0]~0_combout\ & ( !\writeReg[3]~3_combout\ & ( (\CONTROL|Mux12~2_combout\ & (!\writeReg[4]~4_combout\ & (!\writeReg[2]~2_combout\ & !\writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[4]~4_combout\,
	datac => \ALT_INV_writeReg[2]~2_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~28_combout\);

-- Location: FF_X35_Y21_N35
\REGFILE|registers[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][2]~q\);

-- Location: MLABCELL_X34_Y20_N0
\inputALU[2]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~27_combout\ = ( \REGFILE|registers[0][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][2]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][2]~q\))) ) ) ) # ( !\REGFILE|registers[0][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[1][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][2]~q\))) ) ) ) # ( \REGFILE|registers[0][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[2][2]~q\) ) ) ) # ( !\REGFILE|registers[0][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- \REGFILE|registers[2][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101111111100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[1][2]~q\,
	datac => \REGFILE|ALT_INV_registers[3][2]~q\,
	datad => \REGFILE|ALT_INV_registers[2][2]~q\,
	datae => \REGFILE|ALT_INV_registers[0][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[2]~27_combout\);

-- Location: LABCELL_X36_Y21_N6
\REGFILE|registers[14][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[14][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N6
\REGFILE|Decoder0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~22_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[4]~4_combout\ & ( (\writeReg[2]~2_combout\ & (\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & !\writeReg[0]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[2]~2_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[0]~0_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[4]~4_combout\,
	combout => \REGFILE|Decoder0~22_combout\);

-- Location: FF_X36_Y21_N8
\REGFILE|registers[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][2]~q\);

-- Location: LABCELL_X36_Y21_N12
\REGFILE|registers[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][2]~feeder_combout\ = \Add0~1_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[13][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N48
\REGFILE|Decoder0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~21_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (!\writeReg[1]~1_combout\ & (\CONTROL|Mux12~2_combout\ & \writeReg[2]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[2]~2_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~21_combout\);

-- Location: FF_X36_Y21_N14
\REGFILE|registers[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][2]~q\);

-- Location: MLABCELL_X39_Y21_N57
\REGFILE|registers[12][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[12][2]~feeder_combout\);

-- Location: LABCELL_X43_Y20_N0
\REGFILE|Decoder0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~20_combout\ = ( !\writeReg[0]~0_combout\ & ( \writeReg[2]~2_combout\ & ( (\CONTROL|Mux12~2_combout\ & (\writeReg[3]~3_combout\ & (!\writeReg[1]~1_combout\ & !\writeReg[4]~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux12~2_combout\,
	datab => \ALT_INV_writeReg[3]~3_combout\,
	datac => \ALT_INV_writeReg[1]~1_combout\,
	datad => \ALT_INV_writeReg[4]~4_combout\,
	datae => \ALT_INV_writeReg[0]~0_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~20_combout\);

-- Location: FF_X39_Y21_N59
\REGFILE|registers[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][2]~q\);

-- Location: LABCELL_X29_Y21_N36
\REGFILE|registers[15][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][2]~feeder_combout\ = ( \Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~1_sumout\,
	combout => \REGFILE|registers[15][2]~feeder_combout\);

-- Location: LABCELL_X45_Y20_N18
\REGFILE|Decoder0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~23_combout\ = ( !\writeReg[4]~4_combout\ & ( \writeReg[3]~3_combout\ & ( (\writeReg[0]~0_combout\ & (\writeReg[2]~2_combout\ & (\CONTROL|Mux12~2_combout\ & \writeReg[1]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[2]~2_combout\,
	datac => \CONTROL|ALT_INV_Mux12~2_combout\,
	datad => \ALT_INV_writeReg[1]~1_combout\,
	datae => \ALT_INV_writeReg[4]~4_combout\,
	dataf => \ALT_INV_writeReg[3]~3_combout\,
	combout => \REGFILE|Decoder0~23_combout\);

-- Location: FF_X29_Y21_N38
\REGFILE|registers[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][2]~q\);

-- Location: LABCELL_X35_Y21_N12
\inputALU[2]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~30_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][2]~q\,
	datab => \REGFILE|ALT_INV_registers[13][2]~q\,
	datac => \REGFILE|ALT_INV_registers[12][2]~q\,
	datad => \REGFILE|ALT_INV_registers[15][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[2]~30_combout\);

-- Location: MLABCELL_X34_Y20_N24
\inputALU[2]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~31_combout\ = ( \inputALU[2]~27_combout\ & ( \inputALU[2]~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\inputALU[2]~29_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[2]~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\inputALU[2]~27_combout\ & ( \inputALU[2]~30_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[2]~29_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[2]~28_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( \inputALU[2]~27_combout\ & ( !\inputALU[2]~30_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- ((\inputALU[2]~29_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[2]~28_combout\))) ) ) ) # ( !\inputALU[2]~27_combout\ & ( !\inputALU[2]~30_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[2]~29_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[2]~28_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[2]~28_combout\,
	datad => \ALT_INV_inputALU[2]~29_combout\,
	datae => \ALT_INV_inputALU[2]~27_combout\,
	dataf => \ALT_INV_inputALU[2]~30_combout\,
	combout => \inputALU[2]~31_combout\);

-- Location: MLABCELL_X34_Y20_N51
\inputALU[2]~354\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~354_combout\ = ( \inputALU[2]~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[2]~26_combout\) ) ) # ( !\inputALU[2]~31_combout\ & ( (\inputALU[2]~26_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[2]~26_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[2]~31_combout\,
	combout => \inputALU[2]~354_combout\);

-- Location: LABCELL_X33_Y16_N3
\NEXT_PC[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[1]~1_combout\ = (\CONTROL|Mux7~0_combout\ & \REGFILE|Mux30~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \NEXT_PC[1]~1_combout\);

-- Location: FF_X33_Y16_N5
\PC|PC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[1]~1_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \PC|PC[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(1));

-- Location: LABCELL_X37_Y19_N54
\REGFILE|registers[10][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[10][1]~feeder_combout\);

-- Location: LABCELL_X37_Y19_N51
\REGFILE|registers[8][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[8][3]~feeder_combout\);

-- Location: LABCELL_X37_Y17_N30
\CONTROL|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux16~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110001000001100111000100000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	combout => \CONTROL|Mux16~0_combout\);

-- Location: LABCELL_X37_Y17_N54
\CONTROL|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux15~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(26)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) # 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (\CONTROL|Mux16~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000111100001111000011111111111100000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux16~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux15~0_combout\);

-- Location: LABCELL_X37_Y17_N12
\CONTROL|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux15~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( \CONTROL|Mux15~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)) # 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(26))))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( \CONTROL|Mux15~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(31)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & ( !\CONTROL|Mux15~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(30) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(31)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100010101010000000001010101000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(30),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(31),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \CONTROL|ALT_INV_Mux15~0_combout\,
	combout => \CONTROL|Mux15~1_combout\);

-- Location: MLABCELL_X34_Y16_N36
\CONTROL|ALUControl[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|ALUControl\(1) = ( \CONTROL|Mux15~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\CONTROL|ALUControl\(1)) ) ) # ( !\CONTROL|Mux15~1_combout\ & ( (\PC|PC[1]~0_combout\ & \CONTROL|ALUControl\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_Mux15~1_combout\,
	combout => \CONTROL|ALUControl\(1));

-- Location: LABCELL_X40_Y17_N57
\CONTROL|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux20~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CONTROL|Mux20~0_combout\);

-- Location: LABCELL_X40_Y17_N21
\CONTROL|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux19~1_combout\ = ( \CONTROL|Mux20~0_combout\ & ( (\CONTROL|Mux19~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & \CONTROL|Mux6~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux19~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \CONTROL|ALT_INV_Mux6~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux20~0_combout\,
	combout => \CONTROL|Mux19~1_combout\);

-- Location: MLABCELL_X34_Y16_N3
\CONTROL|ALUControl[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|ALUControl\(3) = ( \PC|PC[1]~0_combout\ & ( \CONTROL|ALUControl\(3) ) ) # ( !\PC|PC[1]~0_combout\ & ( \CONTROL|Mux19~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux19~1_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \PC|ALT_INV_PC[1]~0_combout\,
	combout => \CONTROL|ALUControl\(3));

-- Location: LABCELL_X40_Y17_N0
\CONTROL|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux13~2_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux13~2_combout\);

-- Location: LABCELL_X40_Y17_N39
\CONTROL|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux14~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(5)))) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000010001100000000001000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \CONTROL|Mux14~0_combout\);

-- Location: LABCELL_X40_Y17_N51
\CONTROL|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux13~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(27) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	combout => \CONTROL|Mux13~1_combout\);

-- Location: LABCELL_X40_Y17_N54
\CONTROL|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux13~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(29) & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(29),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux13~3_combout\);

-- Location: MLABCELL_X39_Y18_N15
\CONTROL|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux13~4_combout\ = ( \CONTROL|Mux13~1_combout\ & ( \CONTROL|Mux13~3_combout\ & ( \CONTROL|Mux13~0_combout\ ) ) ) # ( !\CONTROL|Mux13~1_combout\ & ( \CONTROL|Mux13~3_combout\ & ( \CONTROL|Mux13~0_combout\ ) ) ) # ( \CONTROL|Mux13~1_combout\ & ( 
-- !\CONTROL|Mux13~3_combout\ & ( (\CONTROL|Mux13~0_combout\ & \CONTROL|Mux19~0_combout\) ) ) ) # ( !\CONTROL|Mux13~1_combout\ & ( !\CONTROL|Mux13~3_combout\ & ( (\CONTROL|Mux13~2_combout\ & (\CONTROL|Mux14~0_combout\ & (\CONTROL|Mux13~0_combout\ & 
-- \CONTROL|Mux19~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux13~2_combout\,
	datab => \CONTROL|ALT_INV_Mux14~0_combout\,
	datac => \CONTROL|ALT_INV_Mux13~0_combout\,
	datad => \CONTROL|ALT_INV_Mux19~0_combout\,
	datae => \CONTROL|ALT_INV_Mux13~1_combout\,
	dataf => \CONTROL|ALT_INV_Mux13~3_combout\,
	combout => \CONTROL|Mux13~4_combout\);

-- Location: LABCELL_X35_Y18_N27
\CONTROL|ALUControl[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|ALUControl\(0) = ( \CONTROL|Mux13~4_combout\ & ( (!\PC|PC[1]~0_combout\) # (\CONTROL|ALUControl\(0)) ) ) # ( !\CONTROL|Mux13~4_combout\ & ( (\PC|PC[1]~0_combout\ & \CONTROL|ALUControl\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \CONTROL|ALT_INV_Mux13~4_combout\,
	combout => \CONTROL|ALUControl\(0));

-- Location: LABCELL_X36_Y12_N39
\ALU|Mux30~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~13_combout\ = ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux30~13_combout\);

-- Location: LABCELL_X36_Y12_N9
\ALU|Mux30~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~14_combout\ = ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux30~14_combout\);

-- Location: LABCELL_X36_Y21_N42
\REGFILE|registers[15][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[15][3]~feeder_combout\);

-- Location: FF_X36_Y21_N44
\REGFILE|registers[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][3]~q\);

-- Location: LABCELL_X37_Y23_N3
\REGFILE|registers[12][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[12][3]~feeder_combout\);

-- Location: FF_X37_Y23_N5
\REGFILE|registers[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][3]~q\);

-- Location: LABCELL_X36_Y21_N48
\REGFILE|registers[13][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[13][3]~feeder_combout\);

-- Location: FF_X36_Y21_N50
\REGFILE|registers[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][3]~q\);

-- Location: LABCELL_X37_Y22_N0
\REGFILE|registers[14][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[14][3]~feeder_combout\);

-- Location: FF_X37_Y22_N2
\REGFILE|registers[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][3]~q\);

-- Location: LABCELL_X37_Y20_N18
\inputALU[3]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~41_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][3]~q\,
	datab => \REGFILE|ALT_INV_registers[12][3]~q\,
	datac => \REGFILE|ALT_INV_registers[13][3]~q\,
	datad => \REGFILE|ALT_INV_registers[14][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[3]~41_combout\);

-- Location: LABCELL_X33_Y22_N36
\REGFILE|registers[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[4][3]~feeder_combout\);

-- Location: FF_X33_Y22_N38
\REGFILE|registers[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][3]~q\);

-- Location: MLABCELL_X47_Y20_N9
\REGFILE|registers[7][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[7][3]~feeder_combout\);

-- Location: FF_X47_Y20_N11
\REGFILE|registers[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][3]~q\);

-- Location: MLABCELL_X47_Y20_N0
\REGFILE|registers[6][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[6][3]~feeder_combout\);

-- Location: FF_X47_Y20_N2
\REGFILE|registers[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][3]~q\);

-- Location: MLABCELL_X47_Y20_N36
\REGFILE|registers[5][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[5][3]~feeder_combout\);

-- Location: FF_X47_Y20_N38
\REGFILE|registers[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][3]~q\);

-- Location: LABCELL_X37_Y20_N30
\inputALU[3]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~39_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][3]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][3]~q\,
	datab => \REGFILE|ALT_INV_registers[7][3]~q\,
	datac => \REGFILE|ALT_INV_registers[6][3]~q\,
	datad => \REGFILE|ALT_INV_registers[5][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[3]~39_combout\);

-- Location: LABCELL_X37_Y20_N48
\REGFILE|registers[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[2][3]~feeder_combout\);

-- Location: FF_X37_Y20_N50
\REGFILE|registers[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][3]~q\);

-- Location: LABCELL_X37_Y20_N42
\REGFILE|registers[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[0][3]~feeder_combout\);

-- Location: FF_X37_Y20_N44
\REGFILE|registers[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][3]~q\);

-- Location: LABCELL_X37_Y20_N0
\REGFILE|registers[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[1][3]~feeder_combout\);

-- Location: FF_X37_Y20_N2
\REGFILE|registers[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][3]~q\);

-- Location: MLABCELL_X39_Y18_N33
\REGFILE|registers[3][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[3][3]~feeder_combout\);

-- Location: FF_X39_Y18_N35
\REGFILE|registers[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][3]~q\);

-- Location: LABCELL_X37_Y20_N36
\inputALU[3]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~38_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][3]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][3]~q\,
	datab => \REGFILE|ALT_INV_registers[0][3]~q\,
	datac => \REGFILE|ALT_INV_registers[1][3]~q\,
	datad => \REGFILE|ALT_INV_registers[3][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[3]~38_combout\);

-- Location: LABCELL_X37_Y19_N45
\REGFILE|registers[10][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[10][3]~feeder_combout\);

-- Location: FF_X37_Y19_N47
\REGFILE|registers[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][3]~q\);

-- Location: LABCELL_X37_Y19_N18
\REGFILE|registers[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[9][3]~feeder_combout\);

-- Location: FF_X37_Y19_N20
\REGFILE|registers[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][3]~q\);

-- Location: LABCELL_X31_Y19_N12
\REGFILE|registers[11][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[11][3]~feeder_combout\);

-- Location: LABCELL_X46_Y20_N3
\REGFILE|Decoder0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Decoder0~19_combout\ = ( \writeReg[3]~3_combout\ & ( !\writeReg[2]~2_combout\ & ( (\writeReg[0]~0_combout\ & (\writeReg[1]~1_combout\ & (!\writeReg[4]~4_combout\ & \CONTROL|Mux12~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_writeReg[0]~0_combout\,
	datab => \ALT_INV_writeReg[1]~1_combout\,
	datac => \ALT_INV_writeReg[4]~4_combout\,
	datad => \CONTROL|ALT_INV_Mux12~2_combout\,
	datae => \ALT_INV_writeReg[3]~3_combout\,
	dataf => \ALT_INV_writeReg[2]~2_combout\,
	combout => \REGFILE|Decoder0~19_combout\);

-- Location: FF_X31_Y19_N14
\REGFILE|registers[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][3]~q\);

-- Location: LABCELL_X37_Y19_N24
\inputALU[3]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~40_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][3]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][3]~q\,
	datab => \REGFILE|ALT_INV_registers[10][3]~q\,
	datac => \REGFILE|ALT_INV_registers[9][3]~q\,
	datad => \REGFILE|ALT_INV_registers[11][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[3]~40_combout\);

-- Location: LABCELL_X37_Y20_N24
\inputALU[3]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~42_combout\ = ( \inputALU[3]~38_combout\ & ( \inputALU[3]~40_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[3]~39_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[3]~41_combout\))) ) ) ) # ( !\inputALU[3]~38_combout\ & ( \inputALU[3]~40_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[3]~39_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[3]~41_combout\)))) ) ) ) # ( \inputALU[3]~38_combout\ & ( !\inputALU[3]~40_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[3]~39_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[3]~41_combout\)))) ) ) ) # ( !\inputALU[3]~38_combout\ & ( !\inputALU[3]~40_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[3]~39_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[3]~41_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[3]~41_combout\,
	datad => \ALT_INV_inputALU[3]~39_combout\,
	datae => \ALT_INV_inputALU[3]~38_combout\,
	dataf => \ALT_INV_inputALU[3]~40_combout\,
	combout => \inputALU[3]~42_combout\);

-- Location: LABCELL_X40_Y23_N15
\REGFILE|registers[30][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[30][3]~feeder_combout\);

-- Location: FF_X40_Y23_N17
\REGFILE|registers[30][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][3]~q\);

-- Location: LABCELL_X40_Y23_N42
\REGFILE|registers[26][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][3]~feeder_combout\ = \Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[26][3]~feeder_combout\);

-- Location: FF_X40_Y23_N44
\REGFILE|registers[26][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][3]~q\);

-- Location: LABCELL_X40_Y23_N18
\REGFILE|registers[22][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[22][3]~feeder_combout\);

-- Location: FF_X40_Y23_N20
\REGFILE|registers[22][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][3]~q\);

-- Location: MLABCELL_X34_Y22_N51
\REGFILE|registers[18][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[18][3]~feeder_combout\);

-- Location: FF_X34_Y22_N53
\REGFILE|registers[18][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][3]~q\);

-- Location: LABCELL_X40_Y21_N12
\inputALU[3]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~35_combout\ = ( \REGFILE|registers[22][3]~q\ & ( \REGFILE|registers[18][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][3]~q\))) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( \REGFILE|registers[18][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[26][3]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][3]~q\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) 
-- # ( \REGFILE|registers[22][3]~q\ & ( !\REGFILE|registers[18][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[26][3]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[30][3]~q\))) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( !\REGFILE|registers[18][3]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[26][3]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[30][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][3]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[26][3]~q\,
	datae => \REGFILE|ALT_INV_registers[22][3]~q\,
	dataf => \REGFILE|ALT_INV_registers[18][3]~q\,
	combout => \inputALU[3]~35_combout\);

-- Location: LABCELL_X43_Y23_N36
\REGFILE|registers[23][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[23][3]~feeder_combout\);

-- Location: FF_X43_Y23_N38
\REGFILE|registers[23][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][3]~q\);

-- Location: LABCELL_X42_Y22_N21
\REGFILE|registers[27][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[27][3]~feeder_combout\);

-- Location: FF_X42_Y22_N23
\REGFILE|registers[27][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][3]~q\);

-- Location: LABCELL_X43_Y23_N3
\REGFILE|registers[31][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[31][3]~feeder_combout\);

-- Location: FF_X43_Y23_N5
\REGFILE|registers[31][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][3]~q\);

-- Location: LABCELL_X46_Y21_N0
\REGFILE|registers[19][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[19][3]~feeder_combout\);

-- Location: FF_X46_Y21_N2
\REGFILE|registers[19][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][3]~q\);

-- Location: LABCELL_X37_Y20_N15
\inputALU[3]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~36_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[27][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[31][3]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) 
-- # (\REGFILE|registers[23][3]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[19][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[27][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[31][3]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[19][3]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & \REGFILE|registers[23][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[23][3]~q\,
	datac => \REGFILE|ALT_INV_registers[27][3]~q\,
	datad => \REGFILE|ALT_INV_registers[31][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[19][3]~q\,
	combout => \inputALU[3]~36_combout\);

-- Location: LABCELL_X35_Y23_N27
\REGFILE|registers[25][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[25][3]~feeder_combout\);

-- Location: FF_X35_Y23_N29
\REGFILE|registers[25][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][3]~q\);

-- Location: LABCELL_X42_Y22_N30
\REGFILE|registers[17][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[17][3]~feeder_combout\);

-- Location: FF_X42_Y22_N32
\REGFILE|registers[17][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][3]~q\);

-- Location: LABCELL_X40_Y21_N45
\REGFILE|registers[29][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[29][3]~feeder_combout\);

-- Location: FF_X40_Y21_N47
\REGFILE|registers[29][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][3]~q\);

-- Location: LABCELL_X35_Y23_N39
\REGFILE|registers[21][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[21][3]~feeder_combout\);

-- Location: FF_X35_Y23_N41
\REGFILE|registers[21][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][3]~q\);

-- Location: MLABCELL_X39_Y22_N3
\inputALU[3]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~34_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][3]~q\,
	datab => \REGFILE|ALT_INV_registers[17][3]~q\,
	datac => \REGFILE|ALT_INV_registers[29][3]~q\,
	datad => \REGFILE|ALT_INV_registers[21][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[3]~34_combout\);

-- Location: LABCELL_X40_Y19_N48
\REGFILE|registers[24][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[24][3]~feeder_combout\);

-- Location: FF_X40_Y19_N50
\REGFILE|registers[24][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][3]~q\);

-- Location: MLABCELL_X39_Y20_N3
\REGFILE|registers[28][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[28][3]~feeder_combout\);

-- Location: FF_X39_Y20_N5
\REGFILE|registers[28][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][3]~q\);

-- Location: LABCELL_X40_Y19_N0
\REGFILE|registers[20][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[20][3]~feeder_combout\);

-- Location: FF_X40_Y19_N2
\REGFILE|registers[20][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][3]~q\);

-- Location: LABCELL_X40_Y19_N6
\REGFILE|registers[16][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][3]~feeder_combout\ = ( \Add0~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~5_sumout\,
	combout => \REGFILE|registers[16][3]~feeder_combout\);

-- Location: FF_X40_Y19_N8
\REGFILE|registers[16][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][3]~q\);

-- Location: LABCELL_X40_Y19_N30
\inputALU[3]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~33_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][3]~q\,
	datab => \REGFILE|ALT_INV_registers[28][3]~q\,
	datac => \REGFILE|ALT_INV_registers[20][3]~q\,
	datad => \REGFILE|ALT_INV_registers[16][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[3]~33_combout\);

-- Location: LABCELL_X37_Y20_N54
\inputALU[3]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~37_combout\ = ( \inputALU[3]~34_combout\ & ( \inputALU[3]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[3]~35_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[3]~36_combout\)))) ) ) ) # ( !\inputALU[3]~34_combout\ & ( \inputALU[3]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[3]~35_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[3]~36_combout\))))) ) ) ) # ( \inputALU[3]~34_combout\ & ( !\inputALU[3]~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[3]~35_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[3]~36_combout\))))) ) ) ) # ( !\inputALU[3]~34_combout\ & ( !\inputALU[3]~33_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[3]~35_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[3]~36_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[3]~35_combout\,
	datad => \ALT_INV_inputALU[3]~36_combout\,
	datae => \ALT_INV_inputALU[3]~34_combout\,
	dataf => \ALT_INV_inputALU[3]~33_combout\,
	combout => \inputALU[3]~37_combout\);

-- Location: LABCELL_X35_Y16_N24
\inputALU[3]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~43_combout\ = ( \inputALU[3]~37_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[3]~42_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) ) ) # ( !\inputALU[3]~37_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[3]~42_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \ALT_INV_inputALU[3]~42_combout\,
	dataf => \ALT_INV_inputALU[3]~37_combout\,
	combout => \inputALU[3]~43_combout\);

-- Location: LABCELL_X36_Y12_N6
\ALU|Mux28~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~18_combout\ = ( \inputALU[3]~43_combout\ & ( (\REGFILE|Mux28~10_combout\ & \ALU|Mux30~14_combout\) ) ) # ( !\inputALU[3]~43_combout\ & ( (\ALU|Mux30~13_combout\ & !\REGFILE|Mux28~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux30~13_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_Mux30~14_combout\,
	dataf => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|Mux28~18_combout\);

-- Location: LABCELL_X36_Y12_N33
\ALU|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~8_combout\ = ( !\CONTROL|ALUControl\(0) & ( (\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux28~8_combout\);

-- Location: LABCELL_X37_Y16_N18
\inputALU[3]~355\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[3]~355_combout\ = ( \inputALU[3]~37_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[3]~42_combout\) ) ) # ( !\inputALU[3]~37_combout\ & ( (\inputALU[3]~42_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[3]~42_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[3]~37_combout\,
	combout => \inputALU[3]~355_combout\);

-- Location: LABCELL_X37_Y16_N39
\ALU|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~9_sumout\ = SUM(( \REGFILE|Mux29~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[2]~354_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))))) ) + ( 
-- \ALU|Add0~6\ ))
-- \ALU|Add0~10\ = CARRY(( \REGFILE|Mux29~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[2]~354_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))))) ) + ( 
-- \ALU|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \ALT_INV_inputALU[2]~354_combout\,
	cin => \ALU|Add0~6\,
	sumout => \ALU|Add0~9_sumout\,
	cout => \ALU|Add0~10\);

-- Location: LABCELL_X37_Y16_N42
\ALU|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~13_sumout\ = SUM(( \REGFILE|Mux28~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[3]~355_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) ) + ( 
-- \ALU|Add0~10\ ))
-- \ALU|Add0~14\ = CARRY(( \REGFILE|Mux28~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[3]~355_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(3))))) ) + ( 
-- \ALU|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALT_INV_inputALU[3]~355_combout\,
	cin => \ALU|Add0~10\,
	sumout => \ALU|Add0~13_sumout\,
	cout => \ALU|Add0~14\);

-- Location: LABCELL_X40_Y21_N18
\REGFILE|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~0_combout\);

-- Location: LABCELL_X42_Y23_N54
\REGFILE|registers[1][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[1][4]~feeder_combout\);

-- Location: LABCELL_X36_Y19_N30
\ALU|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~3_combout\ = ( \CONTROL|ALUControl\(3) & ( !\CONTROL|ALUControl\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	dataf => \CONTROL|ALT_INV_ALUControl\(3),
	combout => \ALU|Mux27~3_combout\);

-- Location: LABCELL_X33_Y18_N0
\REGFILE|registers[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[9][5]~feeder_combout\);

-- Location: LABCELL_X46_Y21_N48
\REGFILE|registers[27][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][31]~feeder_combout\ = \Add0~117_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[27][31]~feeder_combout\);

-- Location: LABCELL_X42_Y21_N54
\REGFILE|registers[7][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[7][15]~feeder_combout\);

-- Location: LABCELL_X36_Y13_N33
\ALU|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~0_combout\ = ( !\CONTROL|ALUControl\(0) & ( !\CONTROL|ALUControl\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux16~0_combout\);

-- Location: LABCELL_X50_Y17_N51
\REGFILE|registers[26][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[26][15]~feeder_combout\);

-- Location: FF_X50_Y17_N53
\REGFILE|registers[26][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][15]~q\);

-- Location: LABCELL_X48_Y21_N51
\REGFILE|registers[30][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[30][15]~feeder_combout\);

-- Location: FF_X48_Y21_N53
\REGFILE|registers[30][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][15]~q\);

-- Location: MLABCELL_X47_Y21_N6
\REGFILE|registers[18][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[18][15]~feeder_combout\);

-- Location: FF_X47_Y21_N8
\REGFILE|registers[18][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][15]~q\);

-- Location: LABCELL_X46_Y22_N24
\REGFILE|registers[22][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[22][15]~feeder_combout\);

-- Location: FF_X46_Y22_N26
\REGFILE|registers[22][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][15]~q\);

-- Location: MLABCELL_X47_Y18_N48
\inputALU[15]~167\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~167_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][15]~q\,
	datab => \REGFILE|ALT_INV_registers[30][15]~q\,
	datac => \REGFILE|ALT_INV_registers[18][15]~q\,
	datad => \REGFILE|ALT_INV_registers[22][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[15]~167_combout\);

-- Location: MLABCELL_X47_Y19_N15
\REGFILE|registers[21][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[21][15]~feeder_combout\);

-- Location: FF_X47_Y19_N17
\REGFILE|registers[21][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][15]~q\);

-- Location: LABCELL_X48_Y20_N45
\REGFILE|registers[25][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[25][15]~feeder_combout\);

-- Location: FF_X48_Y20_N47
\REGFILE|registers[25][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][15]~q\);

-- Location: LABCELL_X48_Y20_N39
\REGFILE|registers[29][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[29][15]~feeder_combout\);

-- Location: FF_X48_Y20_N41
\REGFILE|registers[29][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][15]~q\);

-- Location: MLABCELL_X47_Y19_N39
\REGFILE|registers[17][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[17][15]~feeder_combout\);

-- Location: FF_X47_Y19_N41
\REGFILE|registers[17][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][15]~q\);

-- Location: MLABCELL_X47_Y18_N12
\inputALU[15]~166\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~166_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][15]~q\,
	datab => \REGFILE|ALT_INV_registers[25][15]~q\,
	datac => \REGFILE|ALT_INV_registers[29][15]~q\,
	datad => \REGFILE|ALT_INV_registers[17][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[15]~166_combout\);

-- Location: LABCELL_X46_Y21_N36
\REGFILE|registers[27][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[27][15]~feeder_combout\);

-- Location: FF_X46_Y21_N38
\REGFILE|registers[27][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][15]~q\);

-- Location: LABCELL_X46_Y21_N45
\REGFILE|registers[19][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[19][15]~feeder_combout\);

-- Location: FF_X46_Y21_N47
\REGFILE|registers[19][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][15]~q\);

-- Location: LABCELL_X50_Y18_N12
\REGFILE|registers[23][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[23][15]~feeder_combout\);

-- Location: FF_X50_Y18_N14
\REGFILE|registers[23][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][15]~q\);

-- Location: LABCELL_X46_Y22_N42
\REGFILE|registers[31][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[31][15]~feeder_combout\);

-- Location: FF_X46_Y22_N44
\REGFILE|registers[31][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][15]~q\);

-- Location: LABCELL_X46_Y21_N27
\inputALU[15]~168\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~168_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][15]~q\,
	datab => \REGFILE|ALT_INV_registers[19][15]~q\,
	datac => \REGFILE|ALT_INV_registers[23][15]~q\,
	datad => \REGFILE|ALT_INV_registers[31][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[15]~168_combout\);

-- Location: LABCELL_X48_Y20_N3
\REGFILE|registers[28][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[28][15]~feeder_combout\);

-- Location: FF_X48_Y20_N5
\REGFILE|registers[28][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][15]~q\);

-- Location: LABCELL_X51_Y18_N12
\REGFILE|registers[16][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[16][15]~feeder_combout\);

-- Location: FF_X51_Y18_N14
\REGFILE|registers[16][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][15]~q\);

-- Location: LABCELL_X46_Y21_N15
\REGFILE|registers[24][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[24][15]~feeder_combout\);

-- Location: FF_X46_Y21_N17
\REGFILE|registers[24][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][15]~q\);

-- Location: MLABCELL_X47_Y21_N48
\REGFILE|registers[20][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[20][15]~feeder_combout\);

-- Location: FF_X47_Y21_N50
\REGFILE|registers[20][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][15]~q\);

-- Location: MLABCELL_X47_Y18_N6
\inputALU[15]~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~165_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][15]~q\,
	datab => \REGFILE|ALT_INV_registers[16][15]~q\,
	datac => \REGFILE|ALT_INV_registers[24][15]~q\,
	datad => \REGFILE|ALT_INV_registers[20][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[15]~165_combout\);

-- Location: MLABCELL_X47_Y18_N24
\inputALU[15]~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~169_combout\ = ( \inputALU[15]~168_combout\ & ( \inputALU[15]~165_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[15]~167_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[15]~166_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( !\inputALU[15]~168_combout\ & ( \inputALU[15]~165_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[15]~167_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[15]~166_combout\)))) ) ) ) # ( \inputALU[15]~168_combout\ & ( !\inputALU[15]~165_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[15]~167_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[15]~166_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) ) ) ) # ( 
-- !\inputALU[15]~168_combout\ & ( !\inputALU[15]~165_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[15]~167_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[15]~166_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[15]~167_combout\,
	datad => \ALT_INV_inputALU[15]~166_combout\,
	datae => \ALT_INV_inputALU[15]~168_combout\,
	dataf => \ALT_INV_inputALU[15]~165_combout\,
	combout => \inputALU[15]~169_combout\);

-- Location: LABCELL_X37_Y18_N45
\inputALU[15]~367\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~367_combout\ = ( \inputALU[15]~169_combout\ & ( (\inputALU[15]~174_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[15]~169_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[15]~174_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[15]~174_combout\,
	dataf => \ALT_INV_inputALU[15]~169_combout\,
	combout => \inputALU[15]~367_combout\);

-- Location: LABCELL_X48_Y13_N54
\REGFILE|registers[7][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[7][12]~feeder_combout\);

-- Location: MLABCELL_X52_Y15_N9
\REGFILE|registers[10][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[10][12]~feeder_combout\);

-- Location: FF_X52_Y15_N11
\REGFILE|registers[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][12]~q\);

-- Location: MLABCELL_X52_Y15_N54
\REGFILE|registers[8][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[8][12]~feeder_combout\);

-- Location: FF_X52_Y15_N56
\REGFILE|registers[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][12]~q\);

-- Location: MLABCELL_X52_Y15_N39
\REGFILE|registers[9][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[9][12]~feeder_combout\);

-- Location: FF_X52_Y15_N41
\REGFILE|registers[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][12]~q\);

-- Location: LABCELL_X48_Y19_N15
\REGFILE|registers[11][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[11][12]~feeder_combout\);

-- Location: FF_X48_Y19_N17
\REGFILE|registers[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][12]~q\);

-- Location: MLABCELL_X47_Y15_N0
\inputALU[12]~139\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~139_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][12]~q\,
	datab => \REGFILE|ALT_INV_registers[8][12]~q\,
	datac => \REGFILE|ALT_INV_registers[9][12]~q\,
	datad => \REGFILE|ALT_INV_registers[11][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[12]~139_combout\);

-- Location: MLABCELL_X47_Y15_N21
\REGFILE|registers[13][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[13][12]~feeder_combout\);

-- Location: FF_X47_Y15_N23
\REGFILE|registers[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][12]~q\);

-- Location: LABCELL_X46_Y16_N39
\REGFILE|registers[15][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[15][12]~feeder_combout\);

-- Location: FF_X46_Y16_N41
\REGFILE|registers[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][12]~q\);

-- Location: MLABCELL_X52_Y17_N51
\REGFILE|registers[14][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[14][12]~feeder_combout\);

-- Location: FF_X52_Y17_N53
\REGFILE|registers[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][12]~q\);

-- Location: MLABCELL_X47_Y15_N42
\REGFILE|registers[12][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[12][12]~feeder_combout\);

-- Location: FF_X47_Y15_N44
\REGFILE|registers[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][12]~q\);

-- Location: MLABCELL_X47_Y15_N36
\inputALU[12]~140\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~140_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][12]~q\,
	datab => \REGFILE|ALT_INV_registers[15][12]~q\,
	datac => \REGFILE|ALT_INV_registers[14][12]~q\,
	datad => \REGFILE|ALT_INV_registers[12][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[12]~140_combout\);

-- Location: LABCELL_X50_Y13_N27
\REGFILE|registers[5][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[5][12]~feeder_combout\);

-- Location: FF_X50_Y13_N29
\REGFILE|registers[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][12]~q\);

-- Location: LABCELL_X43_Y15_N21
\REGFILE|registers[4][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[4][12]~feeder_combout\);

-- Location: FF_X43_Y15_N23
\REGFILE|registers[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][12]~q\);

-- Location: LABCELL_X43_Y15_N12
\REGFILE|registers[6][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[6][12]~feeder_combout\);

-- Location: FF_X43_Y15_N14
\REGFILE|registers[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][12]~q\);

-- Location: MLABCELL_X47_Y15_N54
\inputALU[12]~138\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~138_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][12]~q\,
	datab => \REGFILE|ALT_INV_registers[5][12]~q\,
	datac => \REGFILE|ALT_INV_registers[4][12]~q\,
	datad => \REGFILE|ALT_INV_registers[6][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[12]~138_combout\);

-- Location: LABCELL_X51_Y14_N27
\REGFILE|registers[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[1][12]~feeder_combout\);

-- Location: FF_X51_Y14_N29
\REGFILE|registers[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][12]~q\);

-- Location: LABCELL_X46_Y13_N51
\REGFILE|registers[2][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[2][12]~feeder_combout\);

-- Location: FF_X46_Y13_N53
\REGFILE|registers[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][12]~q\);

-- Location: MLABCELL_X47_Y15_N48
\REGFILE|registers[0][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[0][12]~feeder_combout\);

-- Location: FF_X47_Y15_N50
\REGFILE|registers[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][12]~q\);

-- Location: FF_X42_Y17_N32
\REGFILE|registers[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~41_sumout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][12]~q\);

-- Location: MLABCELL_X47_Y15_N24
\inputALU[12]~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~137_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][12]~q\,
	datab => \REGFILE|ALT_INV_registers[2][12]~q\,
	datac => \REGFILE|ALT_INV_registers[0][12]~q\,
	datad => \REGFILE|ALT_INV_registers[3][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[12]~137_combout\);

-- Location: MLABCELL_X47_Y15_N30
\inputALU[12]~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~141_combout\ = ( \inputALU[12]~138_combout\ & ( \inputALU[12]~137_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[12]~139_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[12]~140_combout\)))) ) ) ) # ( !\inputALU[12]~138_combout\ & ( \inputALU[12]~137_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[12]~139_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[12]~140_combout\))))) ) ) ) # ( \inputALU[12]~138_combout\ & ( !\inputALU[12]~137_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[12]~139_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[12]~140_combout\))))) ) ) ) # ( !\inputALU[12]~138_combout\ & ( !\inputALU[12]~137_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[12]~139_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[12]~140_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[12]~139_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[12]~140_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[12]~138_combout\,
	dataf => \ALT_INV_inputALU[12]~137_combout\,
	combout => \inputALU[12]~141_combout\);

-- Location: LABCELL_X50_Y15_N21
\REGFILE|registers[20][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[20][12]~feeder_combout\);

-- Location: FF_X50_Y15_N23
\REGFILE|registers[20][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][12]~q\);

-- Location: LABCELL_X50_Y16_N54
\REGFILE|registers[24][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[24][12]~feeder_combout\);

-- Location: FF_X50_Y16_N56
\REGFILE|registers[24][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][12]~q\);

-- Location: MLABCELL_X52_Y19_N24
\REGFILE|registers[28][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[28][12]~feeder_combout\);

-- Location: FF_X52_Y19_N26
\REGFILE|registers[28][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][12]~q\);

-- Location: LABCELL_X50_Y15_N15
\REGFILE|registers[16][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[16][12]~feeder_combout\);

-- Location: FF_X50_Y15_N17
\REGFILE|registers[16][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][12]~q\);

-- Location: LABCELL_X50_Y15_N36
\inputALU[12]~132\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~132_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][12]~q\,
	datab => \REGFILE|ALT_INV_registers[24][12]~q\,
	datac => \REGFILE|ALT_INV_registers[28][12]~q\,
	datad => \REGFILE|ALT_INV_registers[16][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[12]~132_combout\);

-- Location: LABCELL_X50_Y15_N33
\REGFILE|registers[17][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[17][12]~feeder_combout\);

-- Location: FF_X50_Y15_N35
\REGFILE|registers[17][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][12]~q\);

-- Location: MLABCELL_X47_Y19_N27
\REGFILE|registers[21][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[21][12]~feeder_combout\);

-- Location: FF_X47_Y19_N29
\REGFILE|registers[21][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][12]~q\);

-- Location: LABCELL_X51_Y16_N45
\REGFILE|registers[25][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[25][12]~feeder_combout\);

-- Location: FF_X51_Y16_N47
\REGFILE|registers[25][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][12]~q\);

-- Location: LABCELL_X51_Y16_N39
\REGFILE|registers[29][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[29][12]~feeder_combout\);

-- Location: FF_X51_Y16_N41
\REGFILE|registers[29][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][12]~q\);

-- Location: LABCELL_X50_Y15_N0
\inputALU[12]~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~133_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][12]~q\,
	datab => \REGFILE|ALT_INV_registers[21][12]~q\,
	datac => \REGFILE|ALT_INV_registers[25][12]~q\,
	datad => \REGFILE|ALT_INV_registers[29][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[12]~133_combout\);

-- Location: LABCELL_X50_Y14_N3
\REGFILE|registers[26][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[26][12]~feeder_combout\);

-- Location: FF_X50_Y14_N5
\REGFILE|registers[26][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][12]~q\);

-- Location: LABCELL_X50_Y14_N45
\REGFILE|registers[22][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[22][12]~feeder_combout\);

-- Location: FF_X50_Y14_N47
\REGFILE|registers[22][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][12]~q\);

-- Location: LABCELL_X50_Y14_N21
\REGFILE|registers[30][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][12]~feeder_combout\ = \Add0~41_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[30][12]~feeder_combout\);

-- Location: FF_X50_Y14_N23
\REGFILE|registers[30][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][12]~q\);

-- Location: LABCELL_X51_Y16_N18
\REGFILE|registers[18][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[18][12]~feeder_combout\);

-- Location: FF_X51_Y16_N20
\REGFILE|registers[18][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][12]~q\);

-- Location: LABCELL_X50_Y14_N24
\inputALU[12]~134\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~134_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][12]~q\,
	datab => \REGFILE|ALT_INV_registers[22][12]~q\,
	datac => \REGFILE|ALT_INV_registers[30][12]~q\,
	datad => \REGFILE|ALT_INV_registers[18][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[12]~134_combout\);

-- Location: LABCELL_X48_Y16_N21
\REGFILE|registers[23][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[23][12]~feeder_combout\);

-- Location: FF_X48_Y16_N23
\REGFILE|registers[23][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][12]~q\);

-- Location: LABCELL_X48_Y17_N6
\REGFILE|registers[27][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[27][12]~feeder_combout\);

-- Location: FF_X48_Y17_N8
\REGFILE|registers[27][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][12]~q\);

-- Location: LABCELL_X48_Y16_N33
\REGFILE|registers[19][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[19][12]~feeder_combout\);

-- Location: FF_X48_Y16_N35
\REGFILE|registers[19][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][12]~q\);

-- Location: LABCELL_X51_Y19_N39
\REGFILE|registers[31][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][12]~feeder_combout\ = ( \Add0~41_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~41_sumout\,
	combout => \REGFILE|registers[31][12]~feeder_combout\);

-- Location: FF_X51_Y19_N41
\REGFILE|registers[31][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][12]~q\);

-- Location: LABCELL_X48_Y17_N30
\inputALU[12]~135\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~135_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][12]~q\,
	datab => \REGFILE|ALT_INV_registers[27][12]~q\,
	datac => \REGFILE|ALT_INV_registers[19][12]~q\,
	datad => \REGFILE|ALT_INV_registers[31][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[12]~135_combout\);

-- Location: LABCELL_X50_Y15_N24
\inputALU[12]~136\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~136_combout\ = ( \inputALU[12]~134_combout\ & ( \inputALU[12]~135_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[12]~132_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inputALU[12]~133_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\inputALU[12]~134_combout\ & ( \inputALU[12]~135_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[12]~132_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[12]~133_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \inputALU[12]~134_combout\ & ( !\inputALU[12]~135_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & (\inputALU[12]~132_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[12]~133_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) 
-- ) # ( !\inputALU[12]~134_combout\ & ( !\inputALU[12]~135_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[12]~132_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[12]~133_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[12]~132_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[12]~133_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[12]~134_combout\,
	dataf => \ALT_INV_inputALU[12]~135_combout\,
	combout => \inputALU[12]~136_combout\);

-- Location: LABCELL_X37_Y15_N27
\inputALU[12]~364\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~364_combout\ = ( \inputALU[12]~136_combout\ & ( (\inputALU[12]~141_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[12]~136_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[12]~141_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[12]~141_combout\,
	dataf => \ALT_INV_inputALU[12]~136_combout\,
	combout => \inputALU[12]~364_combout\);

-- Location: LABCELL_X27_Y15_N18
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( \Add0~25_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) ) + ( \Add1~22\ ))
-- \Add1~26\ = CARRY(( \Add0~25_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) ) + ( \Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_Add0~25_sumout\,
	cin => \Add1~22\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X48_Y20_N30
\REGFILE|registers[29][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[29][8]~feeder_combout\);

-- Location: LABCELL_X35_Y18_N48
\ALU|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~5_combout\ = ( !\REGFILE|Mux26~10_combout\ & ( (\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(0) & !\REGFILE|Mux27~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux27~5_combout\);

-- Location: LABCELL_X30_Y17_N33
\ALU|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~0_combout\ = ( \CONTROL|ALUControl\(0) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\CONTROL|ALUControl\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux24~0_combout\);

-- Location: MLABCELL_X52_Y17_N12
\REGFILE|registers[4][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[4][18]~feeder_combout\);

-- Location: LABCELL_X35_Y14_N36
\ALU|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~0_combout\ = ( \REGFILE|Mux26~10_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( (\CONTROL|ALUControl\(2)) # (\CONTROL|ALUControl\(0)) ) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( ((\CONTROL|ALUControl\(0) & ((!\CONTROL|ALUControl\(1)) # (\REGFILE|Mux27~10_combout\)))) # (\CONTROL|ALUControl\(2)) ) ) ) # ( \REGFILE|Mux26~10_combout\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( ((\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(0))) # (\CONTROL|ALUControl\(2)) ) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( 
-- ((\REGFILE|Mux27~10_combout\ & (\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(0)))) # (\CONTROL|ALUControl\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000111111111100001101111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Mux9~0_combout\);

-- Location: LABCELL_X36_Y16_N51
\ALU|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~6_combout\ = ( !\ALU|Mux9~0_combout\ & ( \CONTROL|ALUControl\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \ALU|ALT_INV_Mux9~0_combout\,
	combout => \ALU|Mux15~6_combout\);

-- Location: LABCELL_X36_Y16_N39
\ALU|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~0_combout\ = ( \CONTROL|ALUControl\(2) & ( (!\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	combout => \ALU|Mux8~0_combout\);

-- Location: MLABCELL_X34_Y20_N6
\inputALU[2]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[2]~32_combout\ = ( \inputALU[2]~26_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[2]~31_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))))) ) ) # ( !\inputALU[2]~26_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[2]~31_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[2]~31_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \ALT_INV_inputALU[2]~26_combout\,
	combout => \inputALU[2]~32_combout\);

-- Location: LABCELL_X36_Y12_N24
\ALU|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~4_combout\ = ( \inputALU[2]~32_combout\ & ( (!\CONTROL|ALUControl\(2) & (((\inputALU[31]~351_combout\)))) # (\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(1)))) ) ) # ( !\inputALU[2]~32_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000100111101000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALT_INV_inputALU[2]~32_combout\,
	combout => \ALU|Mux13~4_combout\);

-- Location: LABCELL_X36_Y12_N54
\ALU|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~5_combout\ = ( \ALU|Mux9~0_combout\ & ( \ALU|Mux13~4_combout\ & ( \CONTROL|ALUControl\(3) ) ) ) # ( \ALU|Mux9~0_combout\ & ( !\ALU|Mux13~4_combout\ & ( (\CONTROL|ALUControl\(3) & (\ALU|Mux8~0_combout\ & (!\inputALU[18]~208_combout\ & 
-- !\REGFILE|Mux13~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \ALU|ALT_INV_Mux8~0_combout\,
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \REGFILE|ALT_INV_Mux13~10_combout\,
	datae => \ALU|ALT_INV_Mux9~0_combout\,
	dataf => \ALU|ALT_INV_Mux13~4_combout\,
	combout => \ALU|Mux13~5_combout\);

-- Location: LABCELL_X37_Y18_N9
\ALU|Mux28~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~20_combout\ = ( !\CONTROL|ALUControl\(1) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (\CONTROL|ALUControl\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \CONTROL|ALT_INV_ALUControl\(1),
	combout => \ALU|Mux28~20_combout\);

-- Location: LABCELL_X31_Y16_N42
\ALU|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~8_combout\ = ( !\CONTROL|ALUControl\(1) & ( !\CONTROL|ALUControl\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \CONTROL|ALT_INV_ALUControl\(1),
	combout => \ALU|Mux18~8_combout\);

-- Location: MLABCELL_X28_Y16_N21
\ALU|ShiftLeft0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~2_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|ShiftLeft0~2_combout\);

-- Location: LABCELL_X35_Y20_N0
\REGFILE|registers[7][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[7][1]~feeder_combout\);

-- Location: FF_X35_Y20_N2
\REGFILE|registers[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][1]~q\);

-- Location: LABCELL_X35_Y20_N30
\REGFILE|registers[5][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[5][1]~feeder_combout\);

-- Location: FF_X35_Y20_N32
\REGFILE|registers[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][1]~q\);

-- Location: LABCELL_X37_Y22_N12
\REGFILE|registers[6][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[6][1]~feeder_combout\);

-- Location: FF_X37_Y22_N14
\REGFILE|registers[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][1]~q\);

-- Location: LABCELL_X35_Y20_N6
\REGFILE|registers[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[4][1]~feeder_combout\);

-- Location: FF_X35_Y20_N8
\REGFILE|registers[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][1]~q\);

-- Location: LABCELL_X35_Y20_N48
\inputALU[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~17_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][1]~q\,
	datab => \REGFILE|ALT_INV_registers[5][1]~q\,
	datac => \REGFILE|ALT_INV_registers[6][1]~q\,
	datad => \REGFILE|ALT_INV_registers[4][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[1]~17_combout\);

-- Location: LABCELL_X35_Y21_N30
\REGFILE|registers[0][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[0][1]~feeder_combout\);

-- Location: FF_X35_Y21_N32
\REGFILE|registers[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][1]~q\);

-- Location: LABCELL_X35_Y21_N21
\REGFILE|registers[1][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[1][1]~feeder_combout\);

-- Location: FF_X35_Y21_N23
\REGFILE|registers[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][1]~q\);

-- Location: LABCELL_X35_Y21_N45
\REGFILE|registers[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[2][1]~feeder_combout\);

-- Location: FF_X35_Y21_N47
\REGFILE|registers[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][1]~q\);

-- Location: LABCELL_X40_Y21_N27
\REGFILE|registers[3][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[3][1]~feeder_combout\);

-- Location: FF_X40_Y21_N29
\REGFILE|registers[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][1]~q\);

-- Location: LABCELL_X35_Y20_N12
\inputALU[1]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~16_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][1]~q\,
	datab => \REGFILE|ALT_INV_registers[1][1]~q\,
	datac => \REGFILE|ALT_INV_registers[2][1]~q\,
	datad => \REGFILE|ALT_INV_registers[3][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[1]~16_combout\);

-- Location: LABCELL_X31_Y20_N27
\REGFILE|registers[14][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[14][1]~feeder_combout\);

-- Location: FF_X31_Y20_N29
\REGFILE|registers[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][1]~q\);

-- Location: MLABCELL_X39_Y21_N48
\REGFILE|registers[12][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[12][1]~feeder_combout\);

-- Location: FF_X39_Y21_N50
\REGFILE|registers[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][1]~q\);

-- Location: LABCELL_X43_Y21_N57
\REGFILE|registers[15][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[15][1]~feeder_combout\);

-- Location: FF_X43_Y21_N59
\REGFILE|registers[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][1]~q\);

-- Location: LABCELL_X50_Y20_N51
\REGFILE|registers[13][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[13][1]~feeder_combout\);

-- Location: FF_X50_Y20_N53
\REGFILE|registers[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][1]~q\);

-- Location: LABCELL_X35_Y20_N36
\inputALU[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~19_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][1]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][1]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[13][1]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[15][1]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[13][1]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[12][1]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[14][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][1]~q\,
	datab => \REGFILE|ALT_INV_registers[12][1]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[15][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[13][1]~q\,
	combout => \inputALU[1]~19_combout\);

-- Location: LABCELL_X31_Y20_N36
\REGFILE|registers[11][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[11][1]~feeder_combout\);

-- Location: FF_X31_Y20_N38
\REGFILE|registers[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][1]~q\);

-- Location: LABCELL_X37_Y19_N30
\REGFILE|registers[9][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[9][1]~feeder_combout\);

-- Location: FF_X37_Y19_N32
\REGFILE|registers[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][1]~q\);

-- Location: LABCELL_X37_Y19_N9
\REGFILE|registers[8][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[8][1]~feeder_combout\);

-- Location: FF_X37_Y19_N11
\REGFILE|registers[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][1]~q\);

-- Location: LABCELL_X35_Y20_N42
\inputALU[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~18_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][1]~q\,
	datab => \REGFILE|ALT_INV_registers[11][1]~q\,
	datac => \REGFILE|ALT_INV_registers[9][1]~q\,
	datad => \REGFILE|ALT_INV_registers[8][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[1]~18_combout\);

-- Location: LABCELL_X35_Y20_N54
\inputALU[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~20_combout\ = ( \inputALU[1]~19_combout\ & ( \inputALU[1]~18_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[1]~16_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[1]~17_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[1]~19_combout\ & ( \inputALU[1]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[1]~16_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[1]~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( \inputALU[1]~19_combout\ & ( !\inputALU[1]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\inputALU[1]~16_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[1]~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( 
-- !\inputALU[1]~19_combout\ & ( !\inputALU[1]~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[1]~16_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[1]~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[1]~17_combout\,
	datad => \ALT_INV_inputALU[1]~16_combout\,
	datae => \ALT_INV_inputALU[1]~19_combout\,
	dataf => \ALT_INV_inputALU[1]~18_combout\,
	combout => \inputALU[1]~20_combout\);

-- Location: LABCELL_X40_Y23_N27
\REGFILE|registers[30][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[30][1]~feeder_combout\);

-- Location: FF_X40_Y23_N29
\REGFILE|registers[30][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][1]~q\);

-- Location: LABCELL_X31_Y20_N18
\REGFILE|registers[26][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[26][1]~feeder_combout\);

-- Location: FF_X31_Y20_N20
\REGFILE|registers[26][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][1]~q\);

-- Location: LABCELL_X40_Y23_N57
\REGFILE|registers[22][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[22][1]~feeder_combout\);

-- Location: FF_X40_Y23_N59
\REGFILE|registers[22][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][1]~q\);

-- Location: MLABCELL_X34_Y22_N3
\REGFILE|registers[18][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[18][1]~feeder_combout\);

-- Location: FF_X34_Y22_N5
\REGFILE|registers[18][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][1]~q\);

-- Location: LABCELL_X33_Y20_N54
\inputALU[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~13_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][1]~q\,
	datab => \REGFILE|ALT_INV_registers[26][1]~q\,
	datac => \REGFILE|ALT_INV_registers[22][1]~q\,
	datad => \REGFILE|ALT_INV_registers[18][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[1]~13_combout\);

-- Location: MLABCELL_X34_Y22_N33
\REGFILE|registers[29][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[29][1]~feeder_combout\);

-- Location: FF_X34_Y22_N35
\REGFILE|registers[29][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][1]~q\);

-- Location: LABCELL_X33_Y23_N15
\REGFILE|registers[25][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[25][1]~feeder_combout\);

-- Location: FF_X33_Y23_N17
\REGFILE|registers[25][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][1]~q\);

-- Location: LABCELL_X35_Y22_N18
\REGFILE|registers[21][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[21][1]~feeder_combout\);

-- Location: FF_X35_Y22_N20
\REGFILE|registers[21][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][1]~q\);

-- Location: LABCELL_X35_Y22_N39
\REGFILE|registers[17][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[17][1]~feeder_combout\);

-- Location: FF_X35_Y22_N41
\REGFILE|registers[17][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][1]~q\);

-- Location: LABCELL_X33_Y20_N0
\inputALU[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~12_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][1]~q\,
	datab => \REGFILE|ALT_INV_registers[25][1]~q\,
	datac => \REGFILE|ALT_INV_registers[21][1]~q\,
	datad => \REGFILE|ALT_INV_registers[17][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[1]~12_combout\);

-- Location: LABCELL_X33_Y21_N48
\REGFILE|registers[27][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[27][1]~feeder_combout\);

-- Location: FF_X33_Y21_N50
\REGFILE|registers[27][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][1]~q\);

-- Location: LABCELL_X33_Y21_N30
\REGFILE|registers[19][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[19][1]~feeder_combout\);

-- Location: FF_X33_Y21_N32
\REGFILE|registers[19][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][1]~q\);

-- Location: LABCELL_X40_Y21_N9
\REGFILE|registers[31][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[31][1]~feeder_combout\);

-- Location: FF_X40_Y21_N11
\REGFILE|registers[31][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][1]~q\);

-- Location: LABCELL_X33_Y21_N21
\REGFILE|registers[23][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[23][1]~feeder_combout\);

-- Location: FF_X33_Y21_N23
\REGFILE|registers[23][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][1]~q\);

-- Location: LABCELL_X33_Y20_N36
\inputALU[1]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~14_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][1]~q\,
	datab => \REGFILE|ALT_INV_registers[19][1]~q\,
	datac => \REGFILE|ALT_INV_registers[31][1]~q\,
	datad => \REGFILE|ALT_INV_registers[23][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[1]~14_combout\);

-- Location: LABCELL_X33_Y20_N24
\REGFILE|registers[20][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[20][1]~feeder_combout\);

-- Location: FF_X33_Y20_N26
\REGFILE|registers[20][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][1]~q\);

-- Location: LABCELL_X33_Y20_N12
\REGFILE|registers[16][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][1]~feeder_combout\ = \PC|PC\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[16][1]~feeder_combout\);

-- Location: FF_X33_Y20_N14
\REGFILE|registers[16][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][1]~q\);

-- Location: MLABCELL_X34_Y22_N39
\REGFILE|registers[28][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[28][1]~feeder_combout\);

-- Location: FF_X34_Y22_N41
\REGFILE|registers[28][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][1]~q\);

-- Location: MLABCELL_X39_Y21_N21
\REGFILE|registers[24][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][1]~feeder_combout\ = ( \PC|PC\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(1),
	combout => \REGFILE|registers[24][1]~feeder_combout\);

-- Location: FF_X39_Y21_N23
\REGFILE|registers[24][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][1]~q\);

-- Location: LABCELL_X33_Y20_N18
\inputALU[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~11_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][1]~q\,
	datab => \REGFILE|ALT_INV_registers[16][1]~q\,
	datac => \REGFILE|ALT_INV_registers[28][1]~q\,
	datad => \REGFILE|ALT_INV_registers[24][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[1]~11_combout\);

-- Location: LABCELL_X33_Y20_N6
\inputALU[1]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~15_combout\ = ( \inputALU[1]~14_combout\ & ( \inputALU[1]~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\inputALU[1]~13_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\inputALU[1]~12_combout\)))) ) ) ) # ( !\inputALU[1]~14_combout\ & ( \inputALU[1]~11_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\inputALU[1]~13_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[1]~12_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \inputALU[1]~14_combout\ & ( !\inputALU[1]~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[1]~13_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\inputALU[1]~12_combout\)))) ) ) ) # ( !\inputALU[1]~14_combout\ & ( 
-- !\inputALU[1]~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[1]~13_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\inputALU[1]~12_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~13_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[1]~12_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ALT_INV_inputALU[1]~14_combout\,
	dataf => \ALT_INV_inputALU[1]~11_combout\,
	combout => \inputALU[1]~15_combout\);

-- Location: MLABCELL_X34_Y20_N9
\inputALU[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~21_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[1]~20_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- ((\inputALU[1]~15_combout\)))) # (\CONTROL|Mux4~0_combout\) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(1) & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[1]~20_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[1]~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[1]~20_combout\,
	datad => \ALT_INV_inputALU[1]~15_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inputALU[1]~21_combout\);

-- Location: LABCELL_X40_Y15_N39
\REGFILE|registers[30][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[30][0]~feeder_combout\);

-- Location: LABCELL_X35_Y21_N6
\REGFILE|registers[2][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[2][0]~feeder_combout\);

-- Location: FF_X35_Y21_N8
\REGFILE|registers[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][0]~q\);

-- Location: MLABCELL_X39_Y22_N57
\REGFILE|registers[3][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[3][0]~feeder_combout\);

-- Location: FF_X39_Y22_N59
\REGFILE|registers[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][0]~q\);

-- Location: LABCELL_X37_Y23_N27
\REGFILE|registers[0][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[0][0]~feeder_combout\);

-- Location: FF_X37_Y23_N29
\REGFILE|registers[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][0]~q\);

-- Location: LABCELL_X35_Y21_N24
\REGFILE|registers[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[1][0]~feeder_combout\);

-- Location: FF_X35_Y21_N26
\REGFILE|registers[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][0]~q\);

-- Location: LABCELL_X40_Y18_N36
\inputALU[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~5_combout\ = ( \REGFILE|registers[0][0]~q\ & ( \REGFILE|registers[1][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][0]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][0]~q\)))) ) ) ) # ( !\REGFILE|registers[0][0]~q\ & ( \REGFILE|registers[1][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][0]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][0]~q\))))) ) ) ) # ( \REGFILE|registers[0][0]~q\ & ( !\REGFILE|registers[1][0]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][0]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][0]~q\))))) ) ) ) # ( !\REGFILE|registers[0][0]~q\ & ( !\REGFILE|registers[1][0]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][0]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[2][0]~q\,
	datac => \REGFILE|ALT_INV_registers[3][0]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[0][0]~q\,
	dataf => \REGFILE|ALT_INV_registers[1][0]~q\,
	combout => \inputALU[0]~5_combout\);

-- Location: LABCELL_X40_Y22_N51
\REGFILE|registers[14][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[14][0]~feeder_combout\);

-- Location: FF_X40_Y22_N53
\REGFILE|registers[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][0]~q\);

-- Location: LABCELL_X40_Y22_N15
\REGFILE|registers[15][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[15][0]~feeder_combout\);

-- Location: FF_X40_Y22_N17
\REGFILE|registers[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][0]~q\);

-- Location: LABCELL_X40_Y22_N39
\REGFILE|registers[13][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[13][0]~feeder_combout\);

-- Location: FF_X40_Y22_N41
\REGFILE|registers[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][0]~q\);

-- Location: MLABCELL_X39_Y22_N18
\REGFILE|registers[12][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[12][0]~feeder_combout\);

-- Location: FF_X39_Y22_N20
\REGFILE|registers[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][0]~q\);

-- Location: LABCELL_X40_Y22_N27
\inputALU[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][0]~q\,
	datab => \REGFILE|ALT_INV_registers[15][0]~q\,
	datac => \REGFILE|ALT_INV_registers[13][0]~q\,
	datad => \REGFILE|ALT_INV_registers[12][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[0]~8_combout\);

-- Location: LABCELL_X36_Y18_N3
\REGFILE|registers[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[6][0]~feeder_combout\);

-- Location: FF_X36_Y18_N5
\REGFILE|registers[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][0]~q\);

-- Location: LABCELL_X36_Y18_N18
\REGFILE|registers[5][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[5][0]~feeder_combout\);

-- Location: FF_X36_Y18_N20
\REGFILE|registers[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][0]~q\);

-- Location: LABCELL_X36_Y22_N24
\REGFILE|registers[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[4][0]~feeder_combout\);

-- Location: FF_X36_Y22_N26
\REGFILE|registers[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][0]~q\);

-- Location: LABCELL_X36_Y18_N27
\REGFILE|registers[7][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[7][0]~feeder_combout\);

-- Location: FF_X36_Y18_N29
\REGFILE|registers[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][0]~q\);

-- Location: LABCELL_X36_Y18_N45
\inputALU[0]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][0]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][0]~q\,
	datab => \REGFILE|ALT_INV_registers[5][0]~q\,
	datac => \REGFILE|ALT_INV_registers[4][0]~q\,
	datad => \REGFILE|ALT_INV_registers[7][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[0]~6_combout\);

-- Location: LABCELL_X36_Y23_N21
\REGFILE|registers[8][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[8][0]~feeder_combout\);

-- Location: FF_X36_Y23_N23
\REGFILE|registers[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][0]~q\);

-- Location: LABCELL_X36_Y22_N21
\REGFILE|registers[9][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[9][0]~feeder_combout\);

-- Location: FF_X36_Y22_N23
\REGFILE|registers[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][0]~q\);

-- Location: LABCELL_X36_Y10_N57
\REGFILE|registers[11][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[11][0]~feeder_combout\);

-- Location: FF_X36_Y10_N59
\REGFILE|registers[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][0]~q\);

-- Location: LABCELL_X36_Y10_N39
\REGFILE|registers[10][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[10][0]~feeder_combout\);

-- Location: FF_X36_Y10_N41
\REGFILE|registers[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][0]~q\);

-- Location: LABCELL_X36_Y18_N6
\inputALU[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][0]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][0]~q\,
	datab => \REGFILE|ALT_INV_registers[9][0]~q\,
	datac => \REGFILE|ALT_INV_registers[11][0]~q\,
	datad => \REGFILE|ALT_INV_registers[10][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[0]~7_combout\);

-- Location: LABCELL_X40_Y18_N6
\inputALU[0]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~9_combout\ = ( \inputALU[0]~6_combout\ & ( \inputALU[0]~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[0]~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\inputALU[0]~8_combout\)))) ) ) ) # ( !\inputALU[0]~6_combout\ & ( \inputALU[0]~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[0]~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[0]~8_combout\)))) ) ) ) # ( \inputALU[0]~6_combout\ & ( !\inputALU[0]~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[0]~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\inputALU[0]~8_combout\)))) ) ) ) # ( 
-- !\inputALU[0]~6_combout\ & ( !\inputALU[0]~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[0]~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[0]~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[0]~5_combout\,
	datad => \ALT_INV_inputALU[0]~8_combout\,
	datae => \ALT_INV_inputALU[0]~6_combout\,
	dataf => \ALT_INV_inputALU[0]~7_combout\,
	combout => \inputALU[0]~9_combout\);

-- Location: LABCELL_X40_Y18_N45
\inputALU[0]~352\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~352_combout\ = ( \inputALU[0]~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[0]~4_combout\) ) ) # ( !\inputALU[0]~9_combout\ & ( (\inputALU[0]~4_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[0]~4_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[0]~9_combout\,
	combout => \inputALU[0]~352_combout\);

-- Location: LABCELL_X36_Y18_N9
\REGFILE|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][0]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][0]~q\,
	datab => \REGFILE|ALT_INV_registers[9][0]~q\,
	datac => \REGFILE|ALT_INV_registers[10][0]~q\,
	datad => \REGFILE|ALT_INV_registers[11][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux31~5_combout\);

-- Location: LABCELL_X36_Y18_N42
\REGFILE|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][0]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][0]~q\,
	datab => \REGFILE|ALT_INV_registers[5][0]~q\,
	datac => \REGFILE|ALT_INV_registers[7][0]~q\,
	datad => \REGFILE|ALT_INV_registers[4][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux31~7_combout\);

-- Location: LABCELL_X36_Y18_N54
\REGFILE|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][0]~q\,
	datab => \REGFILE|ALT_INV_registers[12][0]~q\,
	datac => \REGFILE|ALT_INV_registers[13][0]~q\,
	datad => \REGFILE|ALT_INV_registers[14][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux31~6_combout\);

-- Location: LABCELL_X37_Y19_N36
\REGFILE|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][0]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][0]~q\,
	datab => \REGFILE|ALT_INV_registers[1][0]~q\,
	datac => \REGFILE|ALT_INV_registers[3][0]~q\,
	datad => \REGFILE|ALT_INV_registers[2][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux31~8_combout\);

-- Location: LABCELL_X36_Y18_N21
\REGFILE|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~9_combout\ = ( \REGFILE|Mux31~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux31~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux31~6_combout\)))) ) ) # ( !\REGFILE|Mux31~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux31~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux31~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux31~7_combout\,
	datad => \REGFILE|ALT_INV_Mux31~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~8_combout\,
	combout => \REGFILE|Mux31~9_combout\);

-- Location: LABCELL_X35_Y22_N27
\REGFILE|registers[21][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[21][0]~feeder_combout\);

-- Location: FF_X35_Y22_N29
\REGFILE|registers[21][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][0]~q\);

-- Location: LABCELL_X35_Y22_N57
\REGFILE|registers[25][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[25][0]~feeder_combout\);

-- Location: FF_X35_Y22_N59
\REGFILE|registers[25][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][0]~q\);

-- Location: MLABCELL_X34_Y22_N6
\REGFILE|registers[29][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[29][0]~feeder_combout\);

-- Location: FF_X34_Y22_N8
\REGFILE|registers[29][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][0]~q\);

-- Location: LABCELL_X35_Y22_N30
\REGFILE|registers[17][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[17][0]~feeder_combout\);

-- Location: FF_X35_Y22_N32
\REGFILE|registers[17][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][0]~q\);

-- Location: LABCELL_X40_Y18_N33
\REGFILE|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][0]~q\,
	datab => \REGFILE|ALT_INV_registers[25][0]~q\,
	datac => \REGFILE|ALT_INV_registers[29][0]~q\,
	datad => \REGFILE|ALT_INV_registers[17][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~1_combout\);

-- Location: LABCELL_X40_Y21_N48
\REGFILE|registers[31][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[31][0]~feeder_combout\);

-- Location: FF_X40_Y21_N50
\REGFILE|registers[31][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][0]~q\);

-- Location: LABCELL_X36_Y22_N48
\REGFILE|registers[27][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[27][0]~feeder_combout\);

-- Location: FF_X36_Y22_N50
\REGFILE|registers[27][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][0]~q\);

-- Location: MLABCELL_X34_Y21_N24
\REGFILE|registers[19][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[19][0]~feeder_combout\);

-- Location: FF_X34_Y21_N26
\REGFILE|registers[19][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][0]~q\);

-- Location: MLABCELL_X34_Y21_N54
\REGFILE|registers[23][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[23][0]~feeder_combout\);

-- Location: FF_X34_Y21_N56
\REGFILE|registers[23][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][0]~q\);

-- Location: LABCELL_X40_Y18_N3
\REGFILE|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][0]~q\,
	datab => \REGFILE|ALT_INV_registers[27][0]~q\,
	datac => \REGFILE|ALT_INV_registers[19][0]~q\,
	datad => \REGFILE|ALT_INV_registers[23][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~3_combout\);

-- Location: LABCELL_X40_Y23_N3
\REGFILE|registers[26][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[26][0]~feeder_combout\);

-- Location: FF_X40_Y23_N5
\REGFILE|registers[26][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][0]~q\);

-- Location: MLABCELL_X34_Y21_N15
\REGFILE|registers[18][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[18][0]~feeder_combout\);

-- Location: FF_X34_Y21_N17
\REGFILE|registers[18][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][0]~q\);

-- Location: LABCELL_X40_Y23_N9
\REGFILE|registers[22][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[22][0]~feeder_combout\);

-- Location: FF_X40_Y23_N11
\REGFILE|registers[22][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][0]~q\);

-- Location: LABCELL_X40_Y18_N21
\REGFILE|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][0]~q\,
	datab => \REGFILE|ALT_INV_registers[26][0]~q\,
	datac => \REGFILE|ALT_INV_registers[18][0]~q\,
	datad => \REGFILE|ALT_INV_registers[22][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~2_combout\);

-- Location: MLABCELL_X39_Y22_N6
\REGFILE|registers[24][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[24][0]~feeder_combout\);

-- Location: FF_X39_Y22_N8
\REGFILE|registers[24][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][0]~q\);

-- Location: MLABCELL_X34_Y11_N9
\REGFILE|registers[28][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[28][0]~feeder_combout\);

-- Location: FF_X34_Y11_N11
\REGFILE|registers[28][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][0]~q\);

-- Location: MLABCELL_X34_Y11_N27
\REGFILE|registers[16][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][0]~feeder_combout\ = ( \PC|PC\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[16][0]~feeder_combout\);

-- Location: FF_X34_Y11_N29
\REGFILE|registers[16][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][0]~q\);

-- Location: LABCELL_X36_Y13_N21
\REGFILE|registers[20][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][0]~feeder_combout\ = \PC|PC\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(0),
	combout => \REGFILE|registers[20][0]~feeder_combout\);

-- Location: FF_X36_Y13_N23
\REGFILE|registers[20][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][0]~q\);

-- Location: LABCELL_X40_Y18_N27
\REGFILE|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][0]~q\,
	datab => \REGFILE|ALT_INV_registers[28][0]~q\,
	datac => \REGFILE|ALT_INV_registers[16][0]~q\,
	datad => \REGFILE|ALT_INV_registers[20][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux31~0_combout\);

-- Location: LABCELL_X40_Y18_N54
\REGFILE|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~4_combout\ = ( \REGFILE|Mux31~2_combout\ & ( \REGFILE|Mux31~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux31~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux31~3_combout\)))) ) ) ) # ( !\REGFILE|Mux31~2_combout\ & ( \REGFILE|Mux31~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux31~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux31~3_combout\))))) ) ) ) # ( \REGFILE|Mux31~2_combout\ & ( !\REGFILE|Mux31~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux31~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux31~3_combout\))))) ) ) ) # ( !\REGFILE|Mux31~2_combout\ & ( !\REGFILE|Mux31~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux31~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux31~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux31~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux31~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~0_combout\,
	combout => \REGFILE|Mux31~4_combout\);

-- Location: LABCELL_X36_Y18_N0
\REGFILE|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux31~10_combout\ = ( \REGFILE|Mux31~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux31~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux31~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux31~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux31~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux31~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux31~5_combout\,
	datac => \REGFILE|ALT_INV_Mux0~0_combout\,
	datad => \REGFILE|ALT_INV_Mux31~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~4_combout\,
	combout => \REGFILE|Mux31~10_combout\);

-- Location: LABCELL_X37_Y16_N30
\ALU|Add0~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~130_cout\ = CARRY(( \CONTROL|ALUControl\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	cin => GND,
	cout => \ALU|Add0~130_cout\);

-- Location: LABCELL_X37_Y16_N33
\ALU|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~1_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[0]~352_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))))) ) + ( \REGFILE|Mux31~10_combout\ ) + ( 
-- \ALU|Add0~130_cout\ ))
-- \ALU|Add0~2\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[0]~352_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(0))))) ) + ( \REGFILE|Mux31~10_combout\ ) + ( 
-- \ALU|Add0~130_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_Mux4~0_combout\,
	datad => \ALT_INV_inputALU[0]~352_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	cin => \ALU|Add0~130_cout\,
	sumout => \ALU|Add0~1_sumout\,
	cout => \ALU|Add0~2\);

-- Location: LABCELL_X33_Y16_N9
\ALU|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~3_combout\ = ( \CONTROL|ALUControl\(3) & ( (!\inputALU[0]~10_combout\ & (!\CONTROL|ALUControl\(1) & !\REGFILE|Mux31~10_combout\)) ) ) # ( !\CONTROL|ALUControl\(3) & ( (\ALU|Add0~1_sumout\ & \CONTROL|ALUControl\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[0]~10_combout\,
	datab => \ALU|ALT_INV_Add0~1_sumout\,
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(3),
	combout => \ALU|Mux31~3_combout\);

-- Location: LABCELL_X36_Y14_N36
\ALU|Mux31~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~16_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (((\ALU|ShiftLeft0~2_combout\)))) ) ) # ( \CONTROL|ALUControl\(1) & ( ((!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux26~10_combout\ & 
-- (!\REGFILE|Mux27~10_combout\ & !\REGFILE|Mux28~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010110000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	datag => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	combout => \ALU|Mux31~16_combout\);

-- Location: LABCELL_X36_Y16_N57
\ALU|ShiftLeft1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~0_combout\ = ( \inputALU[0]~10_combout\ & ( (!\REGFILE|Mux31~10_combout\ & !\REGFILE|Mux30~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|ShiftLeft1~0_combout\);

-- Location: MLABCELL_X39_Y18_N24
\ALU|ShiftLeft0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~0_combout\);

-- Location: LABCELL_X40_Y18_N12
\ALU|ShiftLeft0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~1_combout\ = ( \inputALU[0]~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\ALU|ShiftLeft0~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[0]~9_combout\)) # 
-- (\CONTROL|Mux4~0_combout\))) ) ) ) # ( !\inputALU[0]~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (\ALU|ShiftLeft0~0_combout\ & (((\inputALU[0]~9_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # 
-- (\CONTROL|Mux4~0_combout\))) ) ) ) # ( \inputALU[0]~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\CONTROL|Mux4~0_combout\ & (\ALU|ShiftLeft0~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # 
-- (\inputALU[0]~9_combout\)))) ) ) ) # ( !\inputALU[0]~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\CONTROL|Mux4~0_combout\ & (\inputALU[0]~9_combout\ & (\ALU|ShiftLeft0~0_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000101000000111000001010000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \ALT_INV_inputALU[0]~9_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ALT_INV_inputALU[0]~4_combout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \ALU|ShiftLeft0~1_combout\);

-- Location: MLABCELL_X39_Y18_N36
\ALU|Mux31~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~11_combout\ = ( \ALU|ShiftLeft1~0_combout\ & ( \ALU|ShiftLeft0~1_combout\ & ( (\CONTROL|ALUControl\(3)) # (\CONTROL|ALUControl\(1)) ) ) ) # ( !\ALU|ShiftLeft1~0_combout\ & ( \ALU|ShiftLeft0~1_combout\ & ( !\CONTROL|ALUControl\(1) $ 
-- (!\CONTROL|ALUControl\(3)) ) ) ) # ( \ALU|ShiftLeft1~0_combout\ & ( !\ALU|ShiftLeft0~1_combout\ & ( \CONTROL|ALUControl\(1) ) ) ) # ( !\ALU|ShiftLeft1~0_combout\ & ( !\ALU|ShiftLeft0~1_combout\ & ( (\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(3)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100110011001100111100001111000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \ALU|ALT_INV_ShiftLeft1~0_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	combout => \ALU|Mux31~11_combout\);

-- Location: LABCELL_X36_Y14_N54
\ALU|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~0_combout\ = ( \ALU|Mux31~16_combout\ & ( \ALU|Mux31~11_combout\ & ( (\CONTROL|ALUControl\(3)) # (\ALU|Add0~1_sumout\) ) ) ) # ( !\ALU|Mux31~16_combout\ & ( \ALU|Mux31~11_combout\ & ( (\ALU|Add0~1_sumout\ & !\CONTROL|ALUControl\(3)) ) ) ) # ( 
-- \ALU|Mux31~16_combout\ & ( !\ALU|Mux31~11_combout\ & ( (\inputALU[0]~10_combout\ & (\REGFILE|Mux31~10_combout\ & !\CONTROL|ALUControl\(3))) ) ) ) # ( !\ALU|Mux31~16_combout\ & ( !\ALU|Mux31~11_combout\ & ( (\inputALU[0]~10_combout\ & 
-- (\REGFILE|Mux31~10_combout\ & !\CONTROL|ALUControl\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000001010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~1_sumout\,
	datab => \ALT_INV_inputALU[0]~10_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \ALU|ALT_INV_Mux31~16_combout\,
	dataf => \ALU|ALT_INV_Mux31~11_combout\,
	combout => \ALU|Mux31~0_combout\);

-- Location: MLABCELL_X34_Y12_N42
\REGFILE|registers[13][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[13][29]~feeder_combout\);

-- Location: LABCELL_X51_Y17_N39
\REGFILE|registers[28][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[28][13]~feeder_combout\);

-- Location: LABCELL_X48_Y19_N30
\REGFILE|registers[11][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[11][13]~feeder_combout\);

-- Location: FF_X48_Y19_N32
\REGFILE|registers[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][13]~q\);

-- Location: LABCELL_X48_Y13_N39
\REGFILE|registers[10][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[10][13]~feeder_combout\);

-- Location: FF_X48_Y13_N41
\REGFILE|registers[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][13]~q\);

-- Location: MLABCELL_X52_Y15_N18
\REGFILE|registers[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[9][13]~feeder_combout\);

-- Location: FF_X52_Y15_N20
\REGFILE|registers[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][13]~q\);

-- Location: MLABCELL_X52_Y15_N51
\REGFILE|registers[8][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[8][13]~feeder_combout\);

-- Location: FF_X52_Y15_N53
\REGFILE|registers[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][13]~q\);

-- Location: MLABCELL_X47_Y17_N15
\REGFILE|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][13]~q\,
	datab => \REGFILE|ALT_INV_registers[10][13]~q\,
	datac => \REGFILE|ALT_INV_registers[9][13]~q\,
	datad => \REGFILE|ALT_INV_registers[8][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~5_combout\);

-- Location: LABCELL_X48_Y15_N36
\REGFILE|registers[31][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[31][13]~feeder_combout\);

-- Location: FF_X48_Y15_N38
\REGFILE|registers[31][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][13]~q\);

-- Location: LABCELL_X48_Y16_N51
\REGFILE|registers[23][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[23][13]~feeder_combout\);

-- Location: FF_X48_Y16_N53
\REGFILE|registers[23][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][13]~q\);

-- Location: LABCELL_X48_Y15_N9
\REGFILE|registers[27][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[27][13]~feeder_combout\);

-- Location: FF_X48_Y15_N11
\REGFILE|registers[27][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][13]~q\);

-- Location: LABCELL_X48_Y16_N15
\REGFILE|registers[19][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[19][13]~feeder_combout\);

-- Location: FF_X48_Y16_N17
\REGFILE|registers[19][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][13]~q\);

-- Location: LABCELL_X48_Y17_N54
\REGFILE|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][13]~q\,
	datab => \REGFILE|ALT_INV_registers[23][13]~q\,
	datac => \REGFILE|ALT_INV_registers[27][13]~q\,
	datad => \REGFILE|ALT_INV_registers[19][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~3_combout\);

-- Location: LABCELL_X50_Y16_N39
\REGFILE|registers[20][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[20][13]~feeder_combout\);

-- Location: FF_X50_Y16_N41
\REGFILE|registers[20][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][13]~q\);

-- Location: LABCELL_X50_Y16_N27
\REGFILE|registers[16][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[16][13]~feeder_combout\);

-- Location: FF_X50_Y16_N29
\REGFILE|registers[16][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][13]~q\);

-- Location: LABCELL_X50_Y16_N3
\REGFILE|registers[24][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[24][13]~feeder_combout\);

-- Location: FF_X50_Y16_N5
\REGFILE|registers[24][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][13]~q\);

-- Location: LABCELL_X48_Y17_N42
\REGFILE|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][13]~q\,
	datab => \REGFILE|ALT_INV_registers[20][13]~q\,
	datac => \REGFILE|ALT_INV_registers[16][13]~q\,
	datad => \REGFILE|ALT_INV_registers[24][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~0_combout\);

-- Location: LABCELL_X48_Y14_N15
\REGFILE|registers[25][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[25][13]~feeder_combout\);

-- Location: FF_X48_Y14_N17
\REGFILE|registers[25][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][13]~q\);

-- Location: MLABCELL_X47_Y19_N57
\REGFILE|registers[17][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[17][13]~feeder_combout\);

-- Location: FF_X47_Y19_N59
\REGFILE|registers[17][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][13]~q\);

-- Location: LABCELL_X48_Y14_N42
\REGFILE|registers[21][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[21][13]~feeder_combout\);

-- Location: FF_X48_Y14_N44
\REGFILE|registers[21][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][13]~q\);

-- Location: MLABCELL_X39_Y18_N42
\REGFILE|registers[29][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[29][13]~feeder_combout\);

-- Location: FF_X39_Y18_N44
\REGFILE|registers[29][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][13]~q\);

-- Location: LABCELL_X48_Y17_N0
\REGFILE|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~1_combout\ = ( \REGFILE|registers[29][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[25][13]~q\) ) ) ) # ( 
-- !\REGFILE|registers[29][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[25][13]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \REGFILE|registers[29][13]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[17][13]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[21][13]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[29][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[17][13]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[21][13]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][13]~q\,
	datab => \REGFILE|ALT_INV_registers[17][13]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[21][13]~q\,
	datae => \REGFILE|ALT_INV_registers[29][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~1_combout\);

-- Location: LABCELL_X48_Y17_N24
\REGFILE|registers[22][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[22][13]~feeder_combout\);

-- Location: FF_X48_Y17_N26
\REGFILE|registers[22][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][13]~q\);

-- Location: LABCELL_X48_Y17_N18
\REGFILE|registers[26][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[26][13]~feeder_combout\);

-- Location: FF_X48_Y17_N20
\REGFILE|registers[26][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][13]~q\);

-- Location: LABCELL_X50_Y13_N15
\REGFILE|registers[30][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[30][13]~feeder_combout\);

-- Location: FF_X50_Y13_N17
\REGFILE|registers[30][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][13]~q\);

-- Location: MLABCELL_X47_Y17_N18
\REGFILE|registers[18][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[18][13]~feeder_combout\);

-- Location: FF_X47_Y17_N20
\REGFILE|registers[18][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][13]~q\);

-- Location: LABCELL_X48_Y17_N15
\REGFILE|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][13]~q\,
	datab => \REGFILE|ALT_INV_registers[26][13]~q\,
	datac => \REGFILE|ALT_INV_registers[30][13]~q\,
	datad => \REGFILE|ALT_INV_registers[18][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux18~2_combout\);

-- Location: LABCELL_X48_Y17_N48
\REGFILE|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~4_combout\ = ( \REGFILE|Mux18~1_combout\ & ( \REGFILE|Mux18~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux18~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux18~3_combout\)))) ) ) ) # ( !\REGFILE|Mux18~1_combout\ & ( \REGFILE|Mux18~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux18~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux18~3_combout\))) ) ) ) # ( \REGFILE|Mux18~1_combout\ & ( !\REGFILE|Mux18~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux18~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux18~3_combout\)))) ) ) ) # 
-- ( !\REGFILE|Mux18~1_combout\ & ( !\REGFILE|Mux18~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux18~0_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux18~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux18~3_combout\,
	datad => \REGFILE|ALT_INV_Mux18~0_combout\,
	datae => \REGFILE|ALT_INV_Mux18~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~2_combout\,
	combout => \REGFILE|Mux18~4_combout\);

-- Location: LABCELL_X48_Y13_N45
\REGFILE|registers[7][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[7][13]~feeder_combout\);

-- Location: FF_X48_Y13_N47
\REGFILE|registers[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][13]~q\);

-- Location: LABCELL_X43_Y15_N0
\REGFILE|registers[5][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[5][13]~feeder_combout\);

-- Location: FF_X43_Y15_N2
\REGFILE|registers[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][13]~q\);

-- Location: LABCELL_X43_Y15_N36
\REGFILE|registers[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[6][13]~feeder_combout\);

-- Location: FF_X43_Y15_N38
\REGFILE|registers[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][13]~q\);

-- Location: LABCELL_X43_Y15_N54
\REGFILE|registers[4][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[4][13]~feeder_combout\);

-- Location: FF_X43_Y15_N56
\REGFILE|registers[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][13]~q\);

-- Location: MLABCELL_X47_Y17_N57
\REGFILE|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][13]~q\,
	datab => \REGFILE|ALT_INV_registers[5][13]~q\,
	datac => \REGFILE|ALT_INV_registers[6][13]~q\,
	datad => \REGFILE|ALT_INV_registers[4][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~7_combout\);

-- Location: MLABCELL_X47_Y17_N33
\REGFILE|registers[1][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[1][13]~feeder_combout\);

-- Location: FF_X47_Y17_N35
\REGFILE|registers[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][13]~q\);

-- Location: LABCELL_X48_Y19_N0
\REGFILE|registers[0][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[0][13]~feeder_combout\);

-- Location: FF_X48_Y19_N2
\REGFILE|registers[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][13]~q\);

-- Location: LABCELL_X46_Y13_N9
\REGFILE|registers[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[2][13]~feeder_combout\);

-- Location: FF_X46_Y13_N11
\REGFILE|registers[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][13]~q\);

-- Location: FF_X42_Y17_N35
\REGFILE|registers[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~45_sumout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][13]~q\);

-- Location: MLABCELL_X47_Y17_N3
\REGFILE|Mux18~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][13]~q\,
	datab => \REGFILE|ALT_INV_registers[0][13]~q\,
	datac => \REGFILE|ALT_INV_registers[2][13]~q\,
	datad => \REGFILE|ALT_INV_registers[3][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~8_combout\);

-- Location: LABCELL_X45_Y16_N3
\REGFILE|registers[13][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[13][13]~feeder_combout\);

-- Location: FF_X45_Y16_N5
\REGFILE|registers[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][13]~q\);

-- Location: LABCELL_X45_Y16_N57
\REGFILE|registers[14][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[14][13]~feeder_combout\);

-- Location: FF_X45_Y16_N59
\REGFILE|registers[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][13]~q\);

-- Location: LABCELL_X45_Y20_N39
\REGFILE|registers[12][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][13]~feeder_combout\ = \Add0~45_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[12][13]~feeder_combout\);

-- Location: FF_X45_Y20_N41
\REGFILE|registers[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][13]~q\);

-- Location: MLABCELL_X39_Y14_N39
\REGFILE|registers[15][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][13]~feeder_combout\ = ( \Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~45_sumout\,
	combout => \REGFILE|registers[15][13]~feeder_combout\);

-- Location: FF_X39_Y14_N41
\REGFILE|registers[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][13]~q\);

-- Location: MLABCELL_X47_Y17_N9
\REGFILE|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][13]~q\,
	datab => \REGFILE|ALT_INV_registers[14][13]~q\,
	datac => \REGFILE|ALT_INV_registers[12][13]~q\,
	datad => \REGFILE|ALT_INV_registers[15][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux18~6_combout\);

-- Location: MLABCELL_X47_Y17_N21
\REGFILE|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~9_combout\ = ( \REGFILE|Mux18~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux18~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux18~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux18~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux18~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux18~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux18~7_combout\,
	datad => \REGFILE|ALT_INV_Mux18~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~6_combout\,
	combout => \REGFILE|Mux18~9_combout\);

-- Location: MLABCELL_X34_Y15_N12
\REGFILE|Mux18~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux18~10_combout\ = ( \REGFILE|Mux18~4_combout\ & ( \REGFILE|Mux18~9_combout\ & ( ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux18~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux18~4_combout\ & ( 
-- \REGFILE|Mux18~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux18~5_combout\))) ) ) ) # ( \REGFILE|Mux18~4_combout\ & ( !\REGFILE|Mux18~9_combout\ & ( ((\REGFILE|Mux0~0_combout\ & 
-- \REGFILE|Mux18~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux18~4_combout\ & ( !\REGFILE|Mux18~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux0~0_combout\ & 
-- \REGFILE|Mux18~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100001100110011111111000000110011001111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux0~0_combout\,
	datad => \REGFILE|ALT_INV_Mux18~5_combout\,
	datae => \REGFILE|ALT_INV_Mux18~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux18~9_combout\,
	combout => \REGFILE|Mux18~10_combout\);

-- Location: MLABCELL_X47_Y17_N54
\inputALU[13]~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~149_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][13]~q\,
	datab => \REGFILE|ALT_INV_registers[5][13]~q\,
	datac => \REGFILE|ALT_INV_registers[4][13]~q\,
	datad => \REGFILE|ALT_INV_registers[6][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[13]~149_combout\);

-- Location: MLABCELL_X47_Y17_N12
\inputALU[13]~150\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~150_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][13]~q\,
	datab => \REGFILE|ALT_INV_registers[10][13]~q\,
	datac => \REGFILE|ALT_INV_registers[8][13]~q\,
	datad => \REGFILE|ALT_INV_registers[9][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[13]~150_combout\);

-- Location: MLABCELL_X47_Y17_N0
\inputALU[13]~148\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~148_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][13]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][13]~q\,
	datab => \REGFILE|ALT_INV_registers[0][13]~q\,
	datac => \REGFILE|ALT_INV_registers[3][13]~q\,
	datad => \REGFILE|ALT_INV_registers[2][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[13]~148_combout\);

-- Location: MLABCELL_X47_Y17_N6
\inputALU[13]~151\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~151_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][13]~q\,
	datab => \REGFILE|ALT_INV_registers[14][13]~q\,
	datac => \REGFILE|ALT_INV_registers[15][13]~q\,
	datad => \REGFILE|ALT_INV_registers[12][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[13]~151_combout\);

-- Location: MLABCELL_X47_Y17_N42
\inputALU[13]~152\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~152_combout\ = ( \inputALU[13]~148_combout\ & ( \inputALU[13]~151_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\inputALU[13]~149_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[13]~150_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\inputALU[13]~148_combout\ & ( \inputALU[13]~151_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[13]~149_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[13]~150_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \inputALU[13]~148_combout\ & ( !\inputALU[13]~151_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- ((\inputALU[13]~149_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[13]~150_combout\)))) ) ) ) # ( !\inputALU[13]~148_combout\ & ( 
-- !\inputALU[13]~151_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[13]~149_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[13]~150_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[13]~149_combout\,
	datad => \ALT_INV_inputALU[13]~150_combout\,
	datae => \ALT_INV_inputALU[13]~148_combout\,
	dataf => \ALT_INV_inputALU[13]~151_combout\,
	combout => \inputALU[13]~152_combout\);

-- Location: MLABCELL_X47_Y17_N30
\inputALU[13]~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~365_combout\ = ( \inputALU[13]~152_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[13]~147_combout\) ) ) # ( !\inputALU[13]~152_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[13]~147_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[13]~147_combout\,
	dataf => \ALT_INV_inputALU[13]~152_combout\,
	combout => \inputALU[13]~365_combout\);

-- Location: LABCELL_X37_Y15_N39
\ALU|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~49_sumout\ = SUM(( \REGFILE|Mux19~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[12]~364_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))))) ) + ( 
-- \ALU|Add0~46\ ))
-- \ALU|Add0~50\ = CARRY(( \REGFILE|Mux19~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[12]~364_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))))) ) + ( 
-- \ALU|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datad => \REGFILE|ALT_INV_Mux19~10_combout\,
	dataf => \ALT_INV_inputALU[12]~364_combout\,
	cin => \ALU|Add0~46\,
	sumout => \ALU|Add0~49_sumout\,
	cout => \ALU|Add0~50\);

-- Location: LABCELL_X37_Y15_N42
\ALU|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~53_sumout\ = SUM(( \REGFILE|Mux18~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[13]~365_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))))) ) + ( 
-- \ALU|Add0~50\ ))
-- \ALU|Add0~54\ = CARRY(( \REGFILE|Mux18~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[13]~365_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))))) ) + ( 
-- \ALU|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datad => \REGFILE|ALT_INV_Mux18~10_combout\,
	dataf => \ALT_INV_inputALU[13]~365_combout\,
	cin => \ALU|Add0~50\,
	sumout => \ALU|Add0~53_sumout\,
	cout => \ALU|Add0~54\);

-- Location: LABCELL_X31_Y18_N48
\ALU|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~4_combout\ = ( !\CONTROL|ALUControl\(1) & ( (\CONTROL|ALUControl\(0) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \CONTROL|ALT_INV_ALUControl\(1),
	combout => \ALU|Mux27~4_combout\);

-- Location: LABCELL_X40_Y12_N24
\REGFILE|registers[3][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[3][30]~feeder_combout\);

-- Location: MLABCELL_X28_Y14_N9
\ALU|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~4_combout\ = ( \CONTROL|ALUControl\(3) & ( \CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(1)) # (!\CONTROL|ALUControl\(2)) ) ) ) # ( \CONTROL|ALUControl\(3) & ( !\CONTROL|ALUControl\(0) & ( !\CONTROL|ALUControl\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux1~4_combout\);

-- Location: LABCELL_X40_Y12_N36
\REGFILE|registers[6][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[6][30]~feeder_combout\);

-- Location: FF_X40_Y12_N38
\REGFILE|registers[6][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][30]~q\);

-- Location: FF_X42_Y16_N26
\REGFILE|registers[7][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~113_sumout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][30]~q\);

-- Location: LABCELL_X40_Y12_N6
\REGFILE|registers[5][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[5][30]~feeder_combout\);

-- Location: FF_X40_Y12_N8
\REGFILE|registers[5][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][30]~q\);

-- Location: MLABCELL_X28_Y12_N24
\REGFILE|registers[4][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[4][30]~feeder_combout\);

-- Location: FF_X28_Y12_N26
\REGFILE|registers[4][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][30]~q\);

-- Location: LABCELL_X40_Y12_N21
\REGFILE|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][30]~q\,
	datab => \REGFILE|ALT_INV_registers[7][30]~q\,
	datac => \REGFILE|ALT_INV_registers[5][30]~q\,
	datad => \REGFILE|ALT_INV_registers[4][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux1~8_combout\);

-- Location: LABCELL_X35_Y12_N6
\REGFILE|registers[10][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[10][30]~feeder_combout\);

-- Location: FF_X35_Y12_N8
\REGFILE|registers[10][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][30]~q\);

-- Location: LABCELL_X35_Y12_N54
\REGFILE|registers[8][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[8][30]~feeder_combout\);

-- Location: FF_X35_Y12_N56
\REGFILE|registers[8][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][30]~q\);

-- Location: LABCELL_X31_Y12_N6
\REGFILE|registers[11][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[11][30]~feeder_combout\);

-- Location: FF_X31_Y12_N8
\REGFILE|registers[11][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][30]~q\);

-- Location: LABCELL_X35_Y12_N12
\REGFILE|registers[9][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[9][30]~feeder_combout\);

-- Location: FF_X35_Y12_N14
\REGFILE|registers[9][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][30]~q\);

-- Location: LABCELL_X40_Y12_N12
\REGFILE|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][30]~q\,
	datab => \REGFILE|ALT_INV_registers[8][30]~q\,
	datac => \REGFILE|ALT_INV_registers[11][30]~q\,
	datad => \REGFILE|ALT_INV_registers[9][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux1~5_combout\);

-- Location: LABCELL_X30_Y12_N27
\REGFILE|registers[15][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[15][30]~feeder_combout\);

-- Location: FF_X30_Y12_N29
\REGFILE|registers[15][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][30]~q\);

-- Location: MLABCELL_X34_Y12_N36
\REGFILE|registers[14][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[14][30]~feeder_combout\);

-- Location: FF_X34_Y12_N38
\REGFILE|registers[14][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][30]~q\);

-- Location: MLABCELL_X34_Y12_N33
\REGFILE|registers[13][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[13][30]~feeder_combout\);

-- Location: FF_X34_Y12_N35
\REGFILE|registers[13][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][30]~q\);

-- Location: MLABCELL_X34_Y12_N48
\REGFILE|registers[12][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[12][30]~feeder_combout\);

-- Location: FF_X34_Y12_N50
\REGFILE|registers[12][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][30]~q\);

-- Location: LABCELL_X40_Y12_N48
\REGFILE|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~7_combout\ = ( \REGFILE|registers[12][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][30]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][30]~q\)) ) ) ) # ( !\REGFILE|registers[12][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & ((\REGFILE|registers[14][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][30]~q\)) ) ) ) # ( \REGFILE|registers[12][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[13][30]~q\) ) ) ) # ( !\REGFILE|registers[12][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & \REGFILE|registers[13][30]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][30]~q\,
	datab => \REGFILE|ALT_INV_registers[14][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[13][30]~q\,
	datae => \REGFILE|ALT_INV_registers[12][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux1~7_combout\);

-- Location: LABCELL_X43_Y14_N36
\REGFILE|registers[1][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[1][30]~feeder_combout\);

-- Location: FF_X43_Y14_N38
\REGFILE|registers[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][30]~q\);

-- Location: LABCELL_X43_Y14_N24
\REGFILE|registers[0][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[0][30]~feeder_combout\);

-- Location: FF_X43_Y14_N26
\REGFILE|registers[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][30]~q\);

-- Location: LABCELL_X30_Y12_N18
\REGFILE|registers[2][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[2][30]~feeder_combout\);

-- Location: FF_X30_Y12_N20
\REGFILE|registers[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][30]~q\);

-- Location: LABCELL_X40_Y12_N30
\REGFILE|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][30]~q\,
	datab => \REGFILE|ALT_INV_registers[0][30]~q\,
	datac => \REGFILE|ALT_INV_registers[3][30]~q\,
	datad => \REGFILE|ALT_INV_registers[2][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux1~6_combout\);

-- Location: LABCELL_X40_Y12_N0
\REGFILE|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|Mux1~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux1~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux1~7_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|Mux1~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # 
-- (\REGFILE|Mux1~5_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|Mux1~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux1~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux1~7_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|Mux1~6_combout\ & ( (\REGFILE|Mux1~5_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010000111111111111001100110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux1~8_combout\,
	datab => \REGFILE|ALT_INV_Mux1~5_combout\,
	datac => \REGFILE|ALT_INV_Mux1~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux1~6_combout\,
	combout => \REGFILE|Mux1~9_combout\);

-- Location: LABCELL_X29_Y13_N24
\REGFILE|registers[21][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[21][30]~feeder_combout\);

-- Location: FF_X29_Y13_N26
\REGFILE|registers[21][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][30]~q\);

-- Location: LABCELL_X29_Y13_N18
\REGFILE|registers[25][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[25][30]~feeder_combout\);

-- Location: FF_X29_Y13_N20
\REGFILE|registers[25][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][30]~q\);

-- Location: LABCELL_X43_Y20_N54
\REGFILE|registers[29][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[29][30]~feeder_combout\);

-- Location: FF_X43_Y20_N56
\REGFILE|registers[29][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][30]~q\);

-- Location: LABCELL_X29_Y13_N30
\REGFILE|registers[17][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[17][30]~feeder_combout\);

-- Location: FF_X29_Y13_N32
\REGFILE|registers[17][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][30]~q\);

-- Location: LABCELL_X40_Y11_N54
\REGFILE|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~1_combout\ = ( \REGFILE|registers[29][30]~q\ & ( \REGFILE|registers[17][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[25][30]~q\)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|registers[21][30]~q\))) ) ) ) # ( !\REGFILE|registers[29][30]~q\ & ( \REGFILE|registers[17][30]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[25][30]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[21][30]~q\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \REGFILE|registers[29][30]~q\ & ( !\REGFILE|registers[17][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|registers[25][30]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|registers[21][30]~q\))) ) ) ) # ( 
-- !\REGFILE|registers[29][30]~q\ & ( !\REGFILE|registers[17][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|registers[25][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[21][30]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][30]~q\,
	datab => \REGFILE|ALT_INV_registers[25][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[29][30]~q\,
	dataf => \REGFILE|ALT_INV_registers[17][30]~q\,
	combout => \REGFILE|Mux1~1_combout\);

-- Location: MLABCELL_X39_Y9_N12
\REGFILE|registers[27][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[27][30]~feeder_combout\);

-- Location: FF_X39_Y9_N14
\REGFILE|registers[27][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][30]~q\);

-- Location: LABCELL_X43_Y12_N57
\REGFILE|registers[23][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[23][30]~feeder_combout\);

-- Location: FF_X43_Y12_N59
\REGFILE|registers[23][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][30]~q\);

-- Location: MLABCELL_X39_Y9_N42
\REGFILE|registers[19][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[19][30]~feeder_combout\);

-- Location: FF_X39_Y9_N44
\REGFILE|registers[19][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][30]~q\);

-- Location: MLABCELL_X39_Y11_N33
\REGFILE|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][30]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][30]~q\,
	datab => \REGFILE|ALT_INV_registers[27][30]~q\,
	datac => \REGFILE|ALT_INV_registers[23][30]~q\,
	datad => \REGFILE|ALT_INV_registers[19][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux1~3_combout\);

-- Location: LABCELL_X43_Y20_N24
\REGFILE|registers[18][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[18][30]~feeder_combout\);

-- Location: FF_X43_Y20_N26
\REGFILE|registers[18][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][30]~q\);

-- Location: LABCELL_X45_Y11_N36
\REGFILE|registers[22][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[22][30]~feeder_combout\);

-- Location: FF_X45_Y11_N38
\REGFILE|registers[22][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][30]~q\);

-- Location: LABCELL_X40_Y10_N39
\REGFILE|registers[30][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][30]~feeder_combout\ = \Add0~113_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[30][30]~feeder_combout\);

-- Location: FF_X40_Y10_N41
\REGFILE|registers[30][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][30]~q\);

-- Location: LABCELL_X43_Y11_N6
\REGFILE|registers[26][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[26][30]~feeder_combout\);

-- Location: FF_X43_Y11_N8
\REGFILE|registers[26][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][30]~q\);

-- Location: LABCELL_X40_Y11_N0
\REGFILE|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][30]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][30]~q\,
	datab => \REGFILE|ALT_INV_registers[22][30]~q\,
	datac => \REGFILE|ALT_INV_registers[30][30]~q\,
	datad => \REGFILE|ALT_INV_registers[26][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux1~2_combout\);

-- Location: LABCELL_X40_Y11_N36
\REGFILE|registers[24][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[24][30]~feeder_combout\);

-- Location: FF_X40_Y11_N38
\REGFILE|registers[24][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][30]~q\);

-- Location: LABCELL_X40_Y11_N12
\REGFILE|registers[16][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[16][30]~feeder_combout\);

-- Location: FF_X40_Y11_N14
\REGFILE|registers[16][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][30]~q\);

-- Location: LABCELL_X43_Y11_N51
\REGFILE|registers[28][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[28][30]~feeder_combout\);

-- Location: FF_X43_Y11_N53
\REGFILE|registers[28][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][30]~q\);

-- Location: LABCELL_X40_Y11_N42
\REGFILE|registers[20][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[20][30]~feeder_combout\);

-- Location: FF_X40_Y11_N44
\REGFILE|registers[20][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][30]~q\);

-- Location: LABCELL_X40_Y11_N48
\REGFILE|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][30]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][30]~q\,
	datab => \REGFILE|ALT_INV_registers[16][30]~q\,
	datac => \REGFILE|ALT_INV_registers[28][30]~q\,
	datad => \REGFILE|ALT_INV_registers[20][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux1~0_combout\);

-- Location: LABCELL_X40_Y11_N18
\REGFILE|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~4_combout\ = ( \REGFILE|Mux1~2_combout\ & ( \REGFILE|Mux1~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux1~3_combout\)))) ) ) ) # ( !\REGFILE|Mux1~2_combout\ & ( \REGFILE|Mux1~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux1~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux1~3_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REGFILE|Mux1~2_combout\ & ( !\REGFILE|Mux1~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux1~3_combout\)))) ) ) ) # ( !\REGFILE|Mux1~2_combout\ & ( !\REGFILE|Mux1~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux1~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux1~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux1~1_combout\,
	datab => \REGFILE|ALT_INV_Mux1~3_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux1~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux1~0_combout\,
	combout => \REGFILE|Mux1~4_combout\);

-- Location: LABCELL_X40_Y12_N9
\REGFILE|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux1~10_combout\ = ( \REGFILE|Mux1~4_combout\ & ( (\REGFILE|Mux1~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REGFILE|Mux1~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux1~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux1~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux1~4_combout\,
	combout => \REGFILE|Mux1~10_combout\);

-- Location: LABCELL_X43_Y15_N45
\REGFILE|registers[5][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[5][14]~feeder_combout\);

-- Location: LABCELL_X51_Y15_N45
\REGFILE|registers[31][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[31][14]~feeder_combout\);

-- Location: FF_X51_Y15_N47
\REGFILE|registers[31][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][14]~q\);

-- Location: LABCELL_X48_Y15_N45
\REGFILE|registers[23][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][14]~feeder_combout\ = \Add0~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[23][14]~feeder_combout\);

-- Location: FF_X48_Y15_N47
\REGFILE|registers[23][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][14]~q\);

-- Location: LABCELL_X51_Y19_N24
\REGFILE|registers[19][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[19][14]~feeder_combout\);

-- Location: FF_X51_Y19_N26
\REGFILE|registers[19][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][14]~q\);

-- Location: LABCELL_X48_Y15_N33
\REGFILE|registers[27][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[27][14]~feeder_combout\);

-- Location: FF_X48_Y15_N35
\REGFILE|registers[27][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][14]~q\);

-- Location: LABCELL_X50_Y15_N54
\inputALU[14]~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~157_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][14]~q\,
	datab => \REGFILE|ALT_INV_registers[23][14]~q\,
	datac => \REGFILE|ALT_INV_registers[19][14]~q\,
	datad => \REGFILE|ALT_INV_registers[27][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[14]~157_combout\);

-- Location: LABCELL_X50_Y13_N9
\REGFILE|registers[21][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][14]~feeder_combout\ = \Add0~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[21][14]~feeder_combout\);

-- Location: FF_X50_Y13_N11
\REGFILE|registers[21][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][14]~q\);

-- Location: LABCELL_X50_Y15_N30
\REGFILE|registers[17][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[17][14]~feeder_combout\);

-- Location: FF_X50_Y15_N32
\REGFILE|registers[17][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][14]~q\);

-- Location: LABCELL_X51_Y16_N24
\REGFILE|registers[29][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[29][14]~feeder_combout\);

-- Location: FF_X51_Y16_N26
\REGFILE|registers[29][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][14]~q\);

-- Location: LABCELL_X51_Y16_N6
\REGFILE|registers[25][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[25][14]~feeder_combout\);

-- Location: FF_X51_Y16_N8
\REGFILE|registers[25][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][14]~q\);

-- Location: LABCELL_X50_Y15_N6
\inputALU[14]~155\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~155_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][14]~q\,
	datab => \REGFILE|ALT_INV_registers[17][14]~q\,
	datac => \REGFILE|ALT_INV_registers[29][14]~q\,
	datad => \REGFILE|ALT_INV_registers[25][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[14]~155_combout\);

-- Location: LABCELL_X51_Y17_N24
\REGFILE|registers[22][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[22][14]~feeder_combout\);

-- Location: FF_X51_Y17_N26
\REGFILE|registers[22][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][14]~q\);

-- Location: LABCELL_X51_Y17_N6
\REGFILE|registers[26][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[26][14]~feeder_combout\);

-- Location: FF_X51_Y17_N8
\REGFILE|registers[26][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][14]~q\);

-- Location: LABCELL_X51_Y16_N57
\REGFILE|registers[18][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[18][14]~feeder_combout\);

-- Location: FF_X51_Y16_N59
\REGFILE|registers[18][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][14]~q\);

-- Location: LABCELL_X50_Y13_N42
\REGFILE|registers[30][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][14]~feeder_combout\ = \Add0~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[30][14]~feeder_combout\);

-- Location: FF_X50_Y13_N44
\REGFILE|registers[30][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][14]~q\);

-- Location: LABCELL_X51_Y17_N30
\inputALU[14]~156\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~156_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][14]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[22][14]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[30][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[18][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[26][14]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[30][14]~q\ & ( (\REGFILE|registers[22][14]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[30][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[18][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\REGFILE|registers[26][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010000000000001111001100110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][14]~q\,
	datab => \REGFILE|ALT_INV_registers[26][14]~q\,
	datac => \REGFILE|ALT_INV_registers[18][14]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[30][14]~q\,
	combout => \inputALU[14]~156_combout\);

-- Location: LABCELL_X50_Y15_N18
\REGFILE|registers[20][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[20][14]~feeder_combout\);

-- Location: FF_X50_Y15_N20
\REGFILE|registers[20][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][14]~q\);

-- Location: LABCELL_X50_Y15_N12
\REGFILE|registers[16][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[16][14]~feeder_combout\);

-- Location: FF_X50_Y15_N14
\REGFILE|registers[16][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][14]~q\);

-- Location: LABCELL_X51_Y17_N45
\REGFILE|registers[28][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[28][14]~feeder_combout\);

-- Location: FF_X51_Y17_N47
\REGFILE|registers[28][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][14]~q\);

-- Location: LABCELL_X50_Y16_N12
\REGFILE|registers[24][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[24][14]~feeder_combout\);

-- Location: FF_X50_Y16_N14
\REGFILE|registers[24][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][14]~q\);

-- Location: LABCELL_X50_Y15_N48
\inputALU[14]~154\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~154_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][14]~q\,
	datab => \REGFILE|ALT_INV_registers[16][14]~q\,
	datac => \REGFILE|ALT_INV_registers[28][14]~q\,
	datad => \REGFILE|ALT_INV_registers[24][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[14]~154_combout\);

-- Location: LABCELL_X50_Y15_N42
\inputALU[14]~158\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~158_combout\ = ( \inputALU[14]~156_combout\ & ( \inputALU[14]~154_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[14]~155_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[14]~157_combout\))) ) ) ) # ( !\inputALU[14]~156_combout\ & ( \inputALU[14]~154_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[14]~155_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[14]~157_combout\)))) ) ) ) # ( \inputALU[14]~156_combout\ & ( !\inputALU[14]~154_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[14]~155_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[14]~157_combout\)))) ) ) ) # ( !\inputALU[14]~156_combout\ & ( !\inputALU[14]~154_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[14]~155_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[14]~157_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[14]~157_combout\,
	datad => \ALT_INV_inputALU[14]~155_combout\,
	datae => \ALT_INV_inputALU[14]~156_combout\,
	dataf => \ALT_INV_inputALU[14]~154_combout\,
	combout => \inputALU[14]~158_combout\);

-- Location: LABCELL_X40_Y15_N0
\inputALU[14]~366\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~366_combout\ = ( \inputALU[14]~158_combout\ & ( \inputALU[14]~163_combout\ ) ) # ( !\inputALU[14]~158_combout\ & ( \inputALU[14]~163_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \inputALU[14]~158_combout\ & 
-- ( !\inputALU[14]~163_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ALT_INV_inputALU[14]~158_combout\,
	dataf => \ALT_INV_inputALU[14]~163_combout\,
	combout => \inputALU[14]~366_combout\);

-- Location: LABCELL_X37_Y15_N45
\ALU|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~57_sumout\ = SUM(( \REGFILE|Mux17~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[14]~366_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) ) + ( 
-- \ALU|Add0~54\ ))
-- \ALU|Add0~58\ = CARRY(( \REGFILE|Mux17~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[14]~366_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) ) + ( 
-- \ALU|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \ALT_INV_inputALU[14]~366_combout\,
	cin => \ALU|Add0~54\,
	sumout => \ALU|Add0~57_sumout\,
	cout => \ALU|Add0~58\);

-- Location: LABCELL_X30_Y17_N0
\ALU|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~2_combout\ = ( \inputALU[30]~340_combout\ & ( (\ALU|Mux27~4_combout\ & (((\ALU|ShiftLeft0~2_combout\ & \ALU|ShiftLeft0~0_combout\)) # (\inputALU[31]~351_combout\))) ) ) # ( !\inputALU[30]~340_combout\ & ( (\ALU|Mux27~4_combout\ & 
-- (\inputALU[31]~351_combout\ & ((!\ALU|ShiftLeft0~2_combout\) # (!\ALU|ShiftLeft0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000100000001010000010000000101000101010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~4_combout\,
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ALT_INV_inputALU[30]~340_combout\,
	combout => \ALU|Mux17~2_combout\);

-- Location: LABCELL_X31_Y15_N12
\inputALU[12]~142\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[12]~142_combout\ = ( \inputALU[12]~136_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[12]~141_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))) ) ) # ( !\inputALU[12]~136_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \inputALU[12]~141_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[12]~141_combout\,
	datad => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[12]~136_combout\,
	combout => \inputALU[12]~142_combout\);

-- Location: LABCELL_X31_Y15_N54
\REGFILE|registers[16][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[16][11]~feeder_combout\);

-- Location: MLABCELL_X28_Y15_N18
\ALU|Mux27~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~11_combout\ = ( !\CONTROL|ALUControl\(2) & ( (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(3) & !\CONTROL|ALUControl\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \CONTROL|ALT_INV_ALUControl\(3),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	combout => \ALU|Mux27~11_combout\);

-- Location: MLABCELL_X28_Y15_N0
\ALU|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~6_combout\ = ( \ALU|Mux30~13_combout\ & ( \ALU|Mux30~14_combout\ & ( (!\ALU|Mux27~11_combout\ & (!\REGFILE|Mux20~10_combout\ $ (!\inputALU[11]~131_combout\))) ) ) ) # ( !\ALU|Mux30~13_combout\ & ( \ALU|Mux30~14_combout\ & ( 
-- (!\REGFILE|Mux20~10_combout\ & ((!\ALU|Mux27~11_combout\) # (!\inputALU[11]~131_combout\))) # (\REGFILE|Mux20~10_combout\ & (!\ALU|Mux27~11_combout\ & !\inputALU[11]~131_combout\)) ) ) ) # ( \ALU|Mux30~13_combout\ & ( !\ALU|Mux30~14_combout\ & ( 
-- (!\ALU|Mux27~11_combout\ & ((\inputALU[11]~131_combout\) # (\REGFILE|Mux20~10_combout\))) ) ) ) # ( !\ALU|Mux30~13_combout\ & ( !\ALU|Mux30~14_combout\ & ( (!\ALU|Mux27~11_combout\) # ((!\REGFILE|Mux20~10_combout\ & !\inputALU[11]~131_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000010100001111000011111010101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux20~10_combout\,
	datac => \ALU|ALT_INV_Mux27~11_combout\,
	datad => \ALT_INV_inputALU[11]~131_combout\,
	datae => \ALU|ALT_INV_Mux30~13_combout\,
	dataf => \ALU|ALT_INV_Mux30~14_combout\,
	combout => \ALU|Mux20~6_combout\);

-- Location: LABCELL_X43_Y15_N9
\REGFILE|registers[6][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[6][11]~feeder_combout\);

-- Location: FF_X43_Y15_N11
\REGFILE|registers[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][11]~q\);

-- Location: LABCELL_X42_Y15_N45
\REGFILE|registers[5][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[5][11]~feeder_combout\);

-- Location: FF_X42_Y15_N47
\REGFILE|registers[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][11]~q\);

-- Location: LABCELL_X43_Y12_N15
\REGFILE|registers[4][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[4][11]~feeder_combout\);

-- Location: FF_X43_Y12_N17
\REGFILE|registers[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][11]~q\);

-- Location: LABCELL_X46_Y13_N57
\REGFILE|registers[7][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[7][11]~feeder_combout\);

-- Location: FF_X46_Y13_N59
\REGFILE|registers[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][11]~q\);

-- Location: LABCELL_X42_Y15_N6
\inputALU[11]~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~127_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][11]~q\,
	datab => \REGFILE|ALT_INV_registers[5][11]~q\,
	datac => \REGFILE|ALT_INV_registers[4][11]~q\,
	datad => \REGFILE|ALT_INV_registers[7][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[11]~127_combout\);

-- Location: LABCELL_X45_Y17_N33
\REGFILE|registers[1][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[1][11]~feeder_combout\);

-- Location: FF_X45_Y17_N35
\REGFILE|registers[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][11]~q\);

-- Location: FF_X42_Y17_N29
\REGFILE|registers[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~37_sumout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][11]~q\);

-- Location: LABCELL_X46_Y13_N27
\REGFILE|registers[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[2][11]~feeder_combout\);

-- Location: FF_X46_Y13_N29
\REGFILE|registers[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][11]~q\);

-- Location: LABCELL_X48_Y19_N45
\REGFILE|registers[0][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[0][11]~feeder_combout\);

-- Location: FF_X48_Y19_N47
\REGFILE|registers[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][11]~q\);

-- Location: LABCELL_X42_Y15_N30
\inputALU[11]~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~126_combout\ = ( \REGFILE|registers[2][11]~q\ & ( \REGFILE|registers[0][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][11]~q\)))) ) ) ) # ( !\REGFILE|registers[2][11]~q\ & ( \REGFILE|registers[0][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][11]~q\))))) ) ) ) # ( \REGFILE|registers[2][11]~q\ & ( !\REGFILE|registers[0][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][11]~q\))))) ) ) ) # ( !\REGFILE|registers[2][11]~q\ & ( !\REGFILE|registers[0][11]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][11]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[3][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[2][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][11]~q\,
	combout => \inputALU[11]~126_combout\);

-- Location: MLABCELL_X52_Y15_N24
\REGFILE|registers[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[8][11]~feeder_combout\);

-- Location: FF_X52_Y15_N26
\REGFILE|registers[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][11]~q\);

-- Location: LABCELL_X48_Y19_N54
\REGFILE|registers[11][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[11][11]~feeder_combout\);

-- Location: FF_X48_Y19_N56
\REGFILE|registers[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][11]~q\);

-- Location: MLABCELL_X52_Y15_N3
\REGFILE|registers[10][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[10][11]~feeder_combout\);

-- Location: FF_X52_Y15_N5
\REGFILE|registers[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][11]~q\);

-- Location: LABCELL_X42_Y15_N36
\inputALU[11]~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~128_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][11]~q\,
	datab => \REGFILE|ALT_INV_registers[8][11]~q\,
	datac => \REGFILE|ALT_INV_registers[11][11]~q\,
	datad => \REGFILE|ALT_INV_registers[10][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[11]~128_combout\);

-- Location: LABCELL_X40_Y15_N54
\REGFILE|registers[15][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[15][11]~feeder_combout\);

-- Location: FF_X40_Y15_N56
\REGFILE|registers[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][11]~q\);

-- Location: LABCELL_X42_Y11_N39
\REGFILE|registers[12][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[12][11]~feeder_combout\);

-- Location: FF_X42_Y11_N41
\REGFILE|registers[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][11]~q\);

-- Location: LABCELL_X45_Y16_N21
\REGFILE|registers[13][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[13][11]~feeder_combout\);

-- Location: FF_X45_Y16_N23
\REGFILE|registers[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][11]~q\);

-- Location: LABCELL_X45_Y16_N30
\REGFILE|registers[14][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[14][11]~feeder_combout\);

-- Location: FF_X45_Y16_N32
\REGFILE|registers[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][11]~q\);

-- Location: LABCELL_X42_Y15_N18
\inputALU[11]~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~129_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][11]~q\,
	datab => \REGFILE|ALT_INV_registers[12][11]~q\,
	datac => \REGFILE|ALT_INV_registers[13][11]~q\,
	datad => \REGFILE|ALT_INV_registers[14][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[11]~129_combout\);

-- Location: LABCELL_X42_Y15_N54
\inputALU[11]~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~130_combout\ = ( \inputALU[11]~128_combout\ & ( \inputALU[11]~129_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[11]~126_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[11]~127_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[11]~128_combout\ & ( \inputALU[11]~129_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \inputALU[11]~126_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\inputALU[11]~127_combout\))) ) ) ) # 
-- ( \inputALU[11]~128_combout\ & ( !\inputALU[11]~129_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[11]~126_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[11]~127_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\inputALU[11]~128_combout\ & ( !\inputALU[11]~129_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[11]~126_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[11]~127_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ALT_INV_inputALU[11]~127_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ALT_INV_inputALU[11]~126_combout\,
	datae => \ALT_INV_inputALU[11]~128_combout\,
	dataf => \ALT_INV_inputALU[11]~129_combout\,
	combout => \inputALU[11]~130_combout\);

-- Location: LABCELL_X42_Y15_N42
\inputALU[11]~363\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~363_combout\ = ( \inputALU[11]~125_combout\ & ( (\inputALU[11]~130_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[11]~125_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[11]~130_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[11]~130_combout\,
	dataf => \ALT_INV_inputALU[11]~125_combout\,
	combout => \inputALU[11]~363_combout\);

-- Location: MLABCELL_X39_Y10_N39
\REGFILE|registers[1][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[1][10]~feeder_combout\);

-- Location: LABCELL_X37_Y16_N9
\ALU|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~8_combout\ = ( \CONTROL|ALUControl\(1) & ( (!\REGFILE|Mux27~10_combout\ & (\CONTROL|ALUControl\(0) & !\REGFILE|Mux26~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(1),
	combout => \ALU|Mux27~8_combout\);

-- Location: LABCELL_X43_Y13_N48
\REGFILE|registers[11][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[11][10]~feeder_combout\);

-- Location: FF_X43_Y13_N50
\REGFILE|registers[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][10]~q\);

-- Location: LABCELL_X43_Y13_N12
\REGFILE|registers[9][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[9][10]~feeder_combout\);

-- Location: FF_X43_Y13_N14
\REGFILE|registers[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][10]~q\);

-- Location: LABCELL_X42_Y23_N18
\REGFILE|registers[8][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[8][10]~feeder_combout\);

-- Location: FF_X42_Y23_N20
\REGFILE|registers[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][10]~q\);

-- Location: LABCELL_X43_Y13_N24
\REGFILE|registers[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[10][10]~feeder_combout\);

-- Location: FF_X43_Y13_N26
\REGFILE|registers[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][10]~q\);

-- Location: LABCELL_X43_Y13_N9
\REGFILE|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][10]~q\,
	datab => \REGFILE|ALT_INV_registers[9][10]~q\,
	datac => \REGFILE|ALT_INV_registers[8][10]~q\,
	datad => \REGFILE|ALT_INV_registers[10][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux21~5_combout\);

-- Location: FF_X42_Y17_N26
\REGFILE|registers[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~33_sumout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][10]~q\);

-- Location: LABCELL_X36_Y9_N33
\REGFILE|registers[0][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[0][10]~feeder_combout\);

-- Location: FF_X36_Y9_N35
\REGFILE|registers[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][10]~q\);

-- Location: LABCELL_X46_Y13_N48
\REGFILE|registers[2][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[2][10]~feeder_combout\);

-- Location: FF_X46_Y13_N50
\REGFILE|registers[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][10]~q\);

-- Location: LABCELL_X42_Y13_N42
\REGFILE|Mux21~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][10]~q\,
	datab => \REGFILE|ALT_INV_registers[3][10]~q\,
	datac => \REGFILE|ALT_INV_registers[0][10]~q\,
	datad => \REGFILE|ALT_INV_registers[2][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux21~8_combout\);

-- Location: LABCELL_X42_Y11_N27
\REGFILE|registers[14][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[14][10]~feeder_combout\);

-- Location: FF_X42_Y11_N29
\REGFILE|registers[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][10]~q\);

-- Location: LABCELL_X42_Y11_N6
\REGFILE|registers[12][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[12][10]~feeder_combout\);

-- Location: FF_X42_Y11_N8
\REGFILE|registers[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][10]~q\);

-- Location: LABCELL_X42_Y11_N54
\REGFILE|registers[13][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[13][10]~feeder_combout\);

-- Location: FF_X42_Y11_N56
\REGFILE|registers[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][10]~q\);

-- Location: MLABCELL_X39_Y14_N24
\REGFILE|registers[15][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[15][10]~feeder_combout\);

-- Location: FF_X39_Y14_N26
\REGFILE|registers[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][10]~q\);

-- Location: LABCELL_X42_Y11_N42
\REGFILE|Mux21~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][10]~q\,
	datab => \REGFILE|ALT_INV_registers[12][10]~q\,
	datac => \REGFILE|ALT_INV_registers[13][10]~q\,
	datad => \REGFILE|ALT_INV_registers[15][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux21~6_combout\);

-- Location: LABCELL_X36_Y9_N48
\REGFILE|registers[7][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[7][10]~feeder_combout\);

-- Location: FF_X36_Y9_N50
\REGFILE|registers[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][10]~q\);

-- Location: LABCELL_X42_Y9_N42
\REGFILE|registers[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[4][10]~feeder_combout\);

-- Location: FF_X42_Y9_N44
\REGFILE|registers[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][10]~q\);

-- Location: LABCELL_X43_Y15_N24
\REGFILE|registers[5][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[5][10]~feeder_combout\);

-- Location: FF_X43_Y15_N26
\REGFILE|registers[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][10]~q\);

-- Location: MLABCELL_X39_Y15_N33
\REGFILE|registers[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[6][10]~feeder_combout\);

-- Location: FF_X39_Y15_N35
\REGFILE|registers[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][10]~q\);

-- Location: LABCELL_X42_Y9_N33
\REGFILE|Mux21~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~7_combout\ = ( \REGFILE|registers[6][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[5][10]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[7][10]~q\)) ) ) ) # ( !\REGFILE|registers[6][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[5][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[7][10]~q\)) ) ) ) # ( \REGFILE|registers[6][10]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[4][10]~q\) ) ) ) # ( !\REGFILE|registers[6][10]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[4][10]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][10]~q\,
	datab => \REGFILE|ALT_INV_registers[4][10]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[5][10]~q\,
	datae => \REGFILE|ALT_INV_registers[6][10]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux21~7_combout\);

-- Location: LABCELL_X42_Y13_N9
\REGFILE|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~9_combout\ = ( \REGFILE|Mux21~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux21~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux21~6_combout\)))) ) ) # ( !\REGFILE|Mux21~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux21~8_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux21~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000101001001110000010100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_Mux21~8_combout\,
	datac => \REGFILE|ALT_INV_Mux21~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux21~7_combout\,
	combout => \REGFILE|Mux21~9_combout\);

-- Location: LABCELL_X45_Y13_N27
\REGFILE|registers[26][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[26][10]~feeder_combout\);

-- Location: FF_X45_Y13_N29
\REGFILE|registers[26][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][10]~q\);

-- Location: LABCELL_X50_Y13_N48
\REGFILE|registers[30][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[30][10]~feeder_combout\);

-- Location: FF_X50_Y13_N50
\REGFILE|registers[30][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][10]~q\);

-- Location: LABCELL_X45_Y13_N57
\REGFILE|registers[22][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[22][10]~feeder_combout\);

-- Location: FF_X45_Y13_N59
\REGFILE|registers[22][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][10]~q\);

-- Location: LABCELL_X42_Y23_N15
\REGFILE|registers[18][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[18][10]~feeder_combout\);

-- Location: FF_X42_Y23_N17
\REGFILE|registers[18][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][10]~q\);

-- Location: LABCELL_X42_Y13_N39
\REGFILE|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][10]~q\,
	datab => \REGFILE|ALT_INV_registers[30][10]~q\,
	datac => \REGFILE|ALT_INV_registers[22][10]~q\,
	datad => \REGFILE|ALT_INV_registers[18][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux21~2_combout\);

-- Location: MLABCELL_X47_Y13_N0
\REGFILE|registers[28][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[28][10]~feeder_combout\);

-- Location: FF_X47_Y13_N2
\REGFILE|registers[28][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][10]~q\);

-- Location: LABCELL_X42_Y13_N12
\REGFILE|registers[20][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[20][10]~feeder_combout\);

-- Location: FF_X42_Y13_N14
\REGFILE|registers[20][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][10]~q\);

-- Location: LABCELL_X42_Y13_N6
\REGFILE|registers[16][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[16][10]~feeder_combout\);

-- Location: FF_X42_Y13_N8
\REGFILE|registers[16][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][10]~q\);

-- Location: MLABCELL_X47_Y13_N39
\REGFILE|registers[24][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[24][10]~feeder_combout\);

-- Location: FF_X47_Y13_N41
\REGFILE|registers[24][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][10]~q\);

-- Location: LABCELL_X42_Y13_N57
\REGFILE|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][10]~q\,
	datab => \REGFILE|ALT_INV_registers[20][10]~q\,
	datac => \REGFILE|ALT_INV_registers[16][10]~q\,
	datad => \REGFILE|ALT_INV_registers[24][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux21~0_combout\);

-- Location: MLABCELL_X39_Y9_N30
\REGFILE|registers[27][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[27][10]~feeder_combout\);

-- Location: FF_X39_Y9_N32
\REGFILE|registers[27][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][10]~q\);

-- Location: LABCELL_X51_Y15_N12
\REGFILE|registers[31][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[31][10]~feeder_combout\);

-- Location: FF_X51_Y15_N14
\REGFILE|registers[31][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][10]~q\);

-- Location: LABCELL_X37_Y11_N27
\REGFILE|registers[19][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[19][10]~feeder_combout\);

-- Location: FF_X37_Y11_N29
\REGFILE|registers[19][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][10]~q\);

-- Location: LABCELL_X48_Y15_N57
\REGFILE|registers[23][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[23][10]~feeder_combout\);

-- Location: FF_X48_Y15_N59
\REGFILE|registers[23][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][10]~q\);

-- Location: LABCELL_X42_Y13_N3
\REGFILE|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][10]~q\,
	datab => \REGFILE|ALT_INV_registers[31][10]~q\,
	datac => \REGFILE|ALT_INV_registers[19][10]~q\,
	datad => \REGFILE|ALT_INV_registers[23][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux21~3_combout\);

-- Location: LABCELL_X37_Y23_N12
\REGFILE|registers[29][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][10]~feeder_combout\ = ( \Add0~33_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[29][10]~feeder_combout\);

-- Location: FF_X37_Y23_N14
\REGFILE|registers[29][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][10]~q\);

-- Location: LABCELL_X42_Y13_N30
\REGFILE|registers[17][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[17][10]~feeder_combout\);

-- Location: FF_X42_Y13_N32
\REGFILE|registers[17][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][10]~q\);

-- Location: MLABCELL_X47_Y19_N18
\REGFILE|registers[21][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[21][10]~feeder_combout\);

-- Location: FF_X47_Y19_N20
\REGFILE|registers[21][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][10]~q\);

-- Location: MLABCELL_X47_Y19_N30
\REGFILE|registers[25][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][10]~feeder_combout\ = \Add0~33_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	combout => \REGFILE|registers[25][10]~feeder_combout\);

-- Location: FF_X47_Y19_N32
\REGFILE|registers[25][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][10]~q\);

-- Location: LABCELL_X42_Y13_N51
\REGFILE|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][10]~q\,
	datab => \REGFILE|ALT_INV_registers[17][10]~q\,
	datac => \REGFILE|ALT_INV_registers[21][10]~q\,
	datad => \REGFILE|ALT_INV_registers[25][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux21~1_combout\);

-- Location: LABCELL_X42_Y13_N24
\REGFILE|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~4_combout\ = ( \REGFILE|Mux21~3_combout\ & ( \REGFILE|Mux21~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux21~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|Mux21~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux21~3_combout\ & ( \REGFILE|Mux21~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux21~0_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux21~2_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \REGFILE|Mux21~3_combout\ & ( 
-- !\REGFILE|Mux21~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux21~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux21~2_combout\))) ) ) ) # ( !\REGFILE|Mux21~3_combout\ & ( !\REGFILE|Mux21~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux21~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux21~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux21~2_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux21~0_combout\,
	datae => \REGFILE|ALT_INV_Mux21~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~1_combout\,
	combout => \REGFILE|Mux21~4_combout\);

-- Location: LABCELL_X42_Y13_N33
\REGFILE|Mux21~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux21~10_combout\ = ( \REGFILE|Mux21~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux21~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux21~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux21~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux21~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux21~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~0_combout\,
	datab => \REGFILE|ALT_INV_Mux21~5_combout\,
	datac => \REGFILE|ALT_INV_Mux21~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux21~4_combout\,
	combout => \REGFILE|Mux21~10_combout\);

-- Location: LABCELL_X45_Y15_N51
\REGFILE|registers[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[0][9]~feeder_combout\);

-- Location: LABCELL_X40_Y19_N51
\REGFILE|registers[24][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[24][4]~feeder_combout\);

-- Location: FF_X40_Y19_N53
\REGFILE|registers[24][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][4]~q\);

-- Location: LABCELL_X43_Y20_N39
\REGFILE|registers[28][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[28][4]~feeder_combout\);

-- Location: FF_X43_Y20_N41
\REGFILE|registers[28][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][4]~q\);

-- Location: LABCELL_X40_Y19_N3
\REGFILE|registers[20][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[20][4]~feeder_combout\);

-- Location: FF_X40_Y19_N5
\REGFILE|registers[20][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][4]~q\);

-- Location: LABCELL_X40_Y19_N9
\REGFILE|registers[16][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[16][4]~feeder_combout\);

-- Location: FF_X40_Y19_N11
\REGFILE|registers[16][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][4]~q\);

-- Location: LABCELL_X40_Y19_N12
\inputALU[4]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~44_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][4]~q\,
	datab => \REGFILE|ALT_INV_registers[28][4]~q\,
	datac => \REGFILE|ALT_INV_registers[20][4]~q\,
	datad => \REGFILE|ALT_INV_registers[16][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[4]~44_combout\);

-- Location: LABCELL_X40_Y20_N54
\REGFILE|registers[21][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[21][4]~feeder_combout\);

-- Location: FF_X40_Y20_N56
\REGFILE|registers[21][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][4]~q\);

-- Location: LABCELL_X40_Y20_N6
\REGFILE|registers[25][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[25][4]~feeder_combout\);

-- Location: FF_X40_Y20_N8
\REGFILE|registers[25][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][4]~q\);

-- Location: LABCELL_X35_Y22_N9
\REGFILE|registers[17][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[17][4]~feeder_combout\);

-- Location: FF_X35_Y22_N11
\REGFILE|registers[17][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][4]~q\);

-- Location: LABCELL_X40_Y20_N30
\REGFILE|registers[29][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[29][4]~feeder_combout\);

-- Location: FF_X40_Y20_N32
\REGFILE|registers[29][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][4]~q\);

-- Location: LABCELL_X40_Y20_N0
\inputALU[4]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~45_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][4]~q\,
	datab => \REGFILE|ALT_INV_registers[25][4]~q\,
	datac => \REGFILE|ALT_INV_registers[17][4]~q\,
	datad => \REGFILE|ALT_INV_registers[29][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[4]~45_combout\);

-- Location: LABCELL_X40_Y21_N36
\REGFILE|registers[31][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[31][4]~feeder_combout\);

-- Location: FF_X40_Y21_N38
\REGFILE|registers[31][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][4]~q\);

-- Location: MLABCELL_X39_Y23_N54
\REGFILE|registers[23][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[23][4]~feeder_combout\);

-- Location: FF_X39_Y23_N56
\REGFILE|registers[23][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][4]~q\);

-- Location: MLABCELL_X39_Y23_N3
\REGFILE|registers[19][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[19][4]~feeder_combout\);

-- Location: FF_X39_Y23_N5
\REGFILE|registers[19][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][4]~q\);

-- Location: MLABCELL_X39_Y23_N27
\REGFILE|registers[27][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[27][4]~feeder_combout\);

-- Location: FF_X39_Y23_N29
\REGFILE|registers[27][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][4]~q\);

-- Location: LABCELL_X40_Y19_N54
\inputALU[4]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~47_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][4]~q\,
	datab => \REGFILE|ALT_INV_registers[23][4]~q\,
	datac => \REGFILE|ALT_INV_registers[19][4]~q\,
	datad => \REGFILE|ALT_INV_registers[27][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[4]~47_combout\);

-- Location: LABCELL_X42_Y23_N27
\REGFILE|registers[18][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[18][4]~feeder_combout\);

-- Location: FF_X42_Y23_N29
\REGFILE|registers[18][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][4]~q\);

-- Location: LABCELL_X40_Y23_N45
\REGFILE|registers[26][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[26][4]~feeder_combout\);

-- Location: FF_X40_Y23_N47
\REGFILE|registers[26][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][4]~q\);

-- Location: LABCELL_X40_Y23_N39
\REGFILE|registers[22][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[22][4]~feeder_combout\);

-- Location: FF_X40_Y23_N41
\REGFILE|registers[22][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][4]~q\);

-- Location: LABCELL_X40_Y23_N30
\REGFILE|registers[30][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[30][4]~feeder_combout\);

-- Location: FF_X40_Y23_N32
\REGFILE|registers[30][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][4]~q\);

-- Location: LABCELL_X40_Y23_N48
\inputALU[4]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~46_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][4]~q\,
	datab => \REGFILE|ALT_INV_registers[26][4]~q\,
	datac => \REGFILE|ALT_INV_registers[22][4]~q\,
	datad => \REGFILE|ALT_INV_registers[30][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[4]~46_combout\);

-- Location: LABCELL_X40_Y19_N24
\inputALU[4]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~48_combout\ = ( \inputALU[4]~47_combout\ & ( \inputALU[4]~46_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[4]~44_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inputALU[4]~45_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\inputALU[4]~47_combout\ & ( \inputALU[4]~46_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[4]~44_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[4]~45_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \inputALU[4]~47_combout\ & ( !\inputALU[4]~46_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inputALU[4]~44_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[4]~45_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\inputALU[4]~47_combout\ & ( !\inputALU[4]~46_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[4]~44_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[4]~45_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ALT_INV_inputALU[4]~44_combout\,
	datac => \ALT_INV_inputALU[4]~45_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[4]~47_combout\,
	dataf => \ALT_INV_inputALU[4]~46_combout\,
	combout => \inputALU[4]~48_combout\);

-- Location: MLABCELL_X39_Y19_N24
\REGFILE|registers[15][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[15][4]~feeder_combout\);

-- Location: FF_X39_Y19_N26
\REGFILE|registers[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][4]~q\);

-- Location: MLABCELL_X39_Y19_N6
\REGFILE|registers[13][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[13][4]~feeder_combout\);

-- Location: FF_X39_Y19_N8
\REGFILE|registers[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][4]~q\);

-- Location: MLABCELL_X39_Y21_N3
\REGFILE|registers[12][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[12][4]~feeder_combout\);

-- Location: FF_X39_Y21_N5
\REGFILE|registers[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][4]~q\);

-- Location: LABCELL_X36_Y21_N0
\REGFILE|registers[14][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[14][4]~feeder_combout\);

-- Location: FF_X36_Y21_N2
\REGFILE|registers[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][4]~q\);

-- Location: MLABCELL_X39_Y19_N0
\inputALU[4]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~52_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][4]~q\,
	datab => \REGFILE|ALT_INV_registers[13][4]~q\,
	datac => \REGFILE|ALT_INV_registers[12][4]~q\,
	datad => \REGFILE|ALT_INV_registers[14][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[4]~52_combout\);

-- Location: LABCELL_X45_Y19_N30
\REGFILE|registers[9][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[9][4]~feeder_combout\);

-- Location: FF_X45_Y19_N32
\REGFILE|registers[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][4]~q\);

-- Location: LABCELL_X37_Y19_N0
\REGFILE|registers[8][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[8][4]~feeder_combout\);

-- Location: FF_X37_Y19_N2
\REGFILE|registers[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][4]~q\);

-- Location: LABCELL_X45_Y19_N42
\REGFILE|registers[10][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[10][4]~feeder_combout\);

-- Location: FF_X45_Y19_N44
\REGFILE|registers[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][4]~q\);

-- Location: LABCELL_X31_Y20_N48
\REGFILE|registers[11][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[11][4]~feeder_combout\);

-- Location: FF_X31_Y20_N50
\REGFILE|registers[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][4]~q\);

-- Location: MLABCELL_X39_Y19_N18
\inputALU[4]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~51_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][4]~q\,
	datab => \REGFILE|ALT_INV_registers[8][4]~q\,
	datac => \REGFILE|ALT_INV_registers[10][4]~q\,
	datad => \REGFILE|ALT_INV_registers[11][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[4]~51_combout\);

-- Location: FF_X42_Y17_N8
\REGFILE|registers[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][4]~q\);

-- Location: LABCELL_X43_Y14_N27
\REGFILE|registers[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][4]~feeder_combout\ = \Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[0][4]~feeder_combout\);

-- Location: FF_X43_Y14_N29
\REGFILE|registers[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][4]~q\);

-- Location: LABCELL_X51_Y18_N27
\REGFILE|registers[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[2][4]~feeder_combout\);

-- Location: FF_X51_Y18_N29
\REGFILE|registers[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][4]~q\);

-- Location: MLABCELL_X39_Y19_N36
\inputALU[4]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~49_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][4]~q\,
	datab => \REGFILE|ALT_INV_registers[3][4]~q\,
	datac => \REGFILE|ALT_INV_registers[0][4]~q\,
	datad => \REGFILE|ALT_INV_registers[2][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[4]~49_combout\);

-- Location: MLABCELL_X34_Y23_N27
\REGFILE|registers[4][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[4][4]~feeder_combout\);

-- Location: FF_X34_Y23_N29
\REGFILE|registers[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][4]~q\);

-- Location: LABCELL_X36_Y23_N24
\REGFILE|registers[7][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[7][4]~feeder_combout\);

-- Location: FF_X36_Y23_N26
\REGFILE|registers[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][4]~q\);

-- Location: MLABCELL_X39_Y19_N51
\REGFILE|registers[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[6][4]~feeder_combout\);

-- Location: FF_X39_Y19_N53
\REGFILE|registers[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][4]~q\);

-- Location: LABCELL_X37_Y22_N51
\REGFILE|registers[5][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][4]~feeder_combout\ = ( \Add0~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~9_sumout\,
	combout => \REGFILE|registers[5][4]~feeder_combout\);

-- Location: FF_X37_Y22_N53
\REGFILE|registers[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][4]~q\);

-- Location: MLABCELL_X39_Y19_N30
\inputALU[4]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~50_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][4]~q\,
	datab => \REGFILE|ALT_INV_registers[7][4]~q\,
	datac => \REGFILE|ALT_INV_registers[6][4]~q\,
	datad => \REGFILE|ALT_INV_registers[5][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[4]~50_combout\);

-- Location: MLABCELL_X39_Y19_N12
\inputALU[4]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~53_combout\ = ( \inputALU[4]~49_combout\ & ( \inputALU[4]~50_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[4]~51_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[4]~52_combout\))) ) ) ) # ( !\inputALU[4]~49_combout\ & ( \inputALU[4]~50_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[4]~51_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[4]~52_combout\)))) ) ) ) # ( \inputALU[4]~49_combout\ & ( !\inputALU[4]~50_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[4]~51_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[4]~52_combout\)))) ) ) ) # ( !\inputALU[4]~49_combout\ & ( !\inputALU[4]~50_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[4]~51_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[4]~52_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~52_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[4]~51_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[4]~49_combout\,
	dataf => \ALT_INV_inputALU[4]~50_combout\,
	combout => \inputALU[4]~53_combout\);

-- Location: LABCELL_X35_Y16_N33
\inputALU[4]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~54_combout\ = ( \inputALU[4]~53_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[4]~48_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) ) ) # ( !\inputALU[4]~53_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[4]~48_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \ALT_INV_inputALU[4]~48_combout\,
	dataf => \ALT_INV_inputALU[4]~53_combout\,
	combout => \inputALU[4]~54_combout\);

-- Location: LABCELL_X36_Y21_N45
\REGFILE|registers[15][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[15][5]~feeder_combout\);

-- Location: FF_X36_Y21_N47
\REGFILE|registers[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][5]~q\);

-- Location: MLABCELL_X39_Y21_N36
\REGFILE|registers[12][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][5]~feeder_combout\ = \Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[12][5]~feeder_combout\);

-- Location: FF_X39_Y21_N38
\REGFILE|registers[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][5]~q\);

-- Location: LABCELL_X36_Y21_N3
\REGFILE|registers[14][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[14][5]~feeder_combout\);

-- Location: FF_X36_Y21_N5
\REGFILE|registers[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][5]~q\);

-- Location: LABCELL_X36_Y21_N24
\REGFILE|registers[13][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[13][5]~feeder_combout\);

-- Location: FF_X36_Y21_N26
\REGFILE|registers[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][5]~q\);

-- Location: LABCELL_X35_Y21_N48
\inputALU[5]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~63_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][5]~q\,
	datab => \REGFILE|ALT_INV_registers[12][5]~q\,
	datac => \REGFILE|ALT_INV_registers[14][5]~q\,
	datad => \REGFILE|ALT_INV_registers[13][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[5]~63_combout\);

-- Location: LABCELL_X37_Y22_N42
\REGFILE|registers[5][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[5][5]~feeder_combout\);

-- Location: FF_X37_Y22_N44
\REGFILE|registers[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][5]~q\);

-- Location: LABCELL_X33_Y22_N12
\REGFILE|registers[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[4][5]~feeder_combout\);

-- Location: FF_X33_Y22_N14
\REGFILE|registers[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][5]~q\);

-- Location: LABCELL_X37_Y22_N30
\REGFILE|registers[6][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[6][5]~feeder_combout\);

-- Location: FF_X37_Y22_N32
\REGFILE|registers[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][5]~q\);

-- Location: LABCELL_X36_Y23_N51
\REGFILE|registers[7][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[7][5]~feeder_combout\);

-- Location: FF_X36_Y23_N53
\REGFILE|registers[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][5]~q\);

-- Location: LABCELL_X36_Y20_N42
\inputALU[5]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~61_combout\ = ( \REGFILE|registers[7][5]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[5][5]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|registers[7][5]~q\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[5][5]~q\) ) ) ) # ( \REGFILE|registers[7][5]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[6][5]~q\))) ) ) ) # ( !\REGFILE|registers[7][5]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[4][5]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[6][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \REGFILE|ALT_INV_registers[5][5]~q\,
	datac => \REGFILE|ALT_INV_registers[4][5]~q\,
	datad => \REGFILE|ALT_INV_registers[6][5]~q\,
	datae => \REGFILE|ALT_INV_registers[7][5]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[5]~61_combout\);

-- Location: LABCELL_X35_Y21_N36
\REGFILE|registers[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[0][5]~feeder_combout\);

-- Location: FF_X35_Y21_N38
\REGFILE|registers[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][5]~q\);

-- Location: LABCELL_X35_Y21_N18
\REGFILE|registers[1][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[1][5]~feeder_combout\);

-- Location: FF_X35_Y21_N20
\REGFILE|registers[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][5]~q\);

-- Location: FF_X42_Y17_N11
\REGFILE|registers[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][5]~q\);

-- Location: LABCELL_X35_Y21_N42
\REGFILE|registers[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][5]~feeder_combout\ = \Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[2][5]~feeder_combout\);

-- Location: FF_X35_Y21_N44
\REGFILE|registers[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][5]~q\);

-- Location: LABCELL_X36_Y21_N21
\inputALU[5]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~60_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][5]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][5]~q\,
	datab => \REGFILE|ALT_INV_registers[1][5]~q\,
	datac => \REGFILE|ALT_INV_registers[3][5]~q\,
	datad => \REGFILE|ALT_INV_registers[2][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[5]~60_combout\);

-- Location: LABCELL_X29_Y20_N3
\REGFILE|registers[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[8][5]~feeder_combout\);

-- Location: FF_X29_Y20_N5
\REGFILE|registers[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][5]~q\);

-- Location: LABCELL_X37_Y19_N15
\REGFILE|registers[10][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[10][5]~feeder_combout\);

-- Location: FF_X37_Y19_N17
\REGFILE|registers[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][5]~q\);

-- Location: LABCELL_X30_Y20_N39
\REGFILE|registers[11][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[11][5]~feeder_combout\);

-- Location: FF_X30_Y20_N41
\REGFILE|registers[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][5]~q\);

-- Location: LABCELL_X30_Y20_N18
\inputALU[5]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~62_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][5]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][5]~q\,
	datab => \REGFILE|ALT_INV_registers[8][5]~q\,
	datac => \REGFILE|ALT_INV_registers[10][5]~q\,
	datad => \REGFILE|ALT_INV_registers[11][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[5]~62_combout\);

-- Location: LABCELL_X36_Y20_N24
\inputALU[5]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~64_combout\ = ( \inputALU[5]~60_combout\ & ( \inputALU[5]~62_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[5]~61_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[5]~63_combout\))) ) ) ) # ( !\inputALU[5]~60_combout\ & ( \inputALU[5]~62_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[5]~61_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[5]~63_combout\)))) ) ) ) # ( \inputALU[5]~60_combout\ & ( !\inputALU[5]~62_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[5]~61_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[5]~63_combout\)))) ) ) ) # ( !\inputALU[5]~60_combout\ & ( !\inputALU[5]~62_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[5]~61_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[5]~63_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[5]~63_combout\,
	datad => \ALT_INV_inputALU[5]~61_combout\,
	datae => \ALT_INV_inputALU[5]~60_combout\,
	dataf => \ALT_INV_inputALU[5]~62_combout\,
	combout => \inputALU[5]~64_combout\);

-- Location: LABCELL_X35_Y24_N57
\REGFILE|registers[20][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[20][5]~feeder_combout\);

-- Location: FF_X35_Y24_N59
\REGFILE|registers[20][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][5]~q\);

-- Location: LABCELL_X36_Y20_N39
\REGFILE|registers[24][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][5]~feeder_combout\ = \Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[24][5]~feeder_combout\);

-- Location: FF_X36_Y20_N41
\REGFILE|registers[24][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][5]~q\);

-- Location: LABCELL_X35_Y24_N15
\REGFILE|registers[16][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[16][5]~feeder_combout\);

-- Location: FF_X35_Y24_N17
\REGFILE|registers[16][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][5]~q\);

-- Location: MLABCELL_X34_Y22_N18
\REGFILE|registers[28][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[28][5]~feeder_combout\);

-- Location: FF_X34_Y22_N20
\REGFILE|registers[28][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][5]~q\);

-- Location: LABCELL_X36_Y20_N48
\inputALU[5]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~55_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][5]~q\,
	datab => \REGFILE|ALT_INV_registers[24][5]~q\,
	datac => \REGFILE|ALT_INV_registers[16][5]~q\,
	datad => \REGFILE|ALT_INV_registers[28][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[5]~55_combout\);

-- Location: LABCELL_X35_Y22_N45
\REGFILE|registers[17][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[17][5]~feeder_combout\);

-- Location: FF_X35_Y22_N47
\REGFILE|registers[17][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][5]~q\);

-- Location: LABCELL_X35_Y22_N51
\REGFILE|registers[21][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[21][5]~feeder_combout\);

-- Location: FF_X35_Y22_N53
\REGFILE|registers[21][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][5]~q\);

-- Location: LABCELL_X35_Y22_N3
\REGFILE|registers[25][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[25][5]~feeder_combout\);

-- Location: FF_X35_Y22_N5
\REGFILE|registers[25][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][5]~q\);

-- Location: MLABCELL_X34_Y22_N57
\REGFILE|registers[29][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[29][5]~feeder_combout\);

-- Location: FF_X34_Y22_N59
\REGFILE|registers[29][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][5]~q\);

-- Location: LABCELL_X36_Y20_N12
\inputALU[5]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~56_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][5]~q\,
	datab => \REGFILE|ALT_INV_registers[21][5]~q\,
	datac => \REGFILE|ALT_INV_registers[25][5]~q\,
	datad => \REGFILE|ALT_INV_registers[29][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[5]~56_combout\);

-- Location: MLABCELL_X34_Y22_N15
\REGFILE|registers[18][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[18][5]~feeder_combout\);

-- Location: FF_X34_Y22_N17
\REGFILE|registers[18][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][5]~q\);

-- Location: LABCELL_X36_Y20_N57
\REGFILE|registers[30][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][5]~feeder_combout\ = \Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[30][5]~feeder_combout\);

-- Location: FF_X36_Y20_N59
\REGFILE|registers[30][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][5]~q\);

-- Location: LABCELL_X36_Y23_N57
\REGFILE|registers[22][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[22][5]~feeder_combout\);

-- Location: FF_X36_Y23_N59
\REGFILE|registers[22][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][5]~q\);

-- Location: LABCELL_X35_Y24_N6
\REGFILE|registers[26][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[26][5]~feeder_combout\);

-- Location: FF_X35_Y24_N8
\REGFILE|registers[26][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][5]~q\);

-- Location: LABCELL_X36_Y20_N0
\inputALU[5]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~57_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][5]~q\,
	datab => \REGFILE|ALT_INV_registers[30][5]~q\,
	datac => \REGFILE|ALT_INV_registers[22][5]~q\,
	datad => \REGFILE|ALT_INV_registers[26][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[5]~57_combout\);

-- Location: LABCELL_X33_Y22_N48
\REGFILE|registers[31][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[31][5]~feeder_combout\);

-- Location: FF_X33_Y22_N50
\REGFILE|registers[31][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][5]~q\);

-- Location: LABCELL_X36_Y22_N3
\REGFILE|registers[27][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[27][5]~feeder_combout\);

-- Location: FF_X36_Y22_N5
\REGFILE|registers[27][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][5]~q\);

-- Location: MLABCELL_X34_Y21_N21
\REGFILE|registers[23][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[23][5]~feeder_combout\);

-- Location: FF_X34_Y21_N23
\REGFILE|registers[23][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][5]~q\);

-- Location: MLABCELL_X34_Y21_N39
\REGFILE|registers[19][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][5]~feeder_combout\ = ( \Add0~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~13_sumout\,
	combout => \REGFILE|registers[19][5]~feeder_combout\);

-- Location: FF_X34_Y21_N41
\REGFILE|registers[19][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][5]~q\);

-- Location: LABCELL_X36_Y20_N18
\inputALU[5]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~58_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][5]~q\,
	datab => \REGFILE|ALT_INV_registers[27][5]~q\,
	datac => \REGFILE|ALT_INV_registers[23][5]~q\,
	datad => \REGFILE|ALT_INV_registers[19][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[5]~58_combout\);

-- Location: LABCELL_X36_Y20_N30
\inputALU[5]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~59_combout\ = ( \inputALU[5]~57_combout\ & ( \inputALU[5]~58_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[5]~55_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inputALU[5]~56_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\inputALU[5]~57_combout\ & ( \inputALU[5]~58_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[5]~55_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[5]~56_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( \inputALU[5]~57_combout\ & ( !\inputALU[5]~58_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inputALU[5]~55_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[5]~56_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( 
-- !\inputALU[5]~57_combout\ & ( !\inputALU[5]~58_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[5]~55_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[5]~56_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[5]~55_combout\,
	datad => \ALT_INV_inputALU[5]~56_combout\,
	datae => \ALT_INV_inputALU[5]~57_combout\,
	dataf => \ALT_INV_inputALU[5]~58_combout\,
	combout => \inputALU[5]~59_combout\);

-- Location: LABCELL_X35_Y16_N30
\inputALU[5]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~65_combout\ = ( \inputALU[5]~59_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[5]~64_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) ) # ( !\inputALU[5]~59_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[5]~64_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \ALT_INV_inputALU[5]~64_combout\,
	dataf => \ALT_INV_inputALU[5]~59_combout\,
	combout => \inputALU[5]~65_combout\);

-- Location: LABCELL_X35_Y16_N0
\ALU|ShiftLeft1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~7_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[2]~32_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[4]~54_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ & 
-- ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[3]~43_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[5]~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[2]~32_combout\,
	datad => \ALT_INV_inputALU[5]~65_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~7_combout\);

-- Location: LABCELL_X40_Y16_N36
\REGFILE|registers[15][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[15][8]~feeder_combout\);

-- Location: FF_X40_Y16_N38
\REGFILE|registers[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][8]~q\);

-- Location: LABCELL_X40_Y16_N12
\REGFILE|registers[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[14][8]~feeder_combout\);

-- Location: FF_X40_Y16_N14
\REGFILE|registers[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][8]~q\);

-- Location: LABCELL_X36_Y19_N51
\REGFILE|registers[12][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[12][8]~feeder_combout\);

-- Location: FF_X36_Y19_N53
\REGFILE|registers[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][8]~q\);

-- Location: LABCELL_X42_Y22_N54
\REGFILE|registers[13][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[13][8]~feeder_combout\);

-- Location: FF_X42_Y22_N56
\REGFILE|registers[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][8]~q\);

-- Location: LABCELL_X40_Y16_N24
\inputALU[8]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~96_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][8]~q\,
	datab => \REGFILE|ALT_INV_registers[14][8]~q\,
	datac => \REGFILE|ALT_INV_registers[12][8]~q\,
	datad => \REGFILE|ALT_INV_registers[13][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[8]~96_combout\);

-- Location: MLABCELL_X39_Y18_N18
\REGFILE|registers[5][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[5][8]~feeder_combout\);

-- Location: FF_X39_Y18_N20
\REGFILE|registers[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][8]~q\);

-- Location: LABCELL_X42_Y19_N27
\REGFILE|registers[6][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[6][8]~feeder_combout\);

-- Location: FF_X42_Y19_N29
\REGFILE|registers[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][8]~q\);

-- Location: LABCELL_X51_Y15_N3
\REGFILE|registers[4][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[4][8]~feeder_combout\);

-- Location: FF_X51_Y15_N5
\REGFILE|registers[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][8]~q\);

-- Location: LABCELL_X48_Y13_N30
\REGFILE|registers[7][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[7][8]~feeder_combout\);

-- Location: FF_X48_Y13_N32
\REGFILE|registers[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][8]~q\);

-- Location: LABCELL_X40_Y16_N48
\inputALU[8]~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~94_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][8]~q\,
	datab => \REGFILE|ALT_INV_registers[6][8]~q\,
	datac => \REGFILE|ALT_INV_registers[4][8]~q\,
	datad => \REGFILE|ALT_INV_registers[7][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[8]~94_combout\);

-- Location: LABCELL_X53_Y16_N3
\REGFILE|registers[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[9][8]~feeder_combout\);

-- Location: FF_X53_Y16_N5
\REGFILE|registers[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][8]~q\);

-- Location: LABCELL_X50_Y18_N39
\REGFILE|registers[10][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[10][8]~feeder_combout\);

-- Location: FF_X50_Y18_N41
\REGFILE|registers[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][8]~q\);

-- Location: MLABCELL_X52_Y16_N3
\REGFILE|registers[8][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[8][8]~feeder_combout\);

-- Location: FF_X52_Y16_N5
\REGFILE|registers[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][8]~q\);

-- Location: LABCELL_X48_Y19_N6
\REGFILE|registers[11][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[11][8]~feeder_combout\);

-- Location: FF_X48_Y19_N8
\REGFILE|registers[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][8]~q\);

-- Location: LABCELL_X40_Y16_N30
\inputALU[8]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~95_combout\ = ( \REGFILE|registers[8][8]~q\ & ( \REGFILE|registers[11][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[10][8]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[9][8]~q\))) ) ) ) # ( !\REGFILE|registers[8][8]~q\ & ( \REGFILE|registers[11][8]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[10][8]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[9][8]~q\))) ) ) ) # ( \REGFILE|registers[8][8]~q\ & ( !\REGFILE|registers[11][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[10][8]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][8]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) 
-- ) # ( !\REGFILE|registers[8][8]~q\ & ( !\REGFILE|registers[11][8]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[10][8]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][8]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][8]~q\,
	datab => \REGFILE|ALT_INV_registers[10][8]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[8][8]~q\,
	dataf => \REGFILE|ALT_INV_registers[11][8]~q\,
	combout => \inputALU[8]~95_combout\);

-- Location: LABCELL_X46_Y13_N39
\REGFILE|registers[2][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[2][8]~feeder_combout\);

-- Location: FF_X46_Y13_N41
\REGFILE|registers[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][8]~q\);

-- Location: LABCELL_X48_Y19_N51
\REGFILE|registers[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[0][8]~feeder_combout\);

-- Location: FF_X48_Y19_N53
\REGFILE|registers[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][8]~q\);

-- Location: LABCELL_X48_Y19_N27
\REGFILE|registers[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[1][8]~feeder_combout\);

-- Location: FF_X48_Y19_N29
\REGFILE|registers[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][8]~q\);

-- Location: FF_X42_Y17_N20
\REGFILE|registers[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][8]~q\);

-- Location: MLABCELL_X47_Y16_N33
\inputALU[8]~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~93_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][8]~q\,
	datab => \REGFILE|ALT_INV_registers[0][8]~q\,
	datac => \REGFILE|ALT_INV_registers[1][8]~q\,
	datad => \REGFILE|ALT_INV_registers[3][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[8]~93_combout\);

-- Location: LABCELL_X40_Y16_N18
\inputALU[8]~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~97_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \inputALU[8]~93_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[8]~95_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[8]~96_combout\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \inputALU[8]~93_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- (\inputALU[8]~94_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\inputALU[8]~93_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[8]~95_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[8]~96_combout\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\inputALU[8]~93_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- \inputALU[8]~94_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[8]~96_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[8]~94_combout\,
	datad => \ALT_INV_inputALU[8]~95_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \ALT_INV_inputALU[8]~93_combout\,
	combout => \inputALU[8]~97_combout\);

-- Location: MLABCELL_X47_Y16_N54
\REGFILE|registers[30][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[30][8]~feeder_combout\);

-- Location: FF_X47_Y16_N56
\REGFILE|registers[30][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][8]~q\);

-- Location: LABCELL_X51_Y16_N33
\REGFILE|registers[18][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[18][8]~feeder_combout\);

-- Location: FF_X51_Y16_N35
\REGFILE|registers[18][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][8]~q\);

-- Location: LABCELL_X48_Y17_N27
\REGFILE|registers[22][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[22][8]~feeder_combout\);

-- Location: FF_X48_Y17_N29
\REGFILE|registers[22][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][8]~q\);

-- Location: LABCELL_X53_Y16_N39
\REGFILE|registers[26][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[26][8]~feeder_combout\);

-- Location: FF_X53_Y16_N41
\REGFILE|registers[26][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][8]~q\);

-- Location: MLABCELL_X47_Y16_N18
\inputALU[8]~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~90_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][8]~q\,
	datab => \REGFILE|ALT_INV_registers[18][8]~q\,
	datac => \REGFILE|ALT_INV_registers[22][8]~q\,
	datad => \REGFILE|ALT_INV_registers[26][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[8]~90_combout\);

-- Location: MLABCELL_X47_Y16_N48
\REGFILE|registers[27][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[27][8]~feeder_combout\);

-- Location: FF_X47_Y16_N50
\REGFILE|registers[27][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][8]~q\);

-- Location: LABCELL_X53_Y16_N30
\REGFILE|registers[31][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[31][8]~feeder_combout\);

-- Location: FF_X53_Y16_N32
\REGFILE|registers[31][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][8]~q\);

-- Location: LABCELL_X48_Y16_N27
\REGFILE|registers[19][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[19][8]~feeder_combout\);

-- Location: FF_X48_Y16_N29
\REGFILE|registers[19][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][8]~q\);

-- Location: MLABCELL_X47_Y16_N42
\REGFILE|registers[23][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[23][8]~feeder_combout\);

-- Location: FF_X47_Y16_N44
\REGFILE|registers[23][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][8]~q\);

-- Location: MLABCELL_X47_Y16_N12
\inputALU[8]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~91_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][8]~q\,
	datab => \REGFILE|ALT_INV_registers[31][8]~q\,
	datac => \REGFILE|ALT_INV_registers[19][8]~q\,
	datad => \REGFILE|ALT_INV_registers[23][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[8]~91_combout\);

-- Location: LABCELL_X48_Y20_N27
\REGFILE|registers[28][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[28][8]~feeder_combout\);

-- Location: FF_X48_Y20_N29
\REGFILE|registers[28][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][8]~q\);

-- Location: LABCELL_X46_Y20_N9
\REGFILE|registers[20][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[20][8]~feeder_combout\);

-- Location: FF_X46_Y20_N11
\REGFILE|registers[20][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][8]~q\);

-- Location: MLABCELL_X47_Y13_N51
\REGFILE|registers[24][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[24][8]~feeder_combout\);

-- Location: FF_X47_Y13_N53
\REGFILE|registers[24][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][8]~q\);

-- Location: LABCELL_X46_Y20_N51
\REGFILE|registers[16][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][8]~feeder_combout\ = \Add0~25_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[16][8]~feeder_combout\);

-- Location: FF_X46_Y20_N53
\REGFILE|registers[16][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][8]~q\);

-- Location: MLABCELL_X47_Y16_N36
\inputALU[8]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~88_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][8]~q\,
	datab => \REGFILE|ALT_INV_registers[20][8]~q\,
	datac => \REGFILE|ALT_INV_registers[24][8]~q\,
	datad => \REGFILE|ALT_INV_registers[16][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[8]~88_combout\);

-- Location: LABCELL_X48_Y14_N51
\REGFILE|registers[17][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[17][8]~feeder_combout\);

-- Location: FF_X48_Y14_N53
\REGFILE|registers[17][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][8]~q\);

-- Location: LABCELL_X48_Y14_N57
\REGFILE|registers[21][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[21][8]~feeder_combout\);

-- Location: FF_X48_Y14_N59
\REGFILE|registers[21][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][8]~q\);

-- Location: LABCELL_X48_Y14_N3
\REGFILE|registers[25][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][8]~feeder_combout\ = ( \Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~25_sumout\,
	combout => \REGFILE|registers[25][8]~feeder_combout\);

-- Location: FF_X48_Y14_N5
\REGFILE|registers[25][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][8]~q\);

-- Location: MLABCELL_X47_Y16_N24
\inputALU[8]~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~89_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][8]~q\,
	datab => \REGFILE|ALT_INV_registers[17][8]~q\,
	datac => \REGFILE|ALT_INV_registers[21][8]~q\,
	datad => \REGFILE|ALT_INV_registers[25][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[8]~89_combout\);

-- Location: MLABCELL_X47_Y16_N6
\inputALU[8]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~92_combout\ = ( \inputALU[8]~88_combout\ & ( \inputALU[8]~89_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[8]~90_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[8]~91_combout\)))) ) ) ) # ( !\inputALU[8]~88_combout\ & ( \inputALU[8]~89_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[8]~90_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[8]~91_combout\))))) ) ) ) # ( \inputALU[8]~88_combout\ & ( !\inputALU[8]~89_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[8]~90_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[8]~91_combout\))))) ) ) ) # ( !\inputALU[8]~88_combout\ & ( !\inputALU[8]~89_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[8]~90_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[8]~91_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[8]~90_combout\,
	datad => \ALT_INV_inputALU[8]~91_combout\,
	datae => \ALT_INV_inputALU[8]~88_combout\,
	dataf => \ALT_INV_inputALU[8]~89_combout\,
	combout => \inputALU[8]~92_combout\);

-- Location: LABCELL_X33_Y17_N48
\inputALU[8]~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~98_combout\ = ( \inputALU[8]~92_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[8]~97_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) # ( !\inputALU[8]~92_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[8]~97_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[8]~97_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALT_INV_inputALU[8]~92_combout\,
	combout => \inputALU[8]~98_combout\);

-- Location: LABCELL_X37_Y20_N6
\REGFILE|registers[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[1][7]~feeder_combout\);

-- Location: FF_X37_Y20_N8
\REGFILE|registers[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][7]~q\);

-- Location: FF_X42_Y17_N17
\REGFILE|registers[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~21_sumout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][7]~q\);

-- Location: LABCELL_X51_Y18_N6
\REGFILE|registers[2][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[2][7]~feeder_combout\);

-- Location: FF_X51_Y18_N8
\REGFILE|registers[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][7]~q\);

-- Location: LABCELL_X43_Y14_N57
\REGFILE|registers[0][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[0][7]~feeder_combout\);

-- Location: FF_X43_Y14_N59
\REGFILE|registers[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][7]~q\);

-- Location: LABCELL_X42_Y19_N21
\inputALU[7]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~82_combout\ = ( \REGFILE|registers[2][7]~q\ & ( \REGFILE|registers[0][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][7]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][7]~q\)))) ) ) ) # ( !\REGFILE|registers[2][7]~q\ & ( \REGFILE|registers[0][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\REGFILE|registers[1][7]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][7]~q\)))) ) ) ) 
-- # ( \REGFILE|registers[2][7]~q\ & ( !\REGFILE|registers[0][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\REGFILE|registers[3][7]~q\)))) ) ) ) # ( !\REGFILE|registers[2][7]~q\ & ( !\REGFILE|registers[0][7]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[1][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[3][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[1][7]~q\,
	datad => \REGFILE|ALT_INV_registers[3][7]~q\,
	datae => \REGFILE|ALT_INV_registers[2][7]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][7]~q\,
	combout => \inputALU[7]~82_combout\);

-- Location: LABCELL_X45_Y19_N15
\REGFILE|registers[10][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[10][7]~feeder_combout\);

-- Location: FF_X45_Y19_N17
\REGFILE|registers[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][7]~q\);

-- Location: LABCELL_X48_Y19_N21
\REGFILE|registers[11][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[11][7]~feeder_combout\);

-- Location: FF_X48_Y19_N23
\REGFILE|registers[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][7]~q\);

-- Location: LABCELL_X45_Y19_N6
\REGFILE|registers[8][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[8][7]~feeder_combout\);

-- Location: FF_X45_Y19_N8
\REGFILE|registers[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][7]~q\);

-- Location: LABCELL_X42_Y19_N12
\inputALU[7]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~84_combout\ = ( \REGFILE|registers[8][7]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[9][7]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][7]~q\))) ) ) ) # ( !\REGFILE|registers[8][7]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[9][7]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[11][7]~q\))) ) ) ) # ( \REGFILE|registers[8][7]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[10][7]~q\) ) ) ) # ( !\REGFILE|registers[8][7]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[10][7]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][7]~q\,
	datab => \REGFILE|ALT_INV_registers[9][7]~q\,
	datac => \REGFILE|ALT_INV_registers[11][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[8][7]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[7]~84_combout\);

-- Location: LABCELL_X43_Y19_N36
\REGFILE|registers[13][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[13][7]~feeder_combout\);

-- Location: FF_X43_Y19_N38
\REGFILE|registers[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][7]~q\);

-- Location: LABCELL_X43_Y19_N12
\REGFILE|registers[14][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[14][7]~feeder_combout\);

-- Location: FF_X43_Y19_N14
\REGFILE|registers[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][7]~q\);

-- Location: LABCELL_X43_Y19_N0
\REGFILE|registers[15][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[15][7]~feeder_combout\);

-- Location: FF_X43_Y19_N2
\REGFILE|registers[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][7]~q\);

-- Location: LABCELL_X45_Y20_N42
\REGFILE|registers[12][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[12][7]~feeder_combout\);

-- Location: FF_X45_Y20_N44
\REGFILE|registers[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][7]~q\);

-- Location: LABCELL_X43_Y19_N48
\inputALU[7]~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~85_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][7]~q\,
	datab => \REGFILE|ALT_INV_registers[14][7]~q\,
	datac => \REGFILE|ALT_INV_registers[15][7]~q\,
	datad => \REGFILE|ALT_INV_registers[12][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[7]~85_combout\);

-- Location: LABCELL_X42_Y19_N24
\REGFILE|registers[6][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[6][7]~feeder_combout\);

-- Location: FF_X42_Y19_N26
\REGFILE|registers[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][7]~q\);

-- Location: LABCELL_X42_Y19_N9
\REGFILE|registers[5][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[5][7]~feeder_combout\);

-- Location: FF_X42_Y19_N11
\REGFILE|registers[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][7]~q\);

-- Location: LABCELL_X51_Y15_N33
\REGFILE|registers[4][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[4][7]~feeder_combout\);

-- Location: FF_X51_Y15_N35
\REGFILE|registers[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][7]~q\);

-- Location: LABCELL_X42_Y21_N3
\REGFILE|registers[7][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[7][7]~feeder_combout\);

-- Location: FF_X42_Y21_N5
\REGFILE|registers[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][7]~q\);

-- Location: LABCELL_X42_Y19_N30
\inputALU[7]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~83_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][7]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][7]~q\,
	datab => \REGFILE|ALT_INV_registers[5][7]~q\,
	datac => \REGFILE|ALT_INV_registers[4][7]~q\,
	datad => \REGFILE|ALT_INV_registers[7][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[7]~83_combout\);

-- Location: LABCELL_X42_Y19_N36
\inputALU[7]~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~86_combout\ = ( \inputALU[7]~85_combout\ & ( \inputALU[7]~83_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[7]~82_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inputALU[7]~84_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[7]~85_combout\ & ( \inputALU[7]~83_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[7]~82_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[7]~84_combout\)))) ) ) ) # ( \inputALU[7]~85_combout\ & ( 
-- !\inputALU[7]~83_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[7]~82_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inputALU[7]~84_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\inputALU[7]~85_combout\ & ( !\inputALU[7]~83_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[7]~82_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[7]~84_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[7]~82_combout\,
	datad => \ALT_INV_inputALU[7]~84_combout\,
	datae => \ALT_INV_inputALU[7]~85_combout\,
	dataf => \ALT_INV_inputALU[7]~83_combout\,
	combout => \inputALU[7]~86_combout\);

-- Location: LABCELL_X42_Y19_N3
\REGFILE|registers[27][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[27][7]~feeder_combout\);

-- Location: FF_X42_Y19_N5
\REGFILE|registers[27][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][7]~q\);

-- Location: LABCELL_X40_Y21_N57
\REGFILE|registers[31][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[31][7]~feeder_combout\);

-- Location: FF_X40_Y21_N59
\REGFILE|registers[31][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][7]~q\);

-- Location: LABCELL_X48_Y16_N57
\REGFILE|registers[23][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[23][7]~feeder_combout\);

-- Location: FF_X48_Y16_N59
\REGFILE|registers[23][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][7]~q\);

-- Location: LABCELL_X48_Y16_N0
\REGFILE|registers[19][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[19][7]~feeder_combout\);

-- Location: FF_X48_Y16_N2
\REGFILE|registers[19][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][7]~q\);

-- Location: LABCELL_X43_Y17_N36
\inputALU[7]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~80_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][7]~q\,
	datab => \REGFILE|ALT_INV_registers[31][7]~q\,
	datac => \REGFILE|ALT_INV_registers[23][7]~q\,
	datad => \REGFILE|ALT_INV_registers[19][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[7]~80_combout\);

-- Location: LABCELL_X43_Y17_N27
\REGFILE|registers[26][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[26][7]~feeder_combout\);

-- Location: FF_X43_Y17_N29
\REGFILE|registers[26][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][7]~q\);

-- Location: LABCELL_X50_Y17_N57
\REGFILE|registers[18][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[18][7]~feeder_combout\);

-- Location: FF_X50_Y17_N59
\REGFILE|registers[18][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][7]~q\);

-- Location: LABCELL_X50_Y13_N3
\REGFILE|registers[30][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[30][7]~feeder_combout\);

-- Location: FF_X50_Y13_N5
\REGFILE|registers[30][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][7]~q\);

-- Location: LABCELL_X50_Y17_N3
\REGFILE|registers[22][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[22][7]~feeder_combout\);

-- Location: FF_X50_Y17_N5
\REGFILE|registers[22][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][7]~q\);

-- Location: LABCELL_X43_Y17_N15
\inputALU[7]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~79_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][7]~q\,
	datab => \REGFILE|ALT_INV_registers[18][7]~q\,
	datac => \REGFILE|ALT_INV_registers[30][7]~q\,
	datad => \REGFILE|ALT_INV_registers[22][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[7]~79_combout\);

-- Location: LABCELL_X43_Y17_N18
\REGFILE|registers[29][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[29][7]~feeder_combout\);

-- Location: FF_X43_Y17_N20
\REGFILE|registers[29][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][7]~q\);

-- Location: MLABCELL_X47_Y19_N12
\REGFILE|registers[21][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[21][7]~feeder_combout\);

-- Location: FF_X47_Y19_N14
\REGFILE|registers[21][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][7]~q\);

-- Location: LABCELL_X45_Y21_N54
\REGFILE|registers[25][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[25][7]~feeder_combout\);

-- Location: FF_X45_Y21_N56
\REGFILE|registers[25][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][7]~q\);

-- Location: MLABCELL_X47_Y19_N0
\REGFILE|registers[17][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[17][7]~feeder_combout\);

-- Location: FF_X47_Y19_N2
\REGFILE|registers[17][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][7]~q\);

-- Location: LABCELL_X43_Y17_N3
\inputALU[7]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~78_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][7]~q\,
	datab => \REGFILE|ALT_INV_registers[21][7]~q\,
	datac => \REGFILE|ALT_INV_registers[25][7]~q\,
	datad => \REGFILE|ALT_INV_registers[17][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[7]~78_combout\);

-- Location: LABCELL_X46_Y18_N45
\REGFILE|registers[20][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[20][7]~feeder_combout\);

-- Location: FF_X46_Y18_N47
\REGFILE|registers[20][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][7]~q\);

-- Location: LABCELL_X50_Y16_N6
\REGFILE|registers[16][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[16][7]~feeder_combout\);

-- Location: FF_X50_Y16_N8
\REGFILE|registers[16][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][7]~q\);

-- Location: LABCELL_X46_Y14_N42
\REGFILE|registers[28][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][7]~feeder_combout\ = \Add0~21_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[28][7]~feeder_combout\);

-- Location: FF_X46_Y14_N44
\REGFILE|registers[28][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][7]~q\);

-- Location: MLABCELL_X47_Y13_N12
\REGFILE|registers[24][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][7]~feeder_combout\ = ( \Add0~21_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~21_sumout\,
	combout => \REGFILE|registers[24][7]~feeder_combout\);

-- Location: FF_X47_Y13_N14
\REGFILE|registers[24][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][7]~q\);

-- Location: LABCELL_X43_Y17_N51
\inputALU[7]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~77_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][7]~q\,
	datab => \REGFILE|ALT_INV_registers[16][7]~q\,
	datac => \REGFILE|ALT_INV_registers[28][7]~q\,
	datad => \REGFILE|ALT_INV_registers[24][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[7]~77_combout\);

-- Location: LABCELL_X43_Y17_N54
\inputALU[7]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~81_combout\ = ( \inputALU[7]~78_combout\ & ( \inputALU[7]~77_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[7]~79_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[7]~80_combout\))) ) ) ) # ( !\inputALU[7]~78_combout\ & ( \inputALU[7]~77_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[7]~79_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[7]~80_combout\)))) ) ) ) # ( \inputALU[7]~78_combout\ & ( !\inputALU[7]~77_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[7]~79_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[7]~80_combout\)))) ) ) ) # ( !\inputALU[7]~78_combout\ & ( !\inputALU[7]~77_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[7]~79_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[7]~80_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[7]~80_combout\,
	datad => \ALT_INV_inputALU[7]~79_combout\,
	datae => \ALT_INV_inputALU[7]~78_combout\,
	dataf => \ALT_INV_inputALU[7]~77_combout\,
	combout => \inputALU[7]~81_combout\);

-- Location: LABCELL_X33_Y17_N51
\inputALU[7]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~87_combout\ = ( \inputALU[7]~81_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[7]~86_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) # ( !\inputALU[7]~81_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[7]~86_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[7]~86_combout\,
	dataf => \ALT_INV_inputALU[7]~81_combout\,
	combout => \inputALU[7]~87_combout\);

-- Location: MLABCELL_X47_Y12_N39
\REGFILE|registers[19][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[19][9]~feeder_combout\);

-- Location: FF_X47_Y12_N41
\REGFILE|registers[19][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][9]~q\);

-- Location: LABCELL_X46_Y11_N36
\REGFILE|registers[23][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[23][9]~feeder_combout\);

-- Location: FF_X46_Y11_N38
\REGFILE|registers[23][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][9]~q\);

-- Location: MLABCELL_X47_Y12_N30
\REGFILE|registers[27][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[27][9]~feeder_combout\);

-- Location: FF_X47_Y12_N32
\REGFILE|registers[27][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][9]~q\);

-- Location: LABCELL_X43_Y14_N48
\REGFILE|registers[31][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[31][9]~feeder_combout\);

-- Location: FF_X43_Y14_N50
\REGFILE|registers[31][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][9]~q\);

-- Location: LABCELL_X45_Y15_N24
\inputALU[9]~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~102_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][9]~q\,
	datab => \REGFILE|ALT_INV_registers[23][9]~q\,
	datac => \REGFILE|ALT_INV_registers[27][9]~q\,
	datad => \REGFILE|ALT_INV_registers[31][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[9]~102_combout\);

-- Location: LABCELL_X46_Y12_N30
\REGFILE|registers[24][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[24][9]~feeder_combout\);

-- Location: FF_X46_Y12_N32
\REGFILE|registers[24][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][9]~q\);

-- Location: LABCELL_X46_Y12_N54
\REGFILE|registers[20][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[20][9]~feeder_combout\);

-- Location: FF_X46_Y12_N56
\REGFILE|registers[20][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][9]~q\);

-- Location: MLABCELL_X47_Y14_N39
\REGFILE|registers[16][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[16][9]~feeder_combout\);

-- Location: FF_X47_Y14_N41
\REGFILE|registers[16][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][9]~q\);

-- Location: LABCELL_X46_Y12_N27
\REGFILE|registers[28][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[28][9]~feeder_combout\);

-- Location: FF_X46_Y12_N29
\REGFILE|registers[28][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][9]~q\);

-- Location: LABCELL_X45_Y15_N12
\inputALU[9]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~99_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][9]~q\,
	datab => \REGFILE|ALT_INV_registers[20][9]~q\,
	datac => \REGFILE|ALT_INV_registers[16][9]~q\,
	datad => \REGFILE|ALT_INV_registers[28][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[9]~99_combout\);

-- Location: LABCELL_X45_Y11_N6
\REGFILE|registers[22][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[22][9]~feeder_combout\);

-- Location: FF_X45_Y11_N8
\REGFILE|registers[22][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][9]~q\);

-- Location: LABCELL_X40_Y15_N6
\REGFILE|registers[30][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[30][9]~feeder_combout\);

-- Location: FF_X40_Y15_N8
\REGFILE|registers[30][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][9]~q\);

-- Location: LABCELL_X45_Y12_N39
\REGFILE|registers[18][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[18][9]~feeder_combout\);

-- Location: FF_X45_Y12_N41
\REGFILE|registers[18][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][9]~q\);

-- Location: LABCELL_X40_Y14_N33
\REGFILE|registers[26][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[26][9]~feeder_combout\);

-- Location: FF_X40_Y14_N35
\REGFILE|registers[26][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][9]~q\);

-- Location: LABCELL_X45_Y15_N54
\inputALU[9]~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~101_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][9]~q\,
	datab => \REGFILE|ALT_INV_registers[30][9]~q\,
	datac => \REGFILE|ALT_INV_registers[18][9]~q\,
	datad => \REGFILE|ALT_INV_registers[26][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[9]~101_combout\);

-- Location: LABCELL_X42_Y12_N18
\REGFILE|registers[29][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[29][9]~feeder_combout\);

-- Location: FF_X42_Y12_N20
\REGFILE|registers[29][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][9]~q\);

-- Location: MLABCELL_X47_Y12_N0
\REGFILE|registers[25][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[25][9]~feeder_combout\);

-- Location: FF_X47_Y12_N2
\REGFILE|registers[25][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][9]~q\);

-- Location: LABCELL_X45_Y12_N24
\REGFILE|registers[17][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[17][9]~feeder_combout\);

-- Location: FF_X45_Y12_N26
\REGFILE|registers[17][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][9]~q\);

-- Location: LABCELL_X42_Y12_N9
\REGFILE|registers[21][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[21][9]~feeder_combout\);

-- Location: FF_X42_Y12_N11
\REGFILE|registers[21][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][9]~q\);

-- Location: LABCELL_X42_Y12_N36
\inputALU[9]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~100_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][9]~q\,
	datab => \REGFILE|ALT_INV_registers[25][9]~q\,
	datac => \REGFILE|ALT_INV_registers[17][9]~q\,
	datad => \REGFILE|ALT_INV_registers[21][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[9]~100_combout\);

-- Location: LABCELL_X45_Y15_N6
\inputALU[9]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~103_combout\ = ( \inputALU[9]~101_combout\ & ( \inputALU[9]~100_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[9]~99_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[9]~102_combout\)))) ) ) ) # ( !\inputALU[9]~101_combout\ & ( \inputALU[9]~100_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[9]~99_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[9]~102_combout\))) ) ) ) # ( \inputALU[9]~101_combout\ & ( !\inputALU[9]~100_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[9]~99_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[9]~102_combout\)))) ) ) ) # ( 
-- !\inputALU[9]~101_combout\ & ( !\inputALU[9]~100_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[9]~99_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[9]~102_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[9]~102_combout\,
	datad => \ALT_INV_inputALU[9]~99_combout\,
	datae => \ALT_INV_inputALU[9]~101_combout\,
	dataf => \ALT_INV_inputALU[9]~100_combout\,
	combout => \inputALU[9]~103_combout\);

-- Location: LABCELL_X33_Y17_N18
\inputALU[9]~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~109_combout\ = ( \inputALU[9]~103_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[9]~108_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) # ( !\inputALU[9]~103_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[9]~108_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_inputALU[9]~108_combout\,
	dataf => \ALT_INV_inputALU[9]~103_combout\,
	combout => \inputALU[9]~109_combout\);

-- Location: MLABCELL_X39_Y20_N15
\REGFILE|registers[28][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[28][6]~feeder_combout\);

-- Location: LABCELL_X35_Y16_N9
\ALU|ShiftLeft0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~13_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[3]~43_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[5]~65_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[4]~54_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[6]~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[5]~65_combout\,
	datad => \ALT_INV_inputALU[6]~76_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~13_combout\);

-- Location: LABCELL_X35_Y19_N42
\ALU|ShiftLeft0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~12_combout\ = ( \inputALU[1]~21_combout\ & ( \inputALU[0]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[2]~32_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( !\inputALU[1]~21_combout\ & ( \inputALU[0]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[2]~32_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( \inputALU[1]~21_combout\ & ( !\inputALU[0]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[2]~32_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\inputALU[1]~21_combout\ & ( !\inputALU[0]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- \inputALU[2]~32_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000010011000100110000101010001010100110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[2]~32_combout\,
	datae => \ALT_INV_inputALU[1]~21_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|ShiftLeft0~12_combout\);

-- Location: LABCELL_X37_Y18_N48
\ALU|ShiftLeft0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~14_combout\ = ( \ALU|ShiftLeft0~12_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~13_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( !\ALU|ShiftLeft0~12_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftLeft0~13_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALU|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~12_combout\,
	combout => \ALU|ShiftLeft0~14_combout\);

-- Location: LABCELL_X48_Y15_N48
\REGFILE|registers[27][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[27][16]~feeder_combout\);

-- Location: LABCELL_X36_Y14_N6
\ALU|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~7_combout\ = ( \inputALU[0]~10_combout\ & ( \inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(2)) # ((\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))) ) ) ) # ( !\inputALU[0]~10_combout\ & ( \inputALU[31]~351_combout\ & ( 
-- !\CONTROL|ALUControl\(2) ) ) ) # ( \inputALU[0]~10_combout\ & ( !\inputALU[31]~351_combout\ & ( (\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000010101010101010101011101010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datae => \ALT_INV_inputALU[0]~10_combout\,
	dataf => \ALT_INV_inputALU[31]~351_combout\,
	combout => \ALU|Mux15~7_combout\);

-- Location: LABCELL_X36_Y13_N24
\ALU|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~8_combout\ = ( \CONTROL|ALUControl\(3) & ( \REGFILE|Mux15~10_combout\ & ( (\ALU|Mux15~7_combout\ & \ALU|Mux9~0_combout\) ) ) ) # ( \CONTROL|ALUControl\(3) & ( !\REGFILE|Mux15~10_combout\ & ( (\ALU|Mux9~0_combout\ & (((\ALU|Mux8~0_combout\ & 
-- !\inputALU[16]~186_combout\)) # (\ALU|Mux15~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100111100000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~0_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALU|ALT_INV_Mux15~7_combout\,
	datad => \ALU|ALT_INV_Mux9~0_combout\,
	datae => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \REGFILE|ALT_INV_Mux15~10_combout\,
	combout => \ALU|Mux15~8_combout\);

-- Location: LABCELL_X35_Y19_N6
\ALU|ShiftLeft0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~7_combout\ = ( \inputALU[4]~54_combout\ & ( \inputALU[3]~43_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[2]~32_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[1]~21_combout\)))) ) ) ) # ( !\inputALU[4]~54_combout\ & ( \inputALU[3]~43_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[2]~32_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[1]~21_combout\)))) ) ) ) # ( 
-- \inputALU[4]~54_combout\ & ( !\inputALU[3]~43_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[2]~32_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[1]~21_combout\)))) ) ) ) # ( !\inputALU[4]~54_combout\ & ( !\inputALU[3]~43_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[2]~32_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[1]~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[2]~32_combout\,
	datad => \ALT_INV_inputALU[1]~21_combout\,
	datae => \ALT_INV_inputALU[4]~54_combout\,
	dataf => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|ShiftLeft0~7_combout\);

-- Location: MLABCELL_X34_Y18_N36
\ALU|ShiftLeft0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~16_combout\ = ( \inputALU[5]~65_combout\ & ( \inputALU[8]~98_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[6]~76_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[7]~87_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[5]~65_combout\ & ( \inputALU[8]~98_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[6]~76_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[7]~87_combout\)))) ) ) ) # ( \inputALU[5]~65_combout\ & ( !\inputALU[8]~98_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[6]~76_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[7]~87_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\inputALU[5]~65_combout\ & ( !\inputALU[8]~98_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[6]~76_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[7]~87_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \ALT_INV_inputALU[7]~87_combout\,
	datae => \ALT_INV_inputALU[5]~65_combout\,
	dataf => \ALT_INV_inputALU[8]~98_combout\,
	combout => \ALU|ShiftLeft0~16_combout\);

-- Location: LABCELL_X37_Y18_N57
\ALU|ShiftLeft0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~31_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[13]~153_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[15]~175_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[14]~164_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[16]~186_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[14]~164_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[15]~175_combout\,
	datad => \ALT_INV_inputALU[13]~153_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~31_combout\);

-- Location: LABCELL_X42_Y13_N54
\inputALU[10]~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~110_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][10]~q\,
	datab => \REGFILE|ALT_INV_registers[20][10]~q\,
	datac => \REGFILE|ALT_INV_registers[24][10]~q\,
	datad => \REGFILE|ALT_INV_registers[16][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[10]~110_combout\);

-- Location: LABCELL_X42_Y13_N0
\inputALU[10]~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~113_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][10]~q\,
	datab => \REGFILE|ALT_INV_registers[31][10]~q\,
	datac => \REGFILE|ALT_INV_registers[23][10]~q\,
	datad => \REGFILE|ALT_INV_registers[19][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[10]~113_combout\);

-- Location: LABCELL_X42_Y13_N36
\inputALU[10]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~112_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][10]~q\,
	datab => \REGFILE|ALT_INV_registers[30][10]~q\,
	datac => \REGFILE|ALT_INV_registers[18][10]~q\,
	datad => \REGFILE|ALT_INV_registers[22][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[10]~112_combout\);

-- Location: LABCELL_X42_Y13_N48
\inputALU[10]~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~111_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][10]~q\,
	datab => \REGFILE|ALT_INV_registers[17][10]~q\,
	datac => \REGFILE|ALT_INV_registers[25][10]~q\,
	datad => \REGFILE|ALT_INV_registers[21][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[10]~111_combout\);

-- Location: LABCELL_X42_Y13_N18
\inputALU[10]~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~114_combout\ = ( \inputALU[10]~112_combout\ & ( \inputALU[10]~111_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\inputALU[10]~110_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\inputALU[10]~113_combout\)))) ) ) ) # ( !\inputALU[10]~112_combout\ & ( \inputALU[10]~111_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[10]~110_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\inputALU[10]~113_combout\)))) ) ) ) # ( \inputALU[10]~112_combout\ & ( !\inputALU[10]~111_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\inputALU[10]~110_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[10]~113_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # 
-- ( !\inputALU[10]~112_combout\ & ( !\inputALU[10]~111_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[10]~110_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[10]~113_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[10]~110_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[10]~113_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ALT_INV_inputALU[10]~112_combout\,
	dataf => \ALT_INV_inputALU[10]~111_combout\,
	combout => \inputALU[10]~114_combout\);

-- Location: LABCELL_X36_Y16_N36
\inputALU[10]~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~120_combout\ = ( \inputALU[10]~114_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[10]~119_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) ) # ( !\inputALU[10]~114_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[10]~119_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[10]~119_combout\,
	dataf => \ALT_INV_inputALU[10]~114_combout\,
	combout => \inputALU[10]~120_combout\);

-- Location: LABCELL_X31_Y16_N36
\ALU|ShiftLeft0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~22_combout\ = ( \inputALU[11]~131_combout\ & ( \inputALU[9]~109_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[12]~142_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[10]~120_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[11]~131_combout\ & ( \inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[12]~142_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[10]~120_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( \inputALU[11]~131_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[12]~142_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[10]~120_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) ) ) # ( 
-- !\inputALU[11]~131_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[12]~142_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[10]~120_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[10]~120_combout\,
	datad => \ALT_INV_inputALU[12]~142_combout\,
	datae => \ALT_INV_inputALU[11]~131_combout\,
	dataf => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|ShiftLeft0~22_combout\);

-- Location: LABCELL_X35_Y19_N18
\ALU|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~0_combout\ = ( \ALU|ShiftLeft0~31_combout\ & ( \ALU|ShiftLeft0~22_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~16_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~7_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~31_combout\ & ( \ALU|ShiftLeft0~22_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftLeft0~16_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\ALU|ShiftLeft0~7_combout\))) ) ) ) # ( 
-- \ALU|ShiftLeft0~31_combout\ & ( !\ALU|ShiftLeft0~22_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\ALU|ShiftLeft0~16_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~7_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ALU|ShiftLeft0~31_combout\ & ( !\ALU|ShiftLeft0~22_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~16_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_ShiftLeft0~16_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~31_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~22_combout\,
	combout => \ALU|Mux15~0_combout\);

-- Location: MLABCELL_X28_Y17_N21
\ALU|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~2_combout\ = ( !\REGFILE|Mux27~10_combout\ & ( (!\CONTROL|ALUControl\(0) & !\REGFILE|Mux26~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~10_combout\,
	combout => \ALU|Mux15~2_combout\);

-- Location: MLABCELL_X28_Y18_N30
\ALU|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~3_combout\ = ( \REGFILE|Mux27~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux29~10_combout\ & !\REGFILE|Mux26~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \REGFILE|ALT_INV_Mux26~10_combout\,
	datae => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	combout => \ALU|Mux15~3_combout\);

-- Location: LABCELL_X36_Y16_N12
\ALU|ShiftLeft1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~15_combout\ = ( \inputALU[12]~142_combout\ & ( \inputALU[9]~109_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)) # (\inputALU[10]~120_combout\))) # (\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\) # 
-- (\inputALU[11]~131_combout\)))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( \inputALU[9]~109_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\inputALU[10]~120_combout\ & ((\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- (((\REGFILE|Mux30~10_combout\) # (\inputALU[11]~131_combout\)))) ) ) ) # ( \inputALU[12]~142_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)) # (\inputALU[10]~120_combout\))) # 
-- (\REGFILE|Mux31~10_combout\ & (((\inputALU[11]~131_combout\ & !\REGFILE|Mux30~10_combout\)))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\inputALU[10]~120_combout\ & 
-- ((\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & (((\inputALU[11]~131_combout\ & !\REGFILE|Mux30~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[10]~120_combout\,
	datab => \REGFILE|ALT_INV_Mux31~10_combout\,
	datac => \ALT_INV_inputALU[11]~131_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	datae => \ALT_INV_inputALU[12]~142_combout\,
	dataf => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|ShiftLeft1~15_combout\);

-- Location: LABCELL_X33_Y16_N54
\ALU|ShiftLeft1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~6_combout\ = ( \inputALU[2]~32_combout\ & ( \inputALU[3]~43_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((\inputALU[4]~54_combout\)) # (\REGFILE|Mux30~10_combout\))) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # 
-- ((\inputALU[1]~21_combout\)))) ) ) ) # ( !\inputALU[2]~32_combout\ & ( \inputALU[3]~43_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\ & (\inputALU[4]~54_combout\))) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # 
-- ((\inputALU[1]~21_combout\)))) ) ) ) # ( \inputALU[2]~32_combout\ & ( !\inputALU[3]~43_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((\inputALU[4]~54_combout\)) # (\REGFILE|Mux30~10_combout\))) # (\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\ & 
-- ((\inputALU[1]~21_combout\)))) ) ) ) # ( !\inputALU[2]~32_combout\ & ( !\inputALU[3]~43_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\ & (\inputALU[4]~54_combout\))) # (\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\ & 
-- ((\inputALU[1]~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[4]~54_combout\,
	datad => \ALT_INV_inputALU[1]~21_combout\,
	datae => \ALT_INV_inputALU[2]~32_combout\,
	dataf => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|ShiftLeft1~6_combout\);

-- Location: LABCELL_X37_Y18_N54
\ALU|ShiftLeft1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~24_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[13]~153_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[15]~175_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[14]~164_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[16]~186_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[14]~164_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[13]~153_combout\,
	datad => \ALT_INV_inputALU[15]~175_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~24_combout\);

-- Location: LABCELL_X30_Y17_N36
\ALU|ShiftLeft1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~10_combout\ = ( \inputALU[6]~76_combout\ & ( \inputALU[5]~65_combout\ & ( ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[8]~98_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[7]~87_combout\))) # (\REGFILE|Mux30~10_combout\) ) ) ) # ( 
-- !\inputALU[6]~76_combout\ & ( \inputALU[5]~65_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\ & ((\inputALU[8]~98_combout\)))) # (\REGFILE|Mux31~10_combout\ & (((\inputALU[7]~87_combout\)) # (\REGFILE|Mux30~10_combout\))) ) ) ) # 
-- ( \inputALU[6]~76_combout\ & ( !\inputALU[5]~65_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((\inputALU[8]~98_combout\)) # (\REGFILE|Mux30~10_combout\))) # (\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\ & (\inputALU[7]~87_combout\))) ) ) ) # 
-- ( !\inputALU[6]~76_combout\ & ( !\inputALU[5]~65_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[8]~98_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[7]~87_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[7]~87_combout\,
	datad => \ALT_INV_inputALU[8]~98_combout\,
	datae => \ALT_INV_inputALU[6]~76_combout\,
	dataf => \ALT_INV_inputALU[5]~65_combout\,
	combout => \ALU|ShiftLeft1~10_combout\);

-- Location: LABCELL_X36_Y16_N6
\ALU|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~1_combout\ = ( \ALU|ShiftLeft1~24_combout\ & ( \ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~15_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~6_combout\)))) ) ) ) 
-- # ( !\ALU|ShiftLeft1~24_combout\ & ( \ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~15_combout\ & (\REGFILE|Mux29~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\) # 
-- (\ALU|ShiftLeft1~6_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~24_combout\ & ( !\ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~15_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (((\REGFILE|Mux29~10_combout\ & \ALU|ShiftLeft1~6_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~24_combout\ & ( !\ALU|ShiftLeft1~10_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~15_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~15_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~6_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~24_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~10_combout\,
	combout => \ALU|Mux15~1_combout\);

-- Location: LABCELL_X29_Y14_N24
\REGFILE|registers[26][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[26][23]~feeder_combout\);

-- Location: MLABCELL_X28_Y14_N27
\ALU|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~4_combout\ = ( !\CONTROL|ALUControl\(3) & ( \CONTROL|ALUControl\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(1),
	combout => \ALU|Mux31~4_combout\);

-- Location: MLABCELL_X28_Y14_N18
\ALU|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~5_combout\ = ( \ALU|Mux31~4_combout\ & ( !\CONTROL|ALUControl\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_Mux31~4_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux8~5_combout\);

-- Location: MLABCELL_X39_Y20_N24
\REGFILE|registers[28][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[28][26]~feeder_combout\);

-- Location: LABCELL_X36_Y16_N54
\ALU|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~5_combout\ = ( \inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(2)) # ((!\CONTROL|ALUControl\(1) & (\inputALU[10]~120_combout\ & \CONTROL|ALUControl\(0)))) ) ) # ( !\inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(1) & 
-- (\CONTROL|ALUControl\(2) & (\inputALU[10]~120_combout\ & \CONTROL|ALUControl\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001011001100110011101100110011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \ALT_INV_inputALU[10]~120_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \ALT_INV_inputALU[31]~351_combout\,
	combout => \ALU|Mux5~5_combout\);

-- Location: LABCELL_X36_Y16_N45
\ALU|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~4_combout\ = ( !\REGFILE|Mux5~10_combout\ & ( (\ALU|Mux8~0_combout\ & !\inputALU[26]~296_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux8~0_combout\,
	datad => \ALT_INV_inputALU[26]~296_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~10_combout\,
	combout => \ALU|Mux5~4_combout\);

-- Location: LABCELL_X31_Y15_N27
\ALU|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~1_combout\ = ( \CONTROL|ALUControl\(2) & ( (\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(0)) ) ) # ( !\CONTROL|ALUControl\(2) & ( !\CONTROL|ALUControl\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	combout => \ALU|Mux9~1_combout\);

-- Location: LABCELL_X37_Y15_N24
\ALU|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~2_combout\ = ( \CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(1)) ) ) # ( !\CONTROL|ALUControl\(0) & ( \CONTROL|ALUControl\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux9~2_combout\);

-- Location: LABCELL_X37_Y15_N3
\ALU|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~6_combout\ = ( \ALU|Mux9~1_combout\ & ( !\ALU|Mux9~2_combout\ & ( !\CONTROL|ALUControl\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \ALU|ALT_INV_Mux9~1_combout\,
	dataf => \ALU|ALT_INV_Mux9~2_combout\,
	combout => \ALU|Mux10~6_combout\);

-- Location: LABCELL_X37_Y15_N18
\ALU|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~4_combout\ = ( \CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(3) & !\CONTROL|ALUControl\(1))) ) ) # ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(3) & \CONTROL|ALUControl\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(3),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux10~4_combout\);

-- Location: LABCELL_X31_Y15_N24
\ALU|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~8_combout\ = ( \ALU|Mux10~4_combout\ & ( !\ALU|Mux9~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux9~1_combout\,
	dataf => \ALU|ALT_INV_Mux10~4_combout\,
	combout => \ALU|Mux8~8_combout\);

-- Location: LABCELL_X36_Y16_N24
\ALU|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~6_combout\ = ( \ALU|Mux8~8_combout\ & ( (\REGFILE|Mux5~10_combout\) # (\inputALU[26]~296_combout\) ) ) # ( !\ALU|Mux8~8_combout\ & ( (\inputALU[26]~296_combout\ & (\REGFILE|Mux5~10_combout\ & \ALU|Mux10~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[26]~296_combout\,
	datac => \REGFILE|ALT_INV_Mux5~10_combout\,
	datad => \ALU|ALT_INV_Mux10~6_combout\,
	dataf => \ALU|ALT_INV_Mux8~8_combout\,
	combout => \ALU|Mux5~6_combout\);

-- Location: LABCELL_X36_Y16_N48
\ALU|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~7_combout\ = ( \ALU|Mux5~6_combout\ ) # ( !\ALU|Mux5~6_combout\ & ( (\CONTROL|ALUControl\(3) & (\ALU|Mux9~0_combout\ & ((\ALU|Mux5~4_combout\) # (\ALU|Mux5~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001000000010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \ALU|ALT_INV_Mux9~0_combout\,
	datac => \ALU|ALT_INV_Mux5~5_combout\,
	datad => \ALU|ALT_INV_Mux5~4_combout\,
	dataf => \ALU|ALT_INV_Mux5~6_combout\,
	combout => \ALU|Mux5~7_combout\);

-- Location: LABCELL_X40_Y16_N6
\REGFILE|registers[7][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[7][26]~feeder_combout\);

-- Location: FF_X40_Y16_N8
\REGFILE|registers[7][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][26]~q\);

-- Location: LABCELL_X33_Y12_N51
\REGFILE|registers[5][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[5][26]~feeder_combout\);

-- Location: FF_X33_Y12_N53
\REGFILE|registers[5][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][26]~q\);

-- Location: MLABCELL_X39_Y15_N24
\REGFILE|registers[6][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[6][26]~feeder_combout\);

-- Location: FF_X39_Y15_N26
\REGFILE|registers[6][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][26]~q\);

-- Location: MLABCELL_X34_Y14_N45
\REGFILE|registers[4][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[4][26]~feeder_combout\);

-- Location: FF_X34_Y14_N47
\REGFILE|registers[4][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][26]~q\);

-- Location: MLABCELL_X39_Y16_N54
\inputALU[26]~292\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~292_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][26]~q\,
	datab => \REGFILE|ALT_INV_registers[5][26]~q\,
	datac => \REGFILE|ALT_INV_registers[6][26]~q\,
	datad => \REGFILE|ALT_INV_registers[4][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[26]~292_combout\);

-- Location: MLABCELL_X39_Y16_N48
\REGFILE|registers[0][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[0][26]~feeder_combout\);

-- Location: FF_X39_Y16_N50
\REGFILE|registers[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][26]~q\);

-- Location: MLABCELL_X39_Y10_N3
\REGFILE|registers[1][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[1][26]~feeder_combout\);

-- Location: FF_X39_Y10_N5
\REGFILE|registers[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][26]~q\);

-- Location: LABCELL_X27_Y16_N18
\REGFILE|registers[3][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[3][26]~feeder_combout\);

-- Location: FF_X27_Y16_N20
\REGFILE|registers[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][26]~q\);

-- Location: LABCELL_X37_Y13_N9
\REGFILE|registers[2][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[2][26]~feeder_combout\);

-- Location: FF_X37_Y13_N11
\REGFILE|registers[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][26]~q\);

-- Location: MLABCELL_X39_Y16_N18
\inputALU[26]~291\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~291_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][26]~q\,
	datab => \REGFILE|ALT_INV_registers[1][26]~q\,
	datac => \REGFILE|ALT_INV_registers[3][26]~q\,
	datad => \REGFILE|ALT_INV_registers[2][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[26]~291_combout\);

-- Location: LABCELL_X35_Y10_N39
\REGFILE|registers[15][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[15][26]~feeder_combout\);

-- Location: FF_X35_Y10_N41
\REGFILE|registers[15][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][26]~q\);

-- Location: LABCELL_X27_Y16_N6
\REGFILE|registers[14][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[14][26]~feeder_combout\);

-- Location: FF_X27_Y16_N8
\REGFILE|registers[14][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][26]~q\);

-- Location: LABCELL_X27_Y16_N12
\REGFILE|registers[13][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[13][26]~feeder_combout\);

-- Location: FF_X27_Y16_N14
\REGFILE|registers[13][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][26]~q\);

-- Location: LABCELL_X37_Y24_N9
\REGFILE|registers[12][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[12][26]~feeder_combout\);

-- Location: FF_X37_Y24_N11
\REGFILE|registers[12][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][26]~q\);

-- Location: MLABCELL_X39_Y16_N0
\inputALU[26]~294\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~294_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][26]~q\,
	datab => \REGFILE|ALT_INV_registers[14][26]~q\,
	datac => \REGFILE|ALT_INV_registers[13][26]~q\,
	datad => \REGFILE|ALT_INV_registers[12][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[26]~294_combout\);

-- Location: MLABCELL_X39_Y16_N24
\REGFILE|registers[11][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[11][26]~feeder_combout\);

-- Location: FF_X39_Y16_N26
\REGFILE|registers[11][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][26]~q\);

-- Location: LABCELL_X36_Y22_N42
\REGFILE|registers[9][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[9][26]~feeder_combout\);

-- Location: FF_X36_Y22_N44
\REGFILE|registers[9][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][26]~q\);

-- Location: LABCELL_X27_Y17_N27
\REGFILE|registers[8][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[8][26]~feeder_combout\);

-- Location: FF_X27_Y17_N29
\REGFILE|registers[8][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][26]~q\);

-- Location: MLABCELL_X39_Y16_N6
\REGFILE|registers[10][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[10][26]~feeder_combout\);

-- Location: FF_X39_Y16_N8
\REGFILE|registers[10][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][26]~q\);

-- Location: MLABCELL_X39_Y16_N12
\inputALU[26]~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~293_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][26]~q\,
	datab => \REGFILE|ALT_INV_registers[9][26]~q\,
	datac => \REGFILE|ALT_INV_registers[8][26]~q\,
	datad => \REGFILE|ALT_INV_registers[10][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[26]~293_combout\);

-- Location: MLABCELL_X39_Y16_N30
\inputALU[26]~295\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~295_combout\ = ( \inputALU[26]~294_combout\ & ( \inputALU[26]~293_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[26]~291_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[26]~292_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[26]~294_combout\ & ( \inputALU[26]~293_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[26]~291_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[26]~292_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \inputALU[26]~294_combout\ & ( !\inputALU[26]~293_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\inputALU[26]~291_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[26]~292_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) 
-- ) # ( !\inputALU[26]~294_combout\ & ( !\inputALU[26]~293_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[26]~291_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[26]~292_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[26]~292_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[26]~291_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[26]~294_combout\,
	dataf => \ALT_INV_inputALU[26]~293_combout\,
	combout => \inputALU[26]~295_combout\);

-- Location: MLABCELL_X39_Y16_N9
\inputALU[26]~378\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~378_combout\ = ( \inputALU[26]~295_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[26]~290_combout\) ) ) # ( !\inputALU[26]~295_combout\ & ( (\inputALU[26]~290_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[26]~290_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[26]~295_combout\,
	combout => \inputALU[26]~378_combout\);

-- Location: LABCELL_X27_Y14_N6
\Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~89_sumout\ = SUM(( \Add0~89_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~86\ ))
-- \Add1~90\ = CARRY(( \Add0~89_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~89_sumout\,
	cin => \Add1~86\,
	sumout => \Add1~89_sumout\,
	cout => \Add1~90\);

-- Location: LABCELL_X27_Y14_N9
\Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~93_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~93_sumout\ ) + ( \Add1~90\ ))
-- \Add1~94\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~93_sumout\ ) + ( \Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~90\,
	sumout => \Add1~93_sumout\,
	cout => \Add1~94\);

-- Location: LABCELL_X48_Y16_N24
\ADD_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~0_combout\ = ( \CONTROL|Mux6~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	dataf => \CONTROL|ALT_INV_Mux6~0_combout\,
	combout => \ADD_MUX~0_combout\);

-- Location: LABCELL_X30_Y20_N54
\REGFILE|registers[14][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[14][27]~feeder_combout\);

-- Location: LABCELL_X30_Y21_N6
\REGFILE|registers[19][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][27]~feeder_combout\ = \Add0~101_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[19][27]~feeder_combout\);

-- Location: FF_X30_Y21_N8
\REGFILE|registers[19][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][27]~q\);

-- Location: LABCELL_X29_Y12_N21
\REGFILE|registers[27][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][27]~feeder_combout\ = \Add0~101_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[27][27]~feeder_combout\);

-- Location: FF_X29_Y12_N23
\REGFILE|registers[27][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][27]~q\);

-- Location: LABCELL_X33_Y11_N54
\REGFILE|registers[23][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][27]~feeder_combout\ = \Add0~101_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[23][27]~feeder_combout\);

-- Location: FF_X33_Y11_N56
\REGFILE|registers[23][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][27]~q\);

-- Location: LABCELL_X43_Y14_N0
\REGFILE|registers[31][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][27]~feeder_combout\ = \Add0~101_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[31][27]~feeder_combout\);

-- Location: FF_X43_Y14_N2
\REGFILE|registers[31][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][27]~q\);

-- Location: LABCELL_X31_Y13_N27
\inputALU[27]~300\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~300_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][27]~q\,
	datab => \REGFILE|ALT_INV_registers[27][27]~q\,
	datac => \REGFILE|ALT_INV_registers[23][27]~q\,
	datad => \REGFILE|ALT_INV_registers[31][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[27]~300_combout\);

-- Location: LABCELL_X29_Y13_N9
\REGFILE|registers[25][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[25][27]~feeder_combout\);

-- Location: FF_X29_Y13_N11
\REGFILE|registers[25][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][27]~q\);

-- Location: LABCELL_X29_Y13_N45
\REGFILE|registers[17][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[17][27]~feeder_combout\);

-- Location: FF_X29_Y13_N47
\REGFILE|registers[17][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][27]~q\);

-- Location: LABCELL_X29_Y13_N39
\REGFILE|registers[21][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[21][27]~feeder_combout\);

-- Location: FF_X29_Y13_N41
\REGFILE|registers[21][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][27]~q\);

-- Location: LABCELL_X29_Y10_N0
\REGFILE|registers[29][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[29][27]~feeder_combout\);

-- Location: FF_X29_Y10_N2
\REGFILE|registers[29][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][27]~q\);

-- Location: LABCELL_X30_Y13_N18
\inputALU[27]~298\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~298_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[29][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[21][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[17][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][27]~q\,
	datab => \REGFILE|ALT_INV_registers[17][27]~q\,
	datac => \REGFILE|ALT_INV_registers[21][27]~q\,
	datad => \REGFILE|ALT_INV_registers[29][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[27]~298_combout\);

-- Location: MLABCELL_X34_Y10_N54
\REGFILE|registers[26][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[26][27]~feeder_combout\);

-- Location: FF_X34_Y10_N56
\REGFILE|registers[26][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][27]~q\);

-- Location: MLABCELL_X39_Y11_N15
\REGFILE|registers[22][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[22][27]~feeder_combout\);

-- Location: FF_X39_Y11_N17
\REGFILE|registers[22][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][27]~q\);

-- Location: MLABCELL_X39_Y12_N6
\REGFILE|registers[30][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[30][27]~feeder_combout\);

-- Location: FF_X39_Y12_N8
\REGFILE|registers[30][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][27]~q\);

-- Location: MLABCELL_X34_Y10_N15
\REGFILE|registers[18][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[18][27]~feeder_combout\);

-- Location: FF_X34_Y10_N17
\REGFILE|registers[18][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][27]~q\);

-- Location: LABCELL_X40_Y12_N57
\inputALU[27]~299\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~299_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[22][27]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][27]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[18][27]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[26][27]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[18][27]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[22][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][27]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[18][27]~q\ & ( 
-- (\REGFILE|registers[26][27]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][27]~q\,
	datab => \REGFILE|ALT_INV_registers[22][27]~q\,
	datac => \REGFILE|ALT_INV_registers[30][27]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[18][27]~q\,
	combout => \inputALU[27]~299_combout\);

-- Location: MLABCELL_X34_Y11_N48
\REGFILE|registers[28][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[28][27]~feeder_combout\);

-- Location: FF_X34_Y11_N50
\REGFILE|registers[28][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][27]~q\);

-- Location: LABCELL_X31_Y11_N12
\REGFILE|registers[24][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[24][27]~feeder_combout\);

-- Location: FF_X31_Y11_N14
\REGFILE|registers[24][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][27]~q\);

-- Location: MLABCELL_X34_Y11_N18
\REGFILE|registers[16][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[16][27]~feeder_combout\);

-- Location: FF_X34_Y11_N20
\REGFILE|registers[16][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][27]~q\);

-- Location: LABCELL_X33_Y11_N27
\REGFILE|registers[20][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][27]~feeder_combout\ = \Add0~101_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[20][27]~feeder_combout\);

-- Location: FF_X33_Y11_N29
\REGFILE|registers[20][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][27]~q\);

-- Location: MLABCELL_X34_Y11_N30
\inputALU[27]~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~297_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][27]~q\,
	datab => \REGFILE|ALT_INV_registers[24][27]~q\,
	datac => \REGFILE|ALT_INV_registers[16][27]~q\,
	datad => \REGFILE|ALT_INV_registers[20][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[27]~297_combout\);

-- Location: LABCELL_X31_Y13_N18
\inputALU[27]~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~301_combout\ = ( \inputALU[27]~299_combout\ & ( \inputALU[27]~297_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[27]~298_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[27]~300_combout\))) ) ) ) # ( !\inputALU[27]~299_combout\ & ( \inputALU[27]~297_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[27]~298_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[27]~300_combout\)))) ) ) ) # ( \inputALU[27]~299_combout\ & ( !\inputALU[27]~297_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[27]~298_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[27]~300_combout\)))) ) ) ) # ( !\inputALU[27]~299_combout\ & ( !\inputALU[27]~297_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[27]~298_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[27]~300_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~300_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ALT_INV_inputALU[27]~298_combout\,
	datae => \ALT_INV_inputALU[27]~299_combout\,
	dataf => \ALT_INV_inputALU[27]~297_combout\,
	combout => \inputALU[27]~301_combout\);

-- Location: LABCELL_X31_Y13_N54
\inputALU[27]~379\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~379_combout\ = ( \inputALU[27]~301_combout\ & ( (\inputALU[27]~306_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[27]~301_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[27]~306_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[27]~306_combout\,
	dataf => \ALT_INV_inputALU[27]~301_combout\,
	combout => \inputALU[27]~379_combout\);

-- Location: LABCELL_X37_Y14_N21
\ALU|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~105_sumout\ = SUM(( \REGFILE|Mux5~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[26]~378_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~102\ ))
-- \ALU|Add0~106\ = CARRY(( \REGFILE|Mux5~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[26]~378_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux5~10_combout\,
	dataf => \ALT_INV_inputALU[26]~378_combout\,
	cin => \ALU|Add0~102\,
	sumout => \ALU|Add0~105_sumout\,
	cout => \ALU|Add0~106\);

-- Location: LABCELL_X37_Y14_N24
\ALU|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~109_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[27]~379_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux4~10_combout\ ) + ( 
-- \ALU|Add0~106\ ))
-- \ALU|Add0~110\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[27]~379_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux4~10_combout\ ) + ( 
-- \ALU|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[27]~379_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	cin => \ALU|Add0~106\,
	sumout => \ALU|Add0~109_sumout\,
	cout => \ALU|Add0~110\);

-- Location: MLABCELL_X28_Y15_N51
\ALU|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~4_combout\ = ( !\REGFILE|Mux4~10_combout\ & ( (!\inputALU[27]~307_combout\ & \ALU|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[27]~307_combout\,
	datad => \ALU|ALT_INV_Mux8~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	combout => \ALU|Mux4~4_combout\);

-- Location: MLABCELL_X28_Y15_N48
\ALU|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~5_combout\ = ( \inputALU[11]~131_combout\ & ( (!\CONTROL|ALUControl\(2) & (((\inputALU[31]~351_combout\)))) # (\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & ((!\CONTROL|ALUControl\(1))))) ) ) # ( !\inputALU[11]~131_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000011101000011000001110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALT_INV_inputALU[11]~131_combout\,
	combout => \ALU|Mux4~5_combout\);

-- Location: MLABCELL_X28_Y15_N33
\ALU|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~6_combout\ = ( \REGFILE|Mux4~10_combout\ & ( ((\inputALU[27]~307_combout\ & \ALU|Mux10~6_combout\)) # (\ALU|Mux8~8_combout\) ) ) # ( !\REGFILE|Mux4~10_combout\ & ( (\inputALU[27]~307_combout\ & \ALU|Mux8~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~307_combout\,
	datac => \ALU|ALT_INV_Mux10~6_combout\,
	datad => \ALU|ALT_INV_Mux8~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~10_combout\,
	combout => \ALU|Mux4~6_combout\);

-- Location: MLABCELL_X28_Y15_N57
\ALU|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~7_combout\ = ( \ALU|Mux4~5_combout\ & ( \ALU|Mux4~6_combout\ ) ) # ( !\ALU|Mux4~5_combout\ & ( \ALU|Mux4~6_combout\ ) ) # ( \ALU|Mux4~5_combout\ & ( !\ALU|Mux4~6_combout\ & ( (\CONTROL|ALUControl\(3) & \ALU|Mux9~0_combout\) ) ) ) # ( 
-- !\ALU|Mux4~5_combout\ & ( !\ALU|Mux4~6_combout\ & ( (\CONTROL|ALUControl\(3) & (\ALU|Mux9~0_combout\ & \ALU|Mux4~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux9~0_combout\,
	datad => \ALU|ALT_INV_Mux4~4_combout\,
	datae => \ALU|ALT_INV_Mux4~5_combout\,
	dataf => \ALU|ALT_INV_Mux4~6_combout\,
	combout => \ALU|Mux4~7_combout\);

-- Location: LABCELL_X33_Y21_N57
\REGFILE|registers[27][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[27][19]~feeder_combout\);

-- Location: LABCELL_X36_Y12_N27
\ALU|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~4_combout\ = ( \inputALU[3]~43_combout\ & ( (!\CONTROL|ALUControl\(2) & (((\inputALU[31]~351_combout\)))) # (\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(1)))) ) ) # ( !\inputALU[3]~43_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000100111101000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|Mux12~4_combout\);

-- Location: MLABCELL_X34_Y11_N3
\ALU|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~5_combout\ = ( \ALU|Mux8~0_combout\ & ( \ALU|Mux12~4_combout\ & ( (\CONTROL|ALUControl\(3) & \ALU|Mux9~0_combout\) ) ) ) # ( !\ALU|Mux8~0_combout\ & ( \ALU|Mux12~4_combout\ & ( (\CONTROL|ALUControl\(3) & \ALU|Mux9~0_combout\) ) ) ) # ( 
-- \ALU|Mux8~0_combout\ & ( !\ALU|Mux12~4_combout\ & ( (!\inputALU[19]~219_combout\ & (\CONTROL|ALUControl\(3) & (\ALU|Mux9~0_combout\ & !\REGFILE|Mux12~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[19]~219_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux9~0_combout\,
	datad => \REGFILE|ALT_INV_Mux12~10_combout\,
	datae => \ALU|ALT_INV_Mux8~0_combout\,
	dataf => \ALU|ALT_INV_Mux12~4_combout\,
	combout => \ALU|Mux12~5_combout\);

-- Location: LABCELL_X42_Y21_N27
\REGFILE|registers[7][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][19]~feeder_combout\ = \Add0~69_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[7][19]~feeder_combout\);

-- Location: FF_X42_Y21_N29
\REGFILE|registers[7][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][19]~q\);

-- Location: LABCELL_X33_Y19_N18
\REGFILE|registers[4][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[4][19]~feeder_combout\);

-- Location: FF_X33_Y19_N20
\REGFILE|registers[4][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][19]~q\);

-- Location: LABCELL_X43_Y21_N24
\REGFILE|registers[5][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[5][19]~feeder_combout\);

-- Location: FF_X43_Y21_N26
\REGFILE|registers[5][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][19]~q\);

-- Location: LABCELL_X40_Y10_N12
\REGFILE|registers[6][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[6][19]~feeder_combout\);

-- Location: FF_X40_Y10_N14
\REGFILE|registers[6][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][19]~q\);

-- Location: MLABCELL_X39_Y17_N15
\inputALU[19]~215\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~215_combout\ = ( \REGFILE|registers[5][19]~q\ & ( \REGFILE|registers[6][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[4][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|registers[7][19]~q\)))) ) ) ) # ( !\REGFILE|registers[5][19]~q\ & ( \REGFILE|registers[6][19]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[4][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][19]~q\))) ) ) ) # ( \REGFILE|registers[5][19]~q\ & ( !\REGFILE|registers[6][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][19]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\REGFILE|registers[7][19]~q\)))) ) 
-- ) ) # ( !\REGFILE|registers[5][19]~q\ & ( !\REGFILE|registers[6][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][19]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \REGFILE|ALT_INV_registers[7][19]~q\,
	datad => \REGFILE|ALT_INV_registers[4][19]~q\,
	datae => \REGFILE|ALT_INV_registers[5][19]~q\,
	dataf => \REGFILE|ALT_INV_registers[6][19]~q\,
	combout => \inputALU[19]~215_combout\);

-- Location: FF_X42_Y17_N53
\REGFILE|registers[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~69_sumout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][19]~q\);

-- Location: MLABCELL_X39_Y16_N51
\REGFILE|registers[0][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[0][19]~feeder_combout\);

-- Location: FF_X39_Y16_N53
\REGFILE|registers[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][19]~q\);

-- Location: MLABCELL_X39_Y12_N42
\REGFILE|registers[2][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[2][19]~feeder_combout\);

-- Location: FF_X39_Y12_N44
\REGFILE|registers[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][19]~q\);

-- Location: LABCELL_X51_Y14_N36
\REGFILE|registers[1][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[1][19]~feeder_combout\);

-- Location: FF_X51_Y14_N38
\REGFILE|registers[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][19]~q\);

-- Location: MLABCELL_X39_Y17_N30
\inputALU[19]~214\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~214_combout\ = ( \REGFILE|registers[2][19]~q\ & ( \REGFILE|registers[1][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[0][19]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[3][19]~q\))) ) ) ) # ( !\REGFILE|registers[2][19]~q\ & ( \REGFILE|registers[1][19]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[0][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[3][19]~q\))) ) ) ) # ( \REGFILE|registers[2][19]~q\ & ( !\REGFILE|registers[1][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[0][19]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][19]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) 
-- ) # ( !\REGFILE|registers[2][19]~q\ & ( !\REGFILE|registers[1][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[0][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][19]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][19]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[0][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[2][19]~q\,
	dataf => \REGFILE|ALT_INV_registers[1][19]~q\,
	combout => \inputALU[19]~214_combout\);

-- Location: MLABCELL_X34_Y13_N39
\REGFILE|registers[9][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[9][19]~feeder_combout\);

-- Location: FF_X34_Y13_N41
\REGFILE|registers[9][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][19]~q\);

-- Location: MLABCELL_X34_Y13_N42
\REGFILE|registers[8][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[8][19]~feeder_combout\);

-- Location: FF_X34_Y13_N44
\REGFILE|registers[8][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][19]~q\);

-- Location: LABCELL_X37_Y24_N51
\REGFILE|registers[10][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[10][19]~feeder_combout\);

-- Location: FF_X37_Y24_N53
\REGFILE|registers[10][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][19]~q\);

-- Location: LABCELL_X31_Y21_N24
\REGFILE|registers[11][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[11][19]~feeder_combout\);

-- Location: FF_X31_Y21_N26
\REGFILE|registers[11][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][19]~q\);

-- Location: MLABCELL_X39_Y17_N36
\inputALU[19]~216\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~216_combout\ = ( \REGFILE|registers[10][19]~q\ & ( \REGFILE|registers[11][19]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[9][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|registers[10][19]~q\ & ( \REGFILE|registers[11][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\REGFILE|registers[8][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[9][19]~q\))) ) ) 
-- ) # ( \REGFILE|registers[10][19]~q\ & ( !\REGFILE|registers[11][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[8][19]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][19]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\REGFILE|registers[10][19]~q\ & ( !\REGFILE|registers[11][19]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][19]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[9][19]~q\,
	datac => \REGFILE|ALT_INV_registers[8][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[10][19]~q\,
	dataf => \REGFILE|ALT_INV_registers[11][19]~q\,
	combout => \inputALU[19]~216_combout\);

-- Location: LABCELL_X40_Y22_N54
\REGFILE|registers[15][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][19]~feeder_combout\ = \Add0~69_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[15][19]~feeder_combout\);

-- Location: FF_X40_Y22_N56
\REGFILE|registers[15][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][19]~q\);

-- Location: LABCELL_X40_Y22_N42
\REGFILE|registers[13][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][19]~feeder_combout\ = \Add0~69_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[13][19]~feeder_combout\);

-- Location: FF_X40_Y22_N44
\REGFILE|registers[13][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][19]~q\);

-- Location: MLABCELL_X39_Y21_N15
\REGFILE|registers[12][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][19]~feeder_combout\ = \Add0~69_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[12][19]~feeder_combout\);

-- Location: FF_X39_Y21_N17
\REGFILE|registers[12][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][19]~q\);

-- Location: LABCELL_X40_Y22_N6
\REGFILE|registers[14][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][19]~feeder_combout\ = \Add0~69_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[14][19]~feeder_combout\);

-- Location: FF_X40_Y22_N8
\REGFILE|registers[14][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][19]~q\);

-- Location: LABCELL_X40_Y22_N0
\inputALU[19]~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~217_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][19]~q\,
	datab => \REGFILE|ALT_INV_registers[13][19]~q\,
	datac => \REGFILE|ALT_INV_registers[12][19]~q\,
	datad => \REGFILE|ALT_INV_registers[14][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[19]~217_combout\);

-- Location: MLABCELL_X39_Y17_N48
\inputALU[19]~218\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~218_combout\ = ( \inputALU[19]~216_combout\ & ( \inputALU[19]~217_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[19]~214_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[19]~215_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[19]~216_combout\ & ( \inputALU[19]~217_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \inputALU[19]~214_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\inputALU[19]~215_combout\))) ) ) ) # 
-- ( \inputALU[19]~216_combout\ & ( !\inputALU[19]~217_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[19]~214_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[19]~215_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( !\inputALU[19]~216_combout\ & ( !\inputALU[19]~217_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[19]~214_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[19]~215_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ALT_INV_inputALU[19]~215_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ALT_INV_inputALU[19]~214_combout\,
	datae => \ALT_INV_inputALU[19]~216_combout\,
	dataf => \ALT_INV_inputALU[19]~217_combout\,
	combout => \inputALU[19]~218_combout\);

-- Location: LABCELL_X36_Y18_N15
\inputALU[19]~371\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~371_combout\ = ( \inputALU[19]~218_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[19]~213_combout\) ) ) # ( !\inputALU[19]~218_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[19]~213_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[19]~213_combout\,
	dataf => \ALT_INV_inputALU[19]~218_combout\,
	combout => \inputALU[19]~371_combout\);

-- Location: MLABCELL_X47_Y15_N12
\REGFILE|registers[0][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[0][18]~feeder_combout\);

-- Location: FF_X47_Y15_N14
\REGFILE|registers[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][18]~q\);

-- Location: LABCELL_X43_Y17_N42
\REGFILE|registers[3][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[3][18]~feeder_combout\);

-- Location: FF_X43_Y17_N44
\REGFILE|registers[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][18]~q\);

-- Location: LABCELL_X51_Y18_N54
\REGFILE|registers[2][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[2][18]~feeder_combout\);

-- Location: FF_X51_Y18_N56
\REGFILE|registers[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][18]~q\);

-- Location: LABCELL_X43_Y14_N9
\REGFILE|registers[1][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[1][18]~feeder_combout\);

-- Location: FF_X43_Y14_N11
\REGFILE|registers[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][18]~q\);

-- Location: LABCELL_X48_Y18_N24
\inputALU[18]~203\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~203_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[3][18]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[2][18]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[1][18]~q\ & ( (\REGFILE|registers[3][18]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[1][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[0][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[2][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][18]~q\,
	datab => \REGFILE|ALT_INV_registers[3][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[2][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[1][18]~q\,
	combout => \inputALU[18]~203_combout\);

-- Location: MLABCELL_X52_Y18_N54
\REGFILE|registers[13][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[13][18]~feeder_combout\);

-- Location: FF_X52_Y18_N56
\REGFILE|registers[13][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][18]~q\);

-- Location: MLABCELL_X52_Y18_N15
\REGFILE|registers[14][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[14][18]~feeder_combout\);

-- Location: FF_X52_Y18_N17
\REGFILE|registers[14][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][18]~q\);

-- Location: LABCELL_X46_Y13_N18
\REGFILE|registers[15][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[15][18]~feeder_combout\);

-- Location: FF_X46_Y13_N20
\REGFILE|registers[15][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][18]~q\);

-- Location: MLABCELL_X47_Y14_N12
\REGFILE|registers[12][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[12][18]~feeder_combout\);

-- Location: FF_X47_Y14_N14
\REGFILE|registers[12][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][18]~q\);

-- Location: LABCELL_X48_Y18_N30
\inputALU[18]~206\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~206_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][18]~q\,
	datab => \REGFILE|ALT_INV_registers[14][18]~q\,
	datac => \REGFILE|ALT_INV_registers[15][18]~q\,
	datad => \REGFILE|ALT_INV_registers[12][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[18]~206_combout\);

-- Location: LABCELL_X48_Y13_N48
\REGFILE|registers[7][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[7][18]~feeder_combout\);

-- Location: FF_X48_Y13_N50
\REGFILE|registers[7][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][18]~q\);

-- Location: LABCELL_X51_Y14_N30
\REGFILE|registers[6][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[6][18]~feeder_combout\);

-- Location: FF_X51_Y14_N32
\REGFILE|registers[6][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][18]~q\);

-- Location: MLABCELL_X52_Y18_N6
\REGFILE|registers[5][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[5][18]~feeder_combout\);

-- Location: FF_X52_Y18_N8
\REGFILE|registers[5][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][18]~q\);

-- Location: LABCELL_X48_Y18_N54
\inputALU[18]~204\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~204_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][18]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][18]~q\,
	datab => \REGFILE|ALT_INV_registers[4][18]~q\,
	datac => \REGFILE|ALT_INV_registers[6][18]~q\,
	datad => \REGFILE|ALT_INV_registers[5][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[18]~204_combout\);

-- Location: LABCELL_X53_Y15_N33
\REGFILE|registers[8][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[8][18]~feeder_combout\);

-- Location: FF_X53_Y15_N35
\REGFILE|registers[8][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][18]~q\);

-- Location: MLABCELL_X52_Y15_N12
\REGFILE|registers[10][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[10][18]~feeder_combout\);

-- Location: FF_X52_Y15_N14
\REGFILE|registers[10][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][18]~q\);

-- Location: MLABCELL_X34_Y13_N51
\REGFILE|registers[9][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[9][18]~feeder_combout\);

-- Location: FF_X34_Y13_N53
\REGFILE|registers[9][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][18]~q\);

-- Location: MLABCELL_X28_Y15_N36
\REGFILE|registers[11][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[11][18]~feeder_combout\);

-- Location: FF_X28_Y15_N38
\REGFILE|registers[11][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][18]~q\);

-- Location: LABCELL_X48_Y18_N48
\inputALU[18]~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~205_combout\ = ( \REGFILE|registers[9][18]~q\ & ( \REGFILE|registers[11][18]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[8][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[10][18]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[9][18]~q\ & ( \REGFILE|registers[11][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[8][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[10][18]~q\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( \REGFILE|registers[9][18]~q\ & ( !\REGFILE|registers[11][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[8][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[10][18]~q\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # ( !\REGFILE|registers[9][18]~q\ & ( !\REGFILE|registers[11][18]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[8][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[10][18]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][18]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[10][18]~q\,
	datae => \REGFILE|ALT_INV_registers[9][18]~q\,
	dataf => \REGFILE|ALT_INV_registers[11][18]~q\,
	combout => \inputALU[18]~205_combout\);

-- Location: LABCELL_X48_Y18_N36
\inputALU[18]~207\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~207_combout\ = ( \inputALU[18]~204_combout\ & ( \inputALU[18]~205_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[18]~203_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\inputALU[18]~206_combout\)))) ) ) ) # ( !\inputALU[18]~204_combout\ & ( \inputALU[18]~205_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[18]~203_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\inputALU[18]~206_combout\)))) ) ) ) # ( \inputALU[18]~204_combout\ & ( !\inputALU[18]~205_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inputALU[18]~203_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[18]~206_combout\)))) ) ) ) # 
-- ( !\inputALU[18]~204_combout\ & ( !\inputALU[18]~205_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[18]~203_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[18]~206_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[18]~203_combout\,
	datad => \ALT_INV_inputALU[18]~206_combout\,
	datae => \ALT_INV_inputALU[18]~204_combout\,
	dataf => \ALT_INV_inputALU[18]~205_combout\,
	combout => \inputALU[18]~207_combout\);

-- Location: LABCELL_X48_Y18_N6
\inputALU[18]~370\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~370_combout\ = ( \inputALU[18]~202_combout\ & ( (\inputALU[18]~207_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[18]~202_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[18]~207_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[18]~207_combout\,
	dataf => \ALT_INV_inputALU[18]~202_combout\,
	combout => \inputALU[18]~370_combout\);

-- Location: LABCELL_X27_Y15_N36
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( \Add0~49_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( \Add0~49_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~49_sumout\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: LABCELL_X27_Y15_N39
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) ) + ( \Add0~53_sumout\ ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(13) ) + ( \Add0~53_sumout\ ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~53_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: LABCELL_X27_Y15_N42
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( \Add0~57_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(14) ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( \Add0~57_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(14) ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \ALT_INV_Add0~57_sumout\,
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: LABCELL_X27_Y15_N45
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( \Add0~61_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~58\ ))
-- \Add1~62\ = CARRY(( \Add0~61_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~61_sumout\,
	cin => \Add1~58\,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: MLABCELL_X34_Y14_N15
\NEXT_PC[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[17]~17_combout\ = ( \Add1~61_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( !\Add1~61_sumout\ & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(15)) ) ) ) # ( \Add1~61_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~61_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux14~10_combout\)) ) ) ) # ( !\Add1~61_sumout\ & ( 
-- !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~61_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux14~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \REGFILE|ALT_INV_Mux14~10_combout\,
	datac => \ALT_INV_Add0~61_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datae => \ALT_INV_Add1~61_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[17]~17_combout\);

-- Location: FF_X34_Y14_N17
\PC|PC[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[17]~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(17));

-- Location: LABCELL_X42_Y17_N18
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( \PC|PC\(8) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( \PC|PC\(8) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(8),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: LABCELL_X42_Y17_N21
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( \PC|PC\(9) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( \PC|PC\(9) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(9),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: LABCELL_X42_Y17_N24
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( \PC|PC\(10) ) + ( GND ) + ( \Add0~30\ ))
-- \Add0~34\ = CARRY(( \PC|PC\(10) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(10),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\,
	cout => \Add0~34\);

-- Location: LABCELL_X42_Y17_N27
\Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~37_sumout\ = SUM(( \PC|PC\(11) ) + ( GND ) + ( \Add0~34\ ))
-- \Add0~38\ = CARRY(( \PC|PC\(11) ) + ( GND ) + ( \Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(11),
	cin => \Add0~34\,
	sumout => \Add0~37_sumout\,
	cout => \Add0~38\);

-- Location: LABCELL_X42_Y17_N30
\Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~41_sumout\ = SUM(( \PC|PC\(12) ) + ( GND ) + ( \Add0~38\ ))
-- \Add0~42\ = CARRY(( \PC|PC\(12) ) + ( GND ) + ( \Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(12),
	cin => \Add0~38\,
	sumout => \Add0~41_sumout\,
	cout => \Add0~42\);

-- Location: LABCELL_X42_Y17_N33
\Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~45_sumout\ = SUM(( \PC|PC\(13) ) + ( GND ) + ( \Add0~42\ ))
-- \Add0~46\ = CARRY(( \PC|PC\(13) ) + ( GND ) + ( \Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(13),
	cin => \Add0~42\,
	sumout => \Add0~45_sumout\,
	cout => \Add0~46\);

-- Location: LABCELL_X42_Y17_N36
\Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~49_sumout\ = SUM(( \PC|PC\(14) ) + ( GND ) + ( \Add0~46\ ))
-- \Add0~50\ = CARRY(( \PC|PC\(14) ) + ( GND ) + ( \Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_PC\(14),
	cin => \Add0~46\,
	sumout => \Add0~49_sumout\,
	cout => \Add0~50\);

-- Location: LABCELL_X42_Y17_N39
\Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~53_sumout\ = SUM(( \PC|PC\(15) ) + ( GND ) + ( \Add0~50\ ))
-- \Add0~54\ = CARRY(( \PC|PC\(15) ) + ( GND ) + ( \Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(15),
	cin => \Add0~50\,
	sumout => \Add0~53_sumout\,
	cout => \Add0~54\);

-- Location: LABCELL_X42_Y17_N42
\Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~57_sumout\ = SUM(( \PC|PC\(16) ) + ( GND ) + ( \Add0~54\ ))
-- \Add0~58\ = CARRY(( \PC|PC\(16) ) + ( GND ) + ( \Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_PC\(16),
	cin => \Add0~54\,
	sumout => \Add0~57_sumout\,
	cout => \Add0~58\);

-- Location: LABCELL_X42_Y17_N45
\Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~61_sumout\ = SUM(( \PC|PC\(17) ) + ( GND ) + ( \Add0~58\ ))
-- \Add0~62\ = CARRY(( \PC|PC\(17) ) + ( GND ) + ( \Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC\(17),
	cin => \Add0~58\,
	sumout => \Add0~61_sumout\,
	cout => \Add0~62\);

-- Location: LABCELL_X42_Y14_N24
\REGFILE|registers[9][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[9][17]~feeder_combout\);

-- Location: LABCELL_X36_Y13_N18
\ALU|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~4_combout\ = ( \inputALU[1]~21_combout\ & ( (!\CONTROL|ALUControl\(2) & (\inputALU[31]~351_combout\)) # (\CONTROL|ALUControl\(2) & (((\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))))) ) ) # ( !\inputALU[1]~21_combout\ & ( 
-- (\inputALU[31]~351_combout\ & !\CONTROL|ALUControl\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101001100000101010100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	dataf => \ALT_INV_inputALU[1]~21_combout\,
	combout => \ALU|Mux14~4_combout\);

-- Location: LABCELL_X48_Y16_N42
\REGFILE|registers[27][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[27][17]~feeder_combout\);

-- Location: FF_X48_Y16_N44
\REGFILE|registers[27][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][17]~q\);

-- Location: LABCELL_X48_Y15_N21
\REGFILE|registers[23][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[23][17]~feeder_combout\);

-- Location: FF_X48_Y15_N23
\REGFILE|registers[23][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][17]~q\);

-- Location: LABCELL_X43_Y14_N51
\REGFILE|registers[31][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[31][17]~feeder_combout\);

-- Location: FF_X43_Y14_N53
\REGFILE|registers[31][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][17]~q\);

-- Location: LABCELL_X48_Y16_N6
\REGFILE|registers[19][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[19][17]~feeder_combout\);

-- Location: FF_X48_Y16_N8
\REGFILE|registers[19][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][17]~q\);

-- Location: LABCELL_X45_Y14_N54
\inputALU[17]~190\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~190_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][17]~q\,
	datab => \REGFILE|ALT_INV_registers[23][17]~q\,
	datac => \REGFILE|ALT_INV_registers[31][17]~q\,
	datad => \REGFILE|ALT_INV_registers[19][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[17]~190_combout\);

-- Location: LABCELL_X46_Y14_N27
\REGFILE|registers[26][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[26][17]~feeder_combout\);

-- Location: FF_X46_Y14_N29
\REGFILE|registers[26][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][17]~q\);

-- Location: LABCELL_X46_Y14_N48
\REGFILE|registers[22][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[22][17]~feeder_combout\);

-- Location: FF_X46_Y14_N50
\REGFILE|registers[22][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][17]~q\);

-- Location: MLABCELL_X52_Y14_N33
\REGFILE|registers[18][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[18][17]~feeder_combout\);

-- Location: FF_X52_Y14_N35
\REGFILE|registers[18][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][17]~q\);

-- Location: LABCELL_X50_Y13_N57
\REGFILE|registers[30][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[30][17]~feeder_combout\);

-- Location: FF_X50_Y13_N59
\REGFILE|registers[30][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][17]~q\);

-- Location: LABCELL_X45_Y14_N42
\inputALU[17]~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~189_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][17]~q\,
	datab => \REGFILE|ALT_INV_registers[22][17]~q\,
	datac => \REGFILE|ALT_INV_registers[18][17]~q\,
	datad => \REGFILE|ALT_INV_registers[30][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[17]~189_combout\);

-- Location: MLABCELL_X47_Y13_N21
\REGFILE|registers[24][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[24][17]~feeder_combout\);

-- Location: FF_X47_Y13_N23
\REGFILE|registers[24][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][17]~q\);

-- Location: LABCELL_X46_Y14_N57
\REGFILE|registers[28][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[28][17]~feeder_combout\);

-- Location: FF_X46_Y14_N59
\REGFILE|registers[28][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][17]~q\);

-- Location: LABCELL_X45_Y14_N24
\REGFILE|registers[20][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[20][17]~feeder_combout\);

-- Location: FF_X45_Y14_N26
\REGFILE|registers[20][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][17]~q\);

-- Location: LABCELL_X45_Y14_N6
\REGFILE|registers[16][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[16][17]~feeder_combout\);

-- Location: FF_X45_Y14_N8
\REGFILE|registers[16][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][17]~q\);

-- Location: LABCELL_X45_Y14_N0
\inputALU[17]~187\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~187_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][17]~q\,
	datab => \REGFILE|ALT_INV_registers[28][17]~q\,
	datac => \REGFILE|ALT_INV_registers[20][17]~q\,
	datad => \REGFILE|ALT_INV_registers[16][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[17]~187_combout\);

-- Location: MLABCELL_X52_Y14_N27
\REGFILE|registers[29][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[29][17]~feeder_combout\);

-- Location: FF_X52_Y14_N29
\REGFILE|registers[29][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][17]~q\);

-- Location: LABCELL_X45_Y14_N12
\REGFILE|registers[21][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[21][17]~feeder_combout\);

-- Location: FF_X45_Y14_N14
\REGFILE|registers[21][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][17]~q\);

-- Location: MLABCELL_X52_Y14_N0
\REGFILE|registers[25][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[25][17]~feeder_combout\);

-- Location: FF_X52_Y14_N2
\REGFILE|registers[25][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][17]~q\);

-- Location: LABCELL_X48_Y14_N24
\REGFILE|registers[17][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[17][17]~feeder_combout\);

-- Location: FF_X48_Y14_N26
\REGFILE|registers[17][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][17]~q\);

-- Location: LABCELL_X45_Y14_N48
\inputALU[17]~188\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~188_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][17]~q\,
	datab => \REGFILE|ALT_INV_registers[21][17]~q\,
	datac => \REGFILE|ALT_INV_registers[25][17]~q\,
	datad => \REGFILE|ALT_INV_registers[17][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[17]~188_combout\);

-- Location: LABCELL_X45_Y14_N30
\inputALU[17]~191\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~191_combout\ = ( \inputALU[17]~187_combout\ & ( \inputALU[17]~188_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[17]~189_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[17]~190_combout\))) ) ) ) # ( !\inputALU[17]~187_combout\ & ( \inputALU[17]~188_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[17]~189_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[17]~190_combout\)))) ) ) ) # 
-- ( \inputALU[17]~187_combout\ & ( !\inputALU[17]~188_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[17]~189_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[17]~190_combout\))) ) ) ) # ( !\inputALU[17]~187_combout\ & ( !\inputALU[17]~188_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[17]~189_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[17]~190_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[17]~190_combout\,
	datad => \ALT_INV_inputALU[17]~189_combout\,
	datae => \ALT_INV_inputALU[17]~187_combout\,
	dataf => \ALT_INV_inputALU[17]~188_combout\,
	combout => \inputALU[17]~191_combout\);

-- Location: LABCELL_X43_Y14_N21
\REGFILE|registers[0][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[0][17]~feeder_combout\);

-- Location: FF_X43_Y14_N23
\REGFILE|registers[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][17]~q\);

-- Location: LABCELL_X51_Y14_N3
\REGFILE|registers[1][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[1][17]~feeder_combout\);

-- Location: FF_X51_Y14_N5
\REGFILE|registers[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][17]~q\);

-- Location: FF_X42_Y17_N47
\REGFILE|registers[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~61_sumout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][17]~q\);

-- Location: LABCELL_X51_Y18_N3
\REGFILE|registers[2][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[2][17]~feeder_combout\);

-- Location: FF_X51_Y18_N5
\REGFILE|registers[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][17]~q\);

-- Location: LABCELL_X42_Y14_N21
\inputALU[17]~192\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~192_combout\ = ( \REGFILE|registers[3][17]~q\ & ( \REGFILE|registers[2][17]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[1][17]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\REGFILE|registers[3][17]~q\ & ( \REGFILE|registers[2][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[0][17]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[1][17]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) 
-- ) # ( \REGFILE|registers[3][17]~q\ & ( !\REGFILE|registers[2][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][17]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[1][17]~q\)))) ) ) ) # ( !\REGFILE|registers[3][17]~q\ & ( !\REGFILE|registers[2][17]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[1][17]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][17]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[1][17]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[3][17]~q\,
	dataf => \REGFILE|ALT_INV_registers[2][17]~q\,
	combout => \inputALU[17]~192_combout\);

-- Location: MLABCELL_X47_Y14_N21
\REGFILE|registers[12][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[12][17]~feeder_combout\);

-- Location: FF_X47_Y14_N23
\REGFILE|registers[12][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][17]~q\);

-- Location: LABCELL_X45_Y16_N12
\REGFILE|registers[13][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[13][17]~feeder_combout\);

-- Location: FF_X45_Y16_N14
\REGFILE|registers[13][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][17]~q\);

-- Location: MLABCELL_X39_Y14_N18
\REGFILE|registers[15][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[15][17]~feeder_combout\);

-- Location: FF_X39_Y14_N20
\REGFILE|registers[15][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][17]~q\);

-- Location: LABCELL_X45_Y16_N39
\REGFILE|registers[14][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[14][17]~feeder_combout\);

-- Location: FF_X45_Y16_N41
\REGFILE|registers[14][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][17]~q\);

-- Location: LABCELL_X42_Y14_N12
\inputALU[17]~195\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~195_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][17]~q\,
	datab => \REGFILE|ALT_INV_registers[13][17]~q\,
	datac => \REGFILE|ALT_INV_registers[15][17]~q\,
	datad => \REGFILE|ALT_INV_registers[14][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[17]~195_combout\);

-- Location: LABCELL_X48_Y13_N0
\REGFILE|registers[10][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[10][17]~feeder_combout\);

-- Location: FF_X48_Y13_N2
\REGFILE|registers[10][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][17]~q\);

-- Location: LABCELL_X42_Y14_N0
\REGFILE|registers[11][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[11][17]~feeder_combout\);

-- Location: FF_X42_Y14_N2
\REGFILE|registers[11][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][17]~q\);

-- Location: LABCELL_X42_Y14_N57
\REGFILE|registers[8][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[8][17]~feeder_combout\);

-- Location: FF_X42_Y14_N59
\REGFILE|registers[8][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][17]~q\);

-- Location: LABCELL_X42_Y14_N36
\inputALU[17]~194\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~194_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][17]~q\,
	datab => \REGFILE|ALT_INV_registers[10][17]~q\,
	datac => \REGFILE|ALT_INV_registers[11][17]~q\,
	datad => \REGFILE|ALT_INV_registers[8][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[17]~194_combout\);

-- Location: MLABCELL_X39_Y14_N15
\REGFILE|registers[4][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[4][17]~feeder_combout\);

-- Location: FF_X39_Y14_N17
\REGFILE|registers[4][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][17]~q\);

-- Location: LABCELL_X48_Y12_N0
\REGFILE|registers[5][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[5][17]~feeder_combout\);

-- Location: FF_X48_Y12_N2
\REGFILE|registers[5][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][17]~q\);

-- Location: LABCELL_X48_Y12_N18
\REGFILE|registers[7][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][17]~feeder_combout\ = ( \Add0~61_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[7][17]~feeder_combout\);

-- Location: FF_X48_Y12_N20
\REGFILE|registers[7][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][17]~q\);

-- Location: LABCELL_X51_Y14_N42
\REGFILE|registers[6][17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][17]~feeder_combout\ = \Add0~61_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~61_sumout\,
	combout => \REGFILE|registers[6][17]~feeder_combout\);

-- Location: FF_X51_Y14_N44
\REGFILE|registers[6][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][17]~q\);

-- Location: LABCELL_X45_Y14_N18
\inputALU[17]~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~193_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][17]~q\,
	datab => \REGFILE|ALT_INV_registers[5][17]~q\,
	datac => \REGFILE|ALT_INV_registers[7][17]~q\,
	datad => \REGFILE|ALT_INV_registers[6][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[17]~193_combout\);

-- Location: LABCELL_X42_Y14_N30
\inputALU[17]~196\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~196_combout\ = ( \inputALU[17]~194_combout\ & ( \inputALU[17]~193_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\inputALU[17]~192_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\inputALU[17]~195_combout\)))) ) ) ) # ( !\inputALU[17]~194_combout\ & ( \inputALU[17]~193_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[17]~192_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\inputALU[17]~195_combout\)))) ) ) ) # ( \inputALU[17]~194_combout\ & ( !\inputALU[17]~193_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\inputALU[17]~192_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \inputALU[17]~195_combout\)))) ) ) ) # 
-- ( !\inputALU[17]~194_combout\ & ( !\inputALU[17]~193_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[17]~192_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \inputALU[17]~195_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[17]~192_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \ALT_INV_inputALU[17]~195_combout\,
	datae => \ALT_INV_inputALU[17]~194_combout\,
	dataf => \ALT_INV_inputALU[17]~193_combout\,
	combout => \inputALU[17]~196_combout\);

-- Location: LABCELL_X33_Y18_N30
\inputALU[17]~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~197_combout\ = ( \inputALU[17]~196_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[17]~191_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[17]~196_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[17]~191_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[17]~191_combout\,
	dataf => \ALT_INV_inputALU[17]~196_combout\,
	combout => \inputALU[17]~197_combout\);

-- Location: LABCELL_X36_Y13_N54
\ALU|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~5_combout\ = ( \inputALU[17]~197_combout\ & ( \CONTROL|ALUControl\(3) & ( (\ALU|Mux14~4_combout\ & \ALU|Mux9~0_combout\) ) ) ) # ( !\inputALU[17]~197_combout\ & ( \CONTROL|ALUControl\(3) & ( (\ALU|Mux9~0_combout\ & (((\ALU|Mux8~0_combout\ & 
-- !\REGFILE|Mux14~10_combout\)) # (\ALU|Mux14~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~0_combout\,
	datab => \REGFILE|ALT_INV_Mux14~10_combout\,
	datac => \ALU|ALT_INV_Mux14~4_combout\,
	datad => \ALU|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_inputALU[17]~197_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(3),
	combout => \ALU|Mux14~5_combout\);

-- Location: LABCELL_X33_Y19_N27
\ALU|ShiftLeft0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~3_combout\ = ( \inputALU[0]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\ALU|ShiftLeft0~2_combout\ & ((\inputALU[1]~21_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) # ( 
-- !\inputALU[0]~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[1]~21_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & \ALU|ShiftLeft0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000011100000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[1]~21_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|ShiftLeft0~3_combout\);

-- Location: LABCELL_X27_Y15_N48
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~65_sumout\ ) + ( \Add1~62\ ))
-- \Add1~66\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~65_sumout\ ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add0~65_sumout\,
	cin => \Add1~62\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: LABCELL_X27_Y15_N51
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( \Add0~69_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( \Add0~69_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~69_sumout\,
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: LABCELL_X27_Y15_N54
\Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~73_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~73_sumout\ ) + ( \Add1~70\ ))
-- \Add1~74\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~73_sumout\ ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_Add0~73_sumout\,
	cin => \Add1~70\,
	sumout => \Add1~73_sumout\,
	cout => \Add1~74\);

-- Location: LABCELL_X43_Y13_N27
\REGFILE|registers[10][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[10][20]~feeder_combout\);

-- Location: FF_X42_Y17_N56
\REGFILE|registers[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~73_sumout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][20]~q\);

-- Location: LABCELL_X37_Y13_N30
\REGFILE|registers[1][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[1][20]~feeder_combout\);

-- Location: FF_X37_Y13_N32
\REGFILE|registers[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][20]~q\);

-- Location: LABCELL_X37_Y13_N36
\REGFILE|registers[0][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[0][20]~feeder_combout\);

-- Location: FF_X37_Y13_N38
\REGFILE|registers[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][20]~q\);

-- Location: LABCELL_X37_Y13_N12
\REGFILE|registers[2][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[2][20]~feeder_combout\);

-- Location: FF_X37_Y13_N14
\REGFILE|registers[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][20]~q\);

-- Location: LABCELL_X37_Y13_N18
\inputALU[20]~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~225_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][20]~q\,
	datab => \REGFILE|ALT_INV_registers[1][20]~q\,
	datac => \REGFILE|ALT_INV_registers[0][20]~q\,
	datad => \REGFILE|ALT_INV_registers[2][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[20]~225_combout\);

-- Location: LABCELL_X43_Y13_N30
\REGFILE|registers[9][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[9][20]~feeder_combout\);

-- Location: FF_X43_Y13_N32
\REGFILE|registers[9][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][20]~q\);

-- Location: MLABCELL_X28_Y13_N15
\REGFILE|registers[8][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[8][20]~feeder_combout\);

-- Location: FF_X28_Y13_N17
\REGFILE|registers[8][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][20]~q\);

-- Location: LABCELL_X43_Y13_N51
\REGFILE|registers[11][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[11][20]~feeder_combout\);

-- Location: FF_X43_Y13_N53
\REGFILE|registers[11][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][20]~q\);

-- Location: LABCELL_X43_Y13_N42
\inputALU[20]~227\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~227_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][20]~q\,
	datab => \REGFILE|ALT_INV_registers[9][20]~q\,
	datac => \REGFILE|ALT_INV_registers[8][20]~q\,
	datad => \REGFILE|ALT_INV_registers[11][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[20]~227_combout\);

-- Location: LABCELL_X43_Y21_N6
\REGFILE|registers[15][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[15][20]~feeder_combout\);

-- Location: FF_X43_Y21_N8
\REGFILE|registers[15][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][20]~q\);

-- Location: LABCELL_X43_Y21_N51
\REGFILE|registers[14][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[14][20]~feeder_combout\);

-- Location: FF_X43_Y21_N53
\REGFILE|registers[14][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][20]~q\);

-- Location: MLABCELL_X39_Y21_N24
\REGFILE|registers[12][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[12][20]~feeder_combout\);

-- Location: FF_X39_Y21_N26
\REGFILE|registers[12][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][20]~q\);

-- Location: LABCELL_X27_Y17_N51
\REGFILE|registers[13][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[13][20]~feeder_combout\);

-- Location: FF_X27_Y17_N53
\REGFILE|registers[13][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][20]~q\);

-- Location: LABCELL_X42_Y21_N51
\inputALU[20]~228\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~228_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[14][20]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][20]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][20]~q\ & ( (\REGFILE|registers[12][20]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[13][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[14][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[15][20]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[13][20]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[12][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][20]~q\,
	datab => \REGFILE|ALT_INV_registers[14][20]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[12][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[13][20]~q\,
	combout => \inputALU[20]~228_combout\);

-- Location: LABCELL_X27_Y17_N54
\REGFILE|registers[7][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[7][20]~feeder_combout\);

-- Location: FF_X27_Y17_N56
\REGFILE|registers[7][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][20]~q\);

-- Location: LABCELL_X33_Y12_N0
\REGFILE|registers[4][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[4][20]~feeder_combout\);

-- Location: FF_X33_Y12_N2
\REGFILE|registers[4][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][20]~q\);

-- Location: MLABCELL_X28_Y13_N33
\REGFILE|registers[5][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[5][20]~feeder_combout\);

-- Location: FF_X28_Y13_N35
\REGFILE|registers[5][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][20]~q\);

-- Location: LABCELL_X33_Y12_N45
\REGFILE|registers[6][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[6][20]~feeder_combout\);

-- Location: FF_X33_Y12_N47
\REGFILE|registers[6][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][20]~q\);

-- Location: LABCELL_X27_Y17_N42
\inputALU[20]~226\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~226_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[7][20]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[5][20]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[6][20]~q\ & ( (\REGFILE|registers[7][20]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[6][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[5][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111000001010000010100110000001111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][20]~q\,
	datab => \REGFILE|ALT_INV_registers[4][20]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[5][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[6][20]~q\,
	combout => \inputALU[20]~226_combout\);

-- Location: LABCELL_X37_Y17_N6
\inputALU[20]~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~229_combout\ = ( \inputALU[20]~228_combout\ & ( \inputALU[20]~226_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[20]~225_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inputALU[20]~227_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[20]~228_combout\ & ( \inputALU[20]~226_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inputALU[20]~225_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[20]~227_combout\)))) ) ) ) # 
-- ( \inputALU[20]~228_combout\ & ( !\inputALU[20]~226_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[20]~225_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[20]~227_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\inputALU[20]~228_combout\ & ( !\inputALU[20]~226_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[20]~225_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[20]~227_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[20]~225_combout\,
	datad => \ALT_INV_inputALU[20]~227_combout\,
	datae => \ALT_INV_inputALU[20]~228_combout\,
	dataf => \ALT_INV_inputALU[20]~226_combout\,
	combout => \inputALU[20]~229_combout\);

-- Location: LABCELL_X37_Y17_N39
\inputALU[20]~372\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~372_combout\ = ( \inputALU[20]~229_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[20]~224_combout\) ) ) # ( !\inputALU[20]~229_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[20]~224_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[20]~224_combout\,
	dataf => \ALT_INV_inputALU[20]~229_combout\,
	combout => \inputALU[20]~372_combout\);

-- Location: LABCELL_X37_Y14_N0
\ALU|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~77_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[19]~371_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux12~10_combout\ ) + ( 
-- \ALU|Add0~74\ ))
-- \ALU|Add0~78\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[19]~371_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux12~10_combout\ ) + ( 
-- \ALU|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[19]~371_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~10_combout\,
	cin => \ALU|Add0~74\,
	sumout => \ALU|Add0~77_sumout\,
	cout => \ALU|Add0~78\);

-- Location: LABCELL_X37_Y14_N3
\ALU|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~81_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[20]~372_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux11~10_combout\ ) + ( 
-- \ALU|Add0~78\ ))
-- \ALU|Add0~82\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[20]~372_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux11~10_combout\ ) + ( 
-- \ALU|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[20]~372_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~10_combout\,
	cin => \ALU|Add0~78\,
	sumout => \ALU|Add0~81_sumout\,
	cout => \ALU|Add0~82\);

-- Location: LABCELL_X37_Y14_N48
\ALU|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~6_combout\ = ( \ALU|Add0~81_sumout\ & ( \inputALU[20]~230_combout\ & ( (!\CONTROL|ALUControl\(3) & (((\ALU|Mux9~1_combout\ & \REGFILE|Mux11~10_combout\)) # (\ALU|Mux9~2_combout\))) ) ) ) # ( !\ALU|Add0~81_sumout\ & ( \inputALU[20]~230_combout\ 
-- & ( (!\CONTROL|ALUControl\(3) & ((!\ALU|Mux9~1_combout\ & (\ALU|Mux9~2_combout\)) # (\ALU|Mux9~1_combout\ & (!\ALU|Mux9~2_combout\ & \REGFILE|Mux11~10_combout\)))) ) ) ) # ( \ALU|Add0~81_sumout\ & ( !\inputALU[20]~230_combout\ & ( 
-- (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~2_combout\ & ((\REGFILE|Mux11~10_combout\) # (\ALU|Mux9~1_combout\)))) ) ) ) # ( !\ALU|Add0~81_sumout\ & ( !\inputALU[20]~230_combout\ & ( (!\ALU|Mux9~1_combout\ & (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~2_combout\ & 
-- \REGFILE|Mux11~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000001000000110000001000010010000000110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~1_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux9~2_combout\,
	datad => \REGFILE|ALT_INV_Mux11~10_combout\,
	datae => \ALU|ALT_INV_Add0~81_sumout\,
	dataf => \ALT_INV_inputALU[20]~230_combout\,
	combout => \ALU|Mux11~6_combout\);

-- Location: LABCELL_X36_Y13_N9
\ALU|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~4_combout\ = ( \inputALU[31]~351_combout\ & ( \inputALU[4]~54_combout\ & ( (!\CONTROL|ALUControl\(2)) # ((!\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(0))) ) ) ) # ( !\inputALU[31]~351_combout\ & ( \inputALU[4]~54_combout\ & ( 
-- (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(0))) ) ) ) # ( \inputALU[31]~351_combout\ & ( !\inputALU[4]~54_combout\ & ( !\CONTROL|ALUControl\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000010000000101100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datae => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALT_INV_inputALU[4]~54_combout\,
	combout => \ALU|Mux11~4_combout\);

-- Location: LABCELL_X36_Y13_N0
\ALU|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~5_combout\ = ( \inputALU[20]~230_combout\ & ( \ALU|Mux11~4_combout\ & ( (\CONTROL|ALUControl\(3) & \ALU|Mux9~0_combout\) ) ) ) # ( !\inputALU[20]~230_combout\ & ( \ALU|Mux11~4_combout\ & ( (\CONTROL|ALUControl\(3) & \ALU|Mux9~0_combout\) ) ) ) 
-- # ( !\inputALU[20]~230_combout\ & ( !\ALU|Mux11~4_combout\ & ( (!\REGFILE|Mux11~10_combout\ & (\CONTROL|ALUControl\(3) & (\ALU|Mux8~0_combout\ & \ALU|Mux9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux11~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux8~0_combout\,
	datad => \ALU|ALT_INV_Mux9~0_combout\,
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALU|ALT_INV_Mux11~4_combout\,
	combout => \ALU|Mux11~5_combout\);

-- Location: LABCELL_X37_Y13_N39
\ALU|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~7_combout\ = ( \ALU|Mux11~5_combout\ ) # ( !\ALU|Mux11~5_combout\ & ( ((\ALU|Mux15~6_combout\ & \ALU|Mux11~3_combout\)) # (\ALU|Mux11~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux11~6_combout\,
	datad => \ALU|ALT_INV_Mux11~3_combout\,
	dataf => \ALU|ALT_INV_Mux11~5_combout\,
	combout => \ALU|Mux11~7_combout\);

-- Location: FF_X43_Y13_N29
\REGFILE|registers[10][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][20]~q\);

-- Location: LABCELL_X43_Y13_N45
\REGFILE|Mux11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][20]~q\,
	datab => \REGFILE|ALT_INV_registers[9][20]~q\,
	datac => \REGFILE|ALT_INV_registers[11][20]~q\,
	datad => \REGFILE|ALT_INV_registers[8][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux11~5_combout\);

-- Location: MLABCELL_X39_Y12_N33
\REGFILE|registers[30][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[30][20]~feeder_combout\);

-- Location: FF_X39_Y12_N35
\REGFILE|registers[30][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][20]~q\);

-- Location: LABCELL_X45_Y13_N3
\REGFILE|registers[22][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[22][20]~feeder_combout\);

-- Location: FF_X45_Y13_N5
\REGFILE|registers[22][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][20]~q\);

-- Location: LABCELL_X45_Y13_N21
\REGFILE|registers[26][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[26][20]~feeder_combout\);

-- Location: FF_X45_Y13_N23
\REGFILE|registers[26][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][20]~q\);

-- Location: LABCELL_X37_Y13_N42
\REGFILE|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~2_combout\ = ( \REGFILE|registers[22][20]~q\ & ( \REGFILE|registers[26][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[18][20]~q\)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[30][20]~q\))) ) ) ) # ( !\REGFILE|registers[22][20]~q\ & ( \REGFILE|registers[26][20]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|registers[18][20]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[30][20]~q\))) ) ) ) # ( \REGFILE|registers[22][20]~q\ & ( !\REGFILE|registers[26][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[18][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][20]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) 
-- ) ) # ( !\REGFILE|registers[22][20]~q\ & ( !\REGFILE|registers[26][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|registers[18][20]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[30][20]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[18][20]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[22][20]~q\,
	dataf => \REGFILE|ALT_INV_registers[26][20]~q\,
	combout => \REGFILE|Mux11~2_combout\);

-- Location: LABCELL_X29_Y13_N54
\REGFILE|registers[21][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[21][20]~feeder_combout\);

-- Location: FF_X29_Y13_N56
\REGFILE|registers[21][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][20]~q\);

-- Location: MLABCELL_X39_Y20_N48
\REGFILE|registers[29][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[29][20]~feeder_combout\);

-- Location: FF_X39_Y20_N50
\REGFILE|registers[29][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][20]~q\);

-- Location: LABCELL_X29_Y13_N48
\REGFILE|registers[25][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[25][20]~feeder_combout\);

-- Location: FF_X29_Y13_N50
\REGFILE|registers[25][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][20]~q\);

-- Location: LABCELL_X29_Y13_N12
\REGFILE|registers[17][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[17][20]~feeder_combout\);

-- Location: FF_X29_Y13_N14
\REGFILE|registers[17][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][20]~q\);

-- Location: LABCELL_X37_Y13_N24
\REGFILE|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~1_combout\ = ( \REGFILE|registers[17][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][20]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][20]~q\))) ) ) ) # ( !\REGFILE|registers[17][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[21][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[29][20]~q\))) ) ) ) # ( \REGFILE|registers[17][20]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[25][20]~q\) ) ) ) # ( !\REGFILE|registers[17][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[25][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[29][20]~q\,
	datad => \REGFILE|ALT_INV_registers[25][20]~q\,
	datae => \REGFILE|ALT_INV_registers[17][20]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux11~1_combout\);

-- Location: LABCELL_X33_Y15_N36
\REGFILE|registers[27][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[27][20]~feeder_combout\);

-- Location: FF_X33_Y15_N38
\REGFILE|registers[27][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][20]~q\);

-- Location: MLABCELL_X39_Y17_N6
\REGFILE|registers[23][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[23][20]~feeder_combout\);

-- Location: FF_X39_Y17_N8
\REGFILE|registers[23][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][20]~q\);

-- Location: LABCELL_X40_Y21_N39
\REGFILE|registers[31][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[31][20]~feeder_combout\);

-- Location: FF_X40_Y21_N41
\REGFILE|registers[31][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][20]~q\);

-- Location: LABCELL_X31_Y18_N0
\REGFILE|registers[19][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[19][20]~feeder_combout\);

-- Location: FF_X31_Y18_N2
\REGFILE|registers[19][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][20]~q\);

-- Location: LABCELL_X37_Y13_N0
\REGFILE|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~3_combout\ = ( \REGFILE|registers[31][20]~q\ & ( \REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|registers[27][20]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[23][20]~q\)))) ) ) ) # ( !\REGFILE|registers[31][20]~q\ & ( \REGFILE|registers[19][20]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|registers[27][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|registers[23][20]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \REGFILE|registers[31][20]~q\ & ( !\REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][20]~q\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[23][20]~q\)))) ) ) ) # ( 
-- !\REGFILE|registers[31][20]~q\ & ( !\REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][20]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|registers[23][20]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[23][20]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[31][20]~q\,
	dataf => \REGFILE|ALT_INV_registers[19][20]~q\,
	combout => \REGFILE|Mux11~3_combout\);

-- Location: LABCELL_X45_Y13_N12
\REGFILE|registers[16][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[16][20]~feeder_combout\);

-- Location: FF_X45_Y13_N14
\REGFILE|registers[16][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][20]~q\);

-- Location: LABCELL_X46_Y12_N42
\REGFILE|registers[24][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[24][20]~feeder_combout\);

-- Location: FF_X46_Y12_N44
\REGFILE|registers[24][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][20]~q\);

-- Location: MLABCELL_X39_Y12_N39
\REGFILE|registers[20][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[20][20]~feeder_combout\);

-- Location: FF_X39_Y12_N41
\REGFILE|registers[20][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][20]~q\);

-- Location: MLABCELL_X39_Y20_N21
\REGFILE|registers[28][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][20]~feeder_combout\ = ( \Add0~73_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[28][20]~feeder_combout\);

-- Location: FF_X39_Y20_N23
\REGFILE|registers[28][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][20]~q\);

-- Location: MLABCELL_X47_Y13_N9
\REGFILE|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][20]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[24][20]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][20]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[28][20]~q\ & ( (\REGFILE|registers[24][20]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[28][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[16][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[20][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][20]~q\,
	datab => \REGFILE|ALT_INV_registers[24][20]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[20][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[28][20]~q\,
	combout => \REGFILE|Mux11~0_combout\);

-- Location: LABCELL_X37_Y13_N54
\REGFILE|Mux11~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~4_combout\ = ( \REGFILE|Mux11~3_combout\ & ( \REGFILE|Mux11~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux11~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux11~2_combout\))) ) ) ) # ( !\REGFILE|Mux11~3_combout\ & ( \REGFILE|Mux11~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux11~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux11~2_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|Mux11~3_combout\ & ( !\REGFILE|Mux11~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux11~1_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux11~2_combout\))) ) ) ) # ( !\REGFILE|Mux11~3_combout\ & ( 
-- !\REGFILE|Mux11~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux11~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|Mux11~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux11~2_combout\,
	datac => \REGFILE|ALT_INV_Mux11~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux11~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~0_combout\,
	combout => \REGFILE|Mux11~4_combout\);

-- Location: LABCELL_X37_Y13_N51
\REGFILE|Mux11~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~7_combout\ = ( \REGFILE|registers[4][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[6][20]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][20]~q\)) ) ) ) # ( !\REGFILE|registers[4][20]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[6][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[7][20]~q\)) ) ) ) # ( \REGFILE|registers[4][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[5][20]~q\) ) ) ) # ( !\REGFILE|registers[4][20]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[5][20]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[5][20]~q\,
	datad => \REGFILE|ALT_INV_registers[6][20]~q\,
	datae => \REGFILE|ALT_INV_registers[4][20]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux11~7_combout\);

-- Location: LABCELL_X37_Y13_N21
\REGFILE|Mux11~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][20]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][20]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][20]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][20]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][20]~q\,
	datab => \REGFILE|ALT_INV_registers[1][20]~q\,
	datac => \REGFILE|ALT_INV_registers[2][20]~q\,
	datad => \REGFILE|ALT_INV_registers[0][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux11~8_combout\);

-- Location: LABCELL_X43_Y21_N3
\REGFILE|Mux11~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][20]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][20]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][20]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) 
-- # (\REGFILE|registers[12][20]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[14][20]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[15][20]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[13][20]~q\ & ( (\REGFILE|registers[12][20]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][20]~q\,
	datab => \REGFILE|ALT_INV_registers[15][20]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[14][20]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[13][20]~q\,
	combout => \REGFILE|Mux11~6_combout\);

-- Location: LABCELL_X37_Y13_N15
\REGFILE|Mux11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~9_combout\ = ( \REGFILE|Mux11~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux11~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux11~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux11~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux11~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux11~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux11~7_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_Mux11~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~6_combout\,
	combout => \REGFILE|Mux11~9_combout\);

-- Location: LABCELL_X37_Y13_N33
\REGFILE|Mux11~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux11~10_combout\ = ( \REGFILE|Mux11~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((!\REGFILE|Mux0~0_combout\)) # (\REGFILE|Mux11~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux11~4_combout\)))) ) ) # ( !\REGFILE|Mux11~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux11~5_combout\ & (\REGFILE|Mux0~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux11~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111111010000110111111101000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux11~5_combout\,
	datab => \REGFILE|ALT_INV_Mux0~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux11~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux11~9_combout\,
	combout => \REGFILE|Mux11~10_combout\);

-- Location: LABCELL_X33_Y15_N18
\NEXT_PC[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[20]~20_combout\ = ( \Add0~73_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~73_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\Add0~73_sumout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~73_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \Add0~73_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux11~10_combout\) ) ) ) # ( !\Add0~73_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux11~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~73_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux11~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_Add0~73_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[20]~20_combout\);

-- Location: FF_X33_Y15_N20
\PC|PC[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[20]~20_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(20));

-- Location: LABCELL_X42_Y17_N48
\Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~65_sumout\ = SUM(( \PC|PC\(18) ) + ( GND ) + ( \Add0~62\ ))
-- \Add0~66\ = CARRY(( \PC|PC\(18) ) + ( GND ) + ( \Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(18),
	cin => \Add0~62\,
	sumout => \Add0~65_sumout\,
	cout => \Add0~66\);

-- Location: LABCELL_X42_Y17_N51
\Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~69_sumout\ = SUM(( \PC|PC\(19) ) + ( GND ) + ( \Add0~66\ ))
-- \Add0~70\ = CARRY(( \PC|PC\(19) ) + ( GND ) + ( \Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(19),
	cin => \Add0~66\,
	sumout => \Add0~69_sumout\,
	cout => \Add0~70\);

-- Location: LABCELL_X42_Y17_N54
\Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~73_sumout\ = SUM(( \PC|PC\(20) ) + ( GND ) + ( \Add0~70\ ))
-- \Add0~74\ = CARRY(( \PC|PC\(20) ) + ( GND ) + ( \Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(20),
	cin => \Add0~70\,
	sumout => \Add0~73_sumout\,
	cout => \Add0~74\);

-- Location: MLABCELL_X39_Y17_N24
\REGFILE|registers[18][20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][20]~feeder_combout\ = \Add0~73_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~73_sumout\,
	combout => \REGFILE|registers[18][20]~feeder_combout\);

-- Location: FF_X39_Y17_N26
\REGFILE|registers[18][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][20]~feeder_combout\,
	asdata => \ALU|Mux11~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][20]~q\);

-- Location: MLABCELL_X39_Y17_N54
\inputALU[20]~222\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~222_combout\ = ( \REGFILE|registers[26][20]~q\ & ( \REGFILE|registers[22][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[18][20]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[30][20]~q\)))) ) ) ) # ( !\REGFILE|registers[26][20]~q\ & ( \REGFILE|registers[22][20]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][20]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[30][20]~q\)))) ) ) ) # ( \REGFILE|registers[26][20]~q\ & ( !\REGFILE|registers[22][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[18][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[30][20]~q\)))) ) 
-- ) ) # ( !\REGFILE|registers[26][20]~q\ & ( !\REGFILE|registers[22][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[18][20]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[30][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][20]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[30][20]~q\,
	datae => \REGFILE|ALT_INV_registers[26][20]~q\,
	dataf => \REGFILE|ALT_INV_registers[22][20]~q\,
	combout => \inputALU[20]~222_combout\);

-- Location: MLABCELL_X39_Y17_N42
\inputALU[20]~223\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~223_combout\ = ( \REGFILE|registers[31][20]~q\ & ( \REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- ((\REGFILE|registers[23][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\REGFILE|registers[27][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\REGFILE|registers[31][20]~q\ & ( 
-- \REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\REGFILE|registers[23][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[27][20]~q\))) ) ) ) # ( \REGFILE|registers[31][20]~q\ & ( !\REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[23][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\REGFILE|registers[27][20]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) 
-- ) ) # ( !\REGFILE|registers[31][20]~q\ & ( !\REGFILE|registers[19][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[23][20]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[27][20]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[27][20]~q\,
	datad => \REGFILE|ALT_INV_registers[23][20]~q\,
	datae => \REGFILE|ALT_INV_registers[31][20]~q\,
	dataf => \REGFILE|ALT_INV_registers[19][20]~q\,
	combout => \inputALU[20]~223_combout\);

-- Location: MLABCELL_X39_Y17_N0
\inputALU[20]~220\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~220_combout\ = ( \REGFILE|registers[28][20]~q\ & ( \REGFILE|registers[24][20]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\REGFILE|registers[28][20]~q\ & ( \REGFILE|registers[24][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \REGFILE|registers[28][20]~q\ & ( !\REGFILE|registers[24][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\REGFILE|registers[28][20]~q\ & ( !\REGFILE|registers[24][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][20]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \REGFILE|ALT_INV_registers[20][20]~q\,
	datac => \REGFILE|ALT_INV_registers[16][20]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[28][20]~q\,
	dataf => \REGFILE|ALT_INV_registers[24][20]~q\,
	combout => \inputALU[20]~220_combout\);

-- Location: MLABCELL_X39_Y16_N36
\inputALU[20]~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~221_combout\ = ( \REGFILE|registers[21][20]~q\ & ( \REGFILE|registers[17][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[25][20]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][20]~q\))) ) ) ) # ( !\REGFILE|registers[21][20]~q\ & ( \REGFILE|registers[17][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[25][20]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][20]~q\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) 
-- ) # ( \REGFILE|registers[21][20]~q\ & ( !\REGFILE|registers[17][20]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[25][20]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[29][20]~q\))) ) ) ) # ( !\REGFILE|registers[21][20]~q\ & ( !\REGFILE|registers[17][20]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[25][20]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][20]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[29][20]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[25][20]~q\,
	datae => \REGFILE|ALT_INV_registers[21][20]~q\,
	dataf => \REGFILE|ALT_INV_registers[17][20]~q\,
	combout => \inputALU[20]~221_combout\);

-- Location: MLABCELL_X39_Y17_N18
\inputALU[20]~224\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~224_combout\ = ( \inputALU[20]~220_combout\ & ( \inputALU[20]~221_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[20]~222_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[20]~223_combout\)))) ) ) ) # ( !\inputALU[20]~220_combout\ & ( \inputALU[20]~221_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[20]~222_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[20]~223_combout\)))) ) ) ) # ( 
-- \inputALU[20]~220_combout\ & ( !\inputALU[20]~221_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[20]~222_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[20]~223_combout\)))) ) ) ) # ( !\inputALU[20]~220_combout\ & ( !\inputALU[20]~221_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[20]~222_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[20]~223_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[20]~222_combout\,
	datad => \ALT_INV_inputALU[20]~223_combout\,
	datae => \ALT_INV_inputALU[20]~220_combout\,
	dataf => \ALT_INV_inputALU[20]~221_combout\,
	combout => \inputALU[20]~224_combout\);

-- Location: LABCELL_X37_Y17_N18
\inputALU[20]~230\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[20]~230_combout\ = ( \inputALU[20]~229_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[20]~224_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[20]~229_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[20]~224_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[20]~224_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \ALT_INV_inputALU[20]~229_combout\,
	combout => \inputALU[20]~230_combout\);

-- Location: MLABCELL_X34_Y18_N30
\ALU|ShiftRight0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~10_combout\ = ( \inputALU[20]~230_combout\ & ( \inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[19]~219_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[18]~208_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( \inputALU[17]~197_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[19]~219_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[18]~208_combout\)))) ) ) ) # ( \inputALU[20]~230_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[19]~219_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[18]~208_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( 
-- !\inputALU[20]~230_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[19]~219_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[18]~208_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[19]~219_combout\,
	datad => \ALT_INV_inputALU[18]~208_combout\,
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftRight0~10_combout\);

-- Location: LABCELL_X33_Y12_N48
\REGFILE|registers[5][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[5][29]~feeder_combout\);

-- Location: FF_X33_Y12_N50
\REGFILE|registers[5][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][29]~q\);

-- Location: LABCELL_X33_Y13_N15
\REGFILE|registers[4][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[4][29]~feeder_combout\);

-- Location: FF_X33_Y13_N17
\REGFILE|registers[4][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][29]~q\);

-- Location: LABCELL_X33_Y12_N42
\REGFILE|registers[6][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[6][29]~feeder_combout\);

-- Location: FF_X33_Y12_N44
\REGFILE|registers[6][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][29]~q\);

-- Location: FF_X42_Y16_N23
\REGFILE|registers[7][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~109_sumout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][29]~q\);

-- Location: LABCELL_X33_Y13_N6
\inputALU[29]~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~325_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][29]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][29]~q\,
	datab => \REGFILE|ALT_INV_registers[4][29]~q\,
	datac => \REGFILE|ALT_INV_registers[6][29]~q\,
	datad => \REGFILE|ALT_INV_registers[7][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[29]~325_combout\);

-- Location: MLABCELL_X34_Y12_N54
\REGFILE|registers[14][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[14][29]~feeder_combout\);

-- Location: FF_X34_Y12_N56
\REGFILE|registers[14][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][29]~q\);

-- Location: LABCELL_X30_Y12_N36
\REGFILE|registers[15][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[15][29]~feeder_combout\);

-- Location: FF_X30_Y12_N38
\REGFILE|registers[15][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][29]~q\);

-- Location: MLABCELL_X34_Y12_N21
\REGFILE|registers[12][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[12][29]~feeder_combout\);

-- Location: FF_X34_Y12_N23
\REGFILE|registers[12][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][29]~q\);

-- Location: LABCELL_X33_Y13_N30
\inputALU[29]~327\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~327_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][29]~q\,
	datab => \REGFILE|ALT_INV_registers[15][29]~q\,
	datac => \REGFILE|ALT_INV_registers[13][29]~q\,
	datad => \REGFILE|ALT_INV_registers[12][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[29]~327_combout\);

-- Location: LABCELL_X31_Y12_N48
\REGFILE|registers[1][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[1][29]~feeder_combout\);

-- Location: FF_X31_Y12_N50
\REGFILE|registers[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][29]~q\);

-- Location: LABCELL_X31_Y12_N33
\REGFILE|registers[0][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[0][29]~feeder_combout\);

-- Location: FF_X31_Y12_N35
\REGFILE|registers[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][29]~q\);

-- Location: LABCELL_X30_Y12_N3
\REGFILE|registers[2][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[2][29]~feeder_combout\);

-- Location: FF_X30_Y12_N5
\REGFILE|registers[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][29]~q\);

-- Location: LABCELL_X30_Y12_N42
\REGFILE|registers[3][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[3][29]~feeder_combout\);

-- Location: FF_X30_Y12_N44
\REGFILE|registers[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][29]~q\);

-- Location: LABCELL_X33_Y13_N0
\inputALU[29]~324\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~324_combout\ = ( \REGFILE|registers[3][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[2][29]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[3][29]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[2][29]~q\) ) ) ) # ( \REGFILE|registers[3][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[0][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][29]~q\)) ) ) ) # ( !\REGFILE|registers[3][29]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[0][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[1][29]~q\,
	datac => \REGFILE|ALT_INV_registers[0][29]~q\,
	datad => \REGFILE|ALT_INV_registers[2][29]~q\,
	datae => \REGFILE|ALT_INV_registers[3][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[29]~324_combout\);

-- Location: LABCELL_X35_Y12_N30
\REGFILE|registers[8][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[8][29]~feeder_combout\);

-- Location: FF_X35_Y12_N32
\REGFILE|registers[8][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][29]~q\);

-- Location: LABCELL_X31_Y12_N39
\REGFILE|registers[11][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[11][29]~feeder_combout\);

-- Location: FF_X31_Y12_N41
\REGFILE|registers[11][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][29]~q\);

-- Location: LABCELL_X30_Y11_N36
\REGFILE|registers[10][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[10][29]~feeder_combout\);

-- Location: FF_X30_Y11_N38
\REGFILE|registers[10][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][29]~q\);

-- Location: LABCELL_X35_Y12_N24
\REGFILE|registers[9][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[9][29]~feeder_combout\);

-- Location: FF_X35_Y12_N26
\REGFILE|registers[9][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][29]~q\);

-- Location: LABCELL_X33_Y13_N48
\inputALU[29]~326\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~326_combout\ = ( \REGFILE|registers[9][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[10][29]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[11][29]~q\)) ) ) ) # ( !\REGFILE|registers[9][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[10][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[11][29]~q\)) ) ) ) # ( \REGFILE|registers[9][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[8][29]~q\) ) ) ) # ( !\REGFILE|registers[9][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[8][29]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][29]~q\,
	datab => \REGFILE|ALT_INV_registers[11][29]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[10][29]~q\,
	datae => \REGFILE|ALT_INV_registers[9][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[29]~326_combout\);

-- Location: LABCELL_X33_Y13_N24
\inputALU[29]~328\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~328_combout\ = ( \inputALU[29]~324_combout\ & ( \inputALU[29]~326_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[29]~325_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[29]~327_combout\)))) ) ) ) # ( !\inputALU[29]~324_combout\ & ( \inputALU[29]~326_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[29]~325_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\inputALU[29]~327_combout\)))) ) ) ) # ( \inputALU[29]~324_combout\ & 
-- ( !\inputALU[29]~326_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\inputALU[29]~325_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \inputALU[29]~327_combout\)))) ) ) ) # ( !\inputALU[29]~324_combout\ & ( !\inputALU[29]~326_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[29]~325_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[29]~327_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ALT_INV_inputALU[29]~325_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \ALT_INV_inputALU[29]~327_combout\,
	datae => \ALT_INV_inputALU[29]~324_combout\,
	dataf => \ALT_INV_inputALU[29]~326_combout\,
	combout => \inputALU[29]~328_combout\);

-- Location: LABCELL_X31_Y11_N21
\REGFILE|registers[20][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[20][29]~feeder_combout\);

-- Location: FF_X31_Y11_N23
\REGFILE|registers[20][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][29]~q\);

-- Location: LABCELL_X31_Y11_N57
\REGFILE|registers[28][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[28][29]~feeder_combout\);

-- Location: FF_X31_Y11_N59
\REGFILE|registers[28][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][29]~q\);

-- Location: LABCELL_X40_Y11_N30
\REGFILE|registers[16][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[16][29]~feeder_combout\);

-- Location: FF_X40_Y11_N32
\REGFILE|registers[16][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][29]~q\);

-- Location: LABCELL_X31_Y11_N51
\REGFILE|registers[24][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[24][29]~feeder_combout\);

-- Location: FF_X31_Y11_N53
\REGFILE|registers[24][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][29]~q\);

-- Location: LABCELL_X33_Y13_N54
\inputALU[29]~319\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~319_combout\ = ( \REGFILE|registers[24][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][29]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[28][29]~q\) ) ) ) # ( \REGFILE|registers[24][29]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][29]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[24][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][29]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[20][29]~q\,
	datac => \REGFILE|ALT_INV_registers[28][29]~q\,
	datad => \REGFILE|ALT_INV_registers[16][29]~q\,
	datae => \REGFILE|ALT_INV_registers[24][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[29]~319_combout\);

-- Location: LABCELL_X35_Y11_N36
\REGFILE|registers[31][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[31][29]~feeder_combout\);

-- Location: FF_X35_Y11_N38
\REGFILE|registers[31][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][29]~q\);

-- Location: MLABCELL_X39_Y11_N36
\REGFILE|registers[27][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[27][29]~feeder_combout\);

-- Location: FF_X39_Y11_N38
\REGFILE|registers[27][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][29]~q\);

-- Location: LABCELL_X35_Y11_N48
\REGFILE|registers[19][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[19][29]~feeder_combout\);

-- Location: FF_X35_Y11_N50
\REGFILE|registers[19][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][29]~q\);

-- Location: LABCELL_X35_Y11_N30
\REGFILE|registers[23][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[23][29]~feeder_combout\);

-- Location: FF_X35_Y11_N32
\REGFILE|registers[23][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][29]~q\);

-- Location: LABCELL_X35_Y11_N54
\inputALU[29]~322\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~322_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][29]~q\,
	datab => \REGFILE|ALT_INV_registers[27][29]~q\,
	datac => \REGFILE|ALT_INV_registers[19][29]~q\,
	datad => \REGFILE|ALT_INV_registers[23][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[29]~322_combout\);

-- Location: LABCELL_X31_Y10_N0
\REGFILE|registers[29][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[29][29]~feeder_combout\);

-- Location: FF_X31_Y10_N2
\REGFILE|registers[29][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][29]~q\);

-- Location: LABCELL_X29_Y13_N3
\REGFILE|registers[21][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[21][29]~feeder_combout\);

-- Location: FF_X29_Y13_N5
\REGFILE|registers[21][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][29]~q\);

-- Location: LABCELL_X30_Y11_N57
\REGFILE|registers[25][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[25][29]~feeder_combout\);

-- Location: FF_X30_Y11_N59
\REGFILE|registers[25][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][29]~q\);

-- Location: LABCELL_X45_Y12_N15
\REGFILE|registers[17][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][29]~feeder_combout\ = \Add0~109_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[17][29]~feeder_combout\);

-- Location: FF_X45_Y12_N17
\REGFILE|registers[17][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][29]~q\);

-- Location: LABCELL_X33_Y13_N36
\inputALU[29]~320\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~320_combout\ = ( \REGFILE|registers[17][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[25][29]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][29]~q\)) ) ) ) # ( !\REGFILE|registers[17][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\REGFILE|registers[25][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[29][29]~q\)) ) ) ) # ( \REGFILE|registers[17][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[21][29]~q\) ) ) ) # ( !\REGFILE|registers[17][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & \REGFILE|registers[21][29]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[29][29]~q\,
	datac => \REGFILE|ALT_INV_registers[21][29]~q\,
	datad => \REGFILE|ALT_INV_registers[25][29]~q\,
	datae => \REGFILE|ALT_INV_registers[17][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[29]~320_combout\);

-- Location: LABCELL_X29_Y14_N54
\REGFILE|registers[26][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[26][29]~feeder_combout\);

-- Location: FF_X29_Y14_N56
\REGFILE|registers[26][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][29]~q\);

-- Location: LABCELL_X29_Y15_N0
\REGFILE|registers[18][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[18][29]~feeder_combout\);

-- Location: FF_X29_Y15_N2
\REGFILE|registers[18][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][29]~q\);

-- Location: LABCELL_X50_Y13_N30
\REGFILE|registers[30][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[30][29]~feeder_combout\);

-- Location: FF_X50_Y13_N32
\REGFILE|registers[30][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][29]~q\);

-- Location: LABCELL_X29_Y14_N6
\REGFILE|registers[22][29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][29]~feeder_combout\ = ( \Add0~109_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~109_sumout\,
	combout => \REGFILE|registers[22][29]~feeder_combout\);

-- Location: FF_X29_Y14_N8
\REGFILE|registers[22][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][29]~q\);

-- Location: LABCELL_X29_Y14_N48
\inputALU[29]~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~321_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][29]~q\,
	datab => \REGFILE|ALT_INV_registers[18][29]~q\,
	datac => \REGFILE|ALT_INV_registers[30][29]~q\,
	datad => \REGFILE|ALT_INV_registers[22][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[29]~321_combout\);

-- Location: LABCELL_X33_Y13_N18
\inputALU[29]~323\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~323_combout\ = ( \inputALU[29]~320_combout\ & ( \inputALU[29]~321_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[29]~319_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[29]~322_combout\)))) ) ) ) # ( !\inputALU[29]~320_combout\ & ( \inputALU[29]~321_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[29]~319_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[29]~322_combout\)))) ) ) ) # ( \inputALU[29]~320_combout\ & ( !\inputALU[29]~321_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[29]~319_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[29]~322_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # 
-- ( !\inputALU[29]~320_combout\ & ( !\inputALU[29]~321_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[29]~319_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[29]~322_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~319_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[29]~322_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[29]~320_combout\,
	dataf => \ALT_INV_inputALU[29]~321_combout\,
	combout => \inputALU[29]~323_combout\);

-- Location: LABCELL_X33_Y13_N42
\ALU|ShiftRight0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~13_combout\ = ( \CONTROL|Mux4~0_combout\ & ( \inputALU[29]~323_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & \ALU|ShiftLeft0~0_combout\) ) ) ) # ( !\CONTROL|Mux4~0_combout\ & ( \inputALU[29]~323_combout\ & ( 
-- (\ALU|ShiftLeft0~0_combout\ & ((\inputALU[29]~328_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) ) ) ) # ( \CONTROL|Mux4~0_combout\ & ( !\inputALU[29]~323_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15) & 
-- \ALU|ShiftLeft0~0_combout\) ) ) ) # ( !\CONTROL|Mux4~0_combout\ & ( !\inputALU[29]~323_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[29]~328_combout\ & \ALU|ShiftLeft0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000101010100000000001111110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[29]~328_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	datae => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[29]~323_combout\,
	combout => \ALU|ShiftRight0~13_combout\);

-- Location: MLABCELL_X34_Y16_N15
\ALU|ShiftRight0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~14_combout\ = ( !\ALU|ShiftRight0~13_combout\ & ( (!\ALU|ShiftRight0~47_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (!\inputALU[31]~351_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALU|ALT_INV_ShiftRight0~47_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~13_combout\,
	combout => \ALU|ShiftRight0~14_combout\);

-- Location: LABCELL_X36_Y11_N48
\REGFILE|registers[0][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[0][28]~feeder_combout\);

-- Location: LABCELL_X35_Y14_N21
\ALU|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~5_combout\ = ( \CONTROL|ALUControl\(2) & ( (!\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	combout => \ALU|Mux1~5_combout\);

-- Location: LABCELL_X31_Y17_N9
\ALU|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~2_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Mux28~2_combout\);

-- Location: LABCELL_X31_Y17_N0
\ALU|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~3_combout\ = ( \REGFILE|Mux28~10_combout\ & ( \REGFILE|Mux27~10_combout\ & ( (!\CONTROL|ALUControl\(1) & \ALU|Mux28~2_combout\) ) ) ) # ( !\REGFILE|Mux28~10_combout\ & ( \REGFILE|Mux27~10_combout\ & ( (!\CONTROL|ALUControl\(1) & 
-- \ALU|Mux28~2_combout\) ) ) ) # ( \REGFILE|Mux28~10_combout\ & ( !\REGFILE|Mux27~10_combout\ & ( (!\CONTROL|ALUControl\(1) & \ALU|Mux28~2_combout\) ) ) ) # ( !\REGFILE|Mux28~10_combout\ & ( !\REGFILE|Mux27~10_combout\ & ( (!\CONTROL|ALUControl\(1) & 
-- (\ALU|Mux28~2_combout\)) # (\CONTROL|ALUControl\(1) & (((!\REGFILE|Mux29~10_combout\ & !\REGFILE|Mux26~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \ALU|ALT_INV_Mux28~2_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \REGFILE|ALT_INV_Mux26~10_combout\,
	datae => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~10_combout\,
	combout => \ALU|Mux28~3_combout\);

-- Location: LABCELL_X31_Y17_N51
\ALU|ShiftLeft1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~2_combout\ = ( !\REGFILE|Mux27~10_combout\ & ( !\REGFILE|Mux26~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~10_combout\,
	combout => \ALU|ShiftLeft1~2_combout\);

-- Location: LABCELL_X31_Y17_N33
\ALU|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~2_combout\ = ( \ALU|ShiftLeft1~2_combout\ & ( (!\CONTROL|ALUControl\(1) & ((!\CONTROL|ALUControl\(0) & ((!\ALU|Mux28~3_combout\))) # (\CONTROL|ALUControl\(0) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) ) # ( 
-- !\ALU|ShiftLeft1~2_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(1) & ((!\ALU|Mux28~3_combout\)))) # (\CONTROL|ALUControl\(0) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))) # (\CONTROL|ALUControl\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001110100010101100111010001010110001100000001001000110000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_Mux28~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	combout => \ALU|Mux1~2_combout\);

-- Location: LABCELL_X33_Y16_N36
\ALU|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~16_combout\ = ( !\CONTROL|ALUControl\(1) & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) # ( 
-- \CONTROL|ALUControl\(1) & ( (\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux26~10_combout\ & ((!\REGFILE|Mux28~10_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011000000000000010100000101000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	datag => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Mux1~16_combout\);

-- Location: LABCELL_X33_Y16_N42
\ALU|Mux1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~20_combout\ = ( !\CONTROL|ALUControl\(1) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))))) ) ) # ( 
-- \CONTROL|ALUControl\(1) & ( ((\REGFILE|Mux30~10_combout\ & (!\REGFILE|Mux26~10_combout\ & ((!\REGFILE|Mux28~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000000000000001100000011000001010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	datag => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Mux1~20_combout\);

-- Location: MLABCELL_X39_Y10_N57
\REGFILE|registers[12][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[12][25]~feeder_combout\);

-- Location: MLABCELL_X28_Y15_N42
\ALU|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~5_combout\ = ( \inputALU[9]~109_combout\ & ( (!\CONTROL|ALUControl\(2) & (((\inputALU[31]~351_combout\)))) # (\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & ((!\CONTROL|ALUControl\(1))))) ) ) # ( !\inputALU[9]~109_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000011101000011000001110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|Mux6~5_combout\);

-- Location: MLABCELL_X28_Y15_N27
\ALU|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~4_combout\ = ( !\inputALU[25]~285_combout\ & ( (!\REGFILE|Mux6~10_combout\ & \ALU|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux6~10_combout\,
	datad => \ALU|ALT_INV_Mux8~0_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|Mux6~4_combout\);

-- Location: MLABCELL_X28_Y15_N12
\ALU|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~6_combout\ = ( \ALU|Mux10~6_combout\ & ( (!\REGFILE|Mux6~10_combout\ & (\inputALU[25]~285_combout\ & \ALU|Mux8~8_combout\)) # (\REGFILE|Mux6~10_combout\ & ((\ALU|Mux8~8_combout\) # (\inputALU[25]~285_combout\))) ) ) # ( !\ALU|Mux10~6_combout\ & 
-- ( (\ALU|Mux8~8_combout\ & ((\inputALU[25]~285_combout\) # (\REGFILE|Mux6~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux6~10_combout\,
	datac => \ALT_INV_inputALU[25]~285_combout\,
	datad => \ALU|ALT_INV_Mux8~8_combout\,
	dataf => \ALU|ALT_INV_Mux10~6_combout\,
	combout => \ALU|Mux6~6_combout\);

-- Location: MLABCELL_X28_Y15_N39
\ALU|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~7_combout\ = ( !\ALU|Mux6~6_combout\ & ( (!\CONTROL|ALUControl\(3)) # ((!\ALU|Mux9~0_combout\) # ((!\ALU|Mux6~5_combout\ & !\ALU|Mux6~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011101110111111101110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \ALU|ALT_INV_Mux9~0_combout\,
	datac => \ALU|ALT_INV_Mux6~5_combout\,
	datad => \ALU|ALT_INV_Mux6~4_combout\,
	dataf => \ALU|ALT_INV_Mux6~6_combout\,
	combout => \ALU|Mux6~7_combout\);

-- Location: LABCELL_X45_Y13_N0
\REGFILE|registers[22][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[22][25]~feeder_combout\);

-- Location: FF_X45_Y13_N2
\REGFILE|registers[22][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][25]~q\);

-- Location: LABCELL_X45_Y12_N57
\REGFILE|registers[18][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[18][25]~feeder_combout\);

-- Location: FF_X45_Y12_N59
\REGFILE|registers[18][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][25]~q\);

-- Location: MLABCELL_X39_Y14_N0
\REGFILE|registers[30][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[30][25]~feeder_combout\);

-- Location: FF_X39_Y14_N2
\REGFILE|registers[30][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][25]~q\);

-- Location: LABCELL_X45_Y13_N24
\REGFILE|registers[26][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[26][25]~feeder_combout\);

-- Location: FF_X45_Y13_N26
\REGFILE|registers[26][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][25]~q\);

-- Location: LABCELL_X45_Y13_N45
\inputALU[25]~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~277_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][25]~q\,
	datab => \REGFILE|ALT_INV_registers[18][25]~q\,
	datac => \REGFILE|ALT_INV_registers[30][25]~q\,
	datad => \REGFILE|ALT_INV_registers[26][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[25]~277_combout\);

-- Location: MLABCELL_X39_Y9_N0
\REGFILE|registers[19][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[19][25]~feeder_combout\);

-- Location: FF_X39_Y9_N2
\REGFILE|registers[19][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][25]~q\);

-- Location: MLABCELL_X39_Y15_N48
\REGFILE|registers[31][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[31][25]~feeder_combout\);

-- Location: FF_X39_Y15_N50
\REGFILE|registers[31][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][25]~q\);

-- Location: LABCELL_X37_Y10_N36
\REGFILE|registers[23][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[23][25]~feeder_combout\);

-- Location: FF_X37_Y10_N38
\REGFILE|registers[23][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][25]~q\);

-- Location: MLABCELL_X39_Y13_N54
\inputALU[25]~278\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~278_combout\ = ( \REGFILE|registers[23][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[27][25]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[31][25]~q\)) ) ) ) # ( !\REGFILE|registers[23][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\REGFILE|registers[27][25]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[31][25]~q\)) ) ) ) # ( \REGFILE|registers[23][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[19][25]~q\) ) ) ) # ( !\REGFILE|registers[23][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[19][25]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][25]~q\,
	datab => \REGFILE|ALT_INV_registers[31][25]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[27][25]~q\,
	datae => \REGFILE|ALT_INV_registers[23][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[25]~278_combout\);

-- Location: LABCELL_X45_Y17_N48
\REGFILE|registers[17][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[17][25]~feeder_combout\);

-- Location: FF_X45_Y17_N50
\REGFILE|registers[17][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][25]~q\);

-- Location: LABCELL_X46_Y15_N42
\REGFILE|registers[21][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[21][25]~feeder_combout\);

-- Location: FF_X46_Y15_N44
\REGFILE|registers[21][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][25]~q\);

-- Location: LABCELL_X46_Y15_N27
\REGFILE|registers[25][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[25][25]~feeder_combout\);

-- Location: FF_X46_Y15_N29
\REGFILE|registers[25][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][25]~q\);

-- Location: LABCELL_X42_Y12_N21
\REGFILE|registers[29][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[29][25]~feeder_combout\);

-- Location: FF_X42_Y12_N23
\REGFILE|registers[29][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][25]~q\);

-- Location: LABCELL_X45_Y17_N6
\inputALU[25]~276\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~276_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][25]~q\ & ( (\REGFILE|registers[25][25]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][25]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[29][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[25][25]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[29][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][25]~q\,
	datab => \REGFILE|ALT_INV_registers[21][25]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[25][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[29][25]~q\,
	combout => \inputALU[25]~276_combout\);

-- Location: LABCELL_X45_Y13_N39
\REGFILE|registers[16][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[16][25]~feeder_combout\);

-- Location: FF_X45_Y13_N41
\REGFILE|registers[16][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][25]~q\);

-- Location: LABCELL_X46_Y12_N9
\REGFILE|registers[20][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[20][25]~feeder_combout\);

-- Location: FF_X46_Y12_N11
\REGFILE|registers[20][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][25]~q\);

-- Location: LABCELL_X46_Y12_N3
\REGFILE|registers[24][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[24][25]~feeder_combout\);

-- Location: FF_X46_Y12_N5
\REGFILE|registers[24][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][25]~q\);

-- Location: LABCELL_X46_Y12_N18
\REGFILE|registers[28][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[28][25]~feeder_combout\);

-- Location: FF_X46_Y12_N20
\REGFILE|registers[28][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][25]~q\);

-- Location: LABCELL_X40_Y16_N54
\inputALU[25]~275\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~275_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][25]~q\,
	datab => \REGFILE|ALT_INV_registers[20][25]~q\,
	datac => \REGFILE|ALT_INV_registers[24][25]~q\,
	datad => \REGFILE|ALT_INV_registers[28][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[25]~275_combout\);

-- Location: MLABCELL_X39_Y13_N12
\inputALU[25]~279\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~279_combout\ = ( \inputALU[25]~276_combout\ & ( \inputALU[25]~275_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[25]~277_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[25]~278_combout\)))) ) ) ) # ( !\inputALU[25]~276_combout\ & ( \inputALU[25]~275_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[25]~277_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[25]~278_combout\)))) ) ) ) # 
-- ( \inputALU[25]~276_combout\ & ( !\inputALU[25]~275_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[25]~277_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[25]~278_combout\)))) ) ) ) # ( !\inputALU[25]~276_combout\ & ( !\inputALU[25]~275_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[25]~277_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[25]~278_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[25]~277_combout\,
	datad => \ALT_INV_inputALU[25]~278_combout\,
	datae => \ALT_INV_inputALU[25]~276_combout\,
	dataf => \ALT_INV_inputALU[25]~275_combout\,
	combout => \inputALU[25]~279_combout\);

-- Location: MLABCELL_X39_Y13_N9
\inputALU[25]~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~377_combout\ = ( \inputALU[25]~279_combout\ & ( (\inputALU[25]~284_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[25]~279_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[25]~284_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[25]~284_combout\,
	dataf => \ALT_INV_inputALU[25]~279_combout\,
	combout => \inputALU[25]~377_combout\);

-- Location: LABCELL_X46_Y19_N45
\REGFILE|registers[3][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[3][24]~feeder_combout\);

-- Location: MLABCELL_X28_Y15_N15
\ALU|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~4_combout\ = ( !\inputALU[24]~274_combout\ & ( (!\REGFILE|Mux7~10_combout\ & \ALU|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux7~10_combout\,
	datad => \ALU|ALT_INV_Mux8~0_combout\,
	dataf => \ALT_INV_inputALU[24]~274_combout\,
	combout => \ALU|Mux7~4_combout\);

-- Location: MLABCELL_X28_Y15_N21
\ALU|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~6_combout\ = ( \ALU|Mux10~6_combout\ & ( (!\REGFILE|Mux7~10_combout\ & (\inputALU[24]~274_combout\ & \ALU|Mux8~8_combout\)) # (\REGFILE|Mux7~10_combout\ & ((\ALU|Mux8~8_combout\) # (\inputALU[24]~274_combout\))) ) ) # ( !\ALU|Mux10~6_combout\ & 
-- ( (\ALU|Mux8~8_combout\ & ((\inputALU[24]~274_combout\) # (\REGFILE|Mux7~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux7~10_combout\,
	datac => \ALT_INV_inputALU[24]~274_combout\,
	datad => \ALU|ALT_INV_Mux8~8_combout\,
	dataf => \ALU|ALT_INV_Mux10~6_combout\,
	combout => \ALU|Mux7~6_combout\);

-- Location: MLABCELL_X28_Y15_N45
\ALU|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~5_combout\ = ( \inputALU[8]~98_combout\ & ( (!\CONTROL|ALUControl\(2) & (((\inputALU[31]~351_combout\)))) # (\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(1)))) ) ) # ( !\inputALU[8]~98_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000010000110111000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALT_INV_inputALU[8]~98_combout\,
	combout => \ALU|Mux7~5_combout\);

-- Location: LABCELL_X29_Y15_N48
\ALU|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~7_combout\ = ( \ALU|Mux7~5_combout\ & ( (!\ALU|Mux7~6_combout\ & ((!\CONTROL|ALUControl\(3)) # (!\ALU|Mux9~0_combout\))) ) ) # ( !\ALU|Mux7~5_combout\ & ( (!\ALU|Mux7~6_combout\ & ((!\ALU|Mux7~4_combout\) # ((!\CONTROL|ALUControl\(3)) # 
-- (!\ALU|Mux9~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011111100000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux7~4_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux9~0_combout\,
	datad => \ALU|ALT_INV_Mux7~6_combout\,
	dataf => \ALU|ALT_INV_Mux7~5_combout\,
	combout => \ALU|Mux7~7_combout\);

-- Location: LABCELL_X33_Y13_N12
\inputALU[29]~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~329_combout\ = ( \inputALU[29]~323_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[29]~328_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inputALU[29]~323_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \inputALU[29]~328_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[29]~328_combout\,
	datad => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[29]~323_combout\,
	combout => \inputALU[29]~329_combout\);

-- Location: LABCELL_X31_Y18_N39
\ALU|ShiftRight0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[31]~351_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[30]~340_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[29]~329_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[28]~318_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \ALT_INV_inputALU[29]~329_combout\,
	datac => \ALT_INV_inputALU[30]~340_combout\,
	datad => \ALT_INV_inputALU[28]~318_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~3_combout\);

-- Location: MLABCELL_X28_Y16_N36
\ALU|ShiftRight0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~41_combout\ = ( \ALU|ShiftRight0~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\ALU|ShiftRight0~3_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~351_combout\)))) ) ) # ( !\ALU|ShiftRight0~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~3_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~351_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~3_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \ALU|ALT_INV_ShiftRight0~2_combout\,
	combout => \ALU|ShiftRight0~41_combout\);

-- Location: MLABCELL_X34_Y19_N6
\ALU|ShiftLeft0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~42_combout\ = ( \ALU|ShiftLeft0~16_combout\ & ( \ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftLeft0~7_combout\)) ) ) ) # ( 
-- !\ALU|ShiftLeft0~16_combout\ & ( \ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftLeft0~7_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( \ALU|ShiftLeft0~16_combout\ & ( !\ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\ALU|ShiftLeft0~7_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~16_combout\ & ( !\ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftLeft0~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110000001100110000110000001111001111000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	combout => \ALU|ShiftLeft0~42_combout\);

-- Location: MLABCELL_X39_Y11_N0
\REGFILE|registers[0][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[0][22]~feeder_combout\);

-- Location: LABCELL_X51_Y12_N9
\REGFILE|registers[25][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[25][22]~feeder_combout\);

-- Location: FF_X51_Y12_N11
\REGFILE|registers[25][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][22]~q\);

-- Location: LABCELL_X51_Y16_N12
\REGFILE|registers[29][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[29][22]~feeder_combout\);

-- Location: FF_X51_Y16_N14
\REGFILE|registers[29][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][22]~q\);

-- Location: LABCELL_X45_Y12_N45
\REGFILE|registers[21][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[21][22]~feeder_combout\);

-- Location: FF_X45_Y12_N47
\REGFILE|registers[21][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][22]~q\);

-- Location: LABCELL_X45_Y12_N18
\REGFILE|registers[17][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[17][22]~feeder_combout\);

-- Location: FF_X45_Y12_N20
\REGFILE|registers[17][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][22]~q\);

-- Location: LABCELL_X30_Y14_N0
\inputALU[22]~243\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~243_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][22]~q\,
	datab => \REGFILE|ALT_INV_registers[29][22]~q\,
	datac => \REGFILE|ALT_INV_registers[21][22]~q\,
	datad => \REGFILE|ALT_INV_registers[17][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[22]~243_combout\);

-- Location: LABCELL_X50_Y12_N33
\REGFILE|registers[20][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[20][22]~feeder_combout\);

-- Location: FF_X50_Y12_N35
\REGFILE|registers[20][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][22]~q\);

-- Location: LABCELL_X50_Y12_N27
\REGFILE|registers[16][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[16][22]~feeder_combout\);

-- Location: FF_X50_Y12_N29
\REGFILE|registers[16][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][22]~q\);

-- Location: LABCELL_X50_Y16_N18
\REGFILE|registers[24][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[24][22]~feeder_combout\);

-- Location: FF_X50_Y16_N20
\REGFILE|registers[24][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][22]~q\);

-- Location: LABCELL_X51_Y12_N27
\REGFILE|registers[28][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[28][22]~feeder_combout\);

-- Location: FF_X51_Y12_N29
\REGFILE|registers[28][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][22]~q\);

-- Location: LABCELL_X30_Y14_N9
\inputALU[22]~242\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~242_combout\ = ( \REGFILE|registers[28][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[24][22]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\REGFILE|registers[28][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[24][22]~q\) ) ) ) # ( \REGFILE|registers[28][22]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][22]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[28][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][22]~q\,
	datab => \REGFILE|ALT_INV_registers[16][22]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[24][22]~q\,
	datae => \REGFILE|ALT_INV_registers[28][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[22]~242_combout\);

-- Location: MLABCELL_X52_Y13_N33
\REGFILE|registers[19][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[19][22]~feeder_combout\);

-- Location: FF_X52_Y13_N35
\REGFILE|registers[19][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][22]~q\);

-- Location: LABCELL_X48_Y15_N42
\REGFILE|registers[23][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[23][22]~feeder_combout\);

-- Location: FF_X48_Y15_N44
\REGFILE|registers[23][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][22]~q\);

-- Location: LABCELL_X48_Y15_N0
\REGFILE|registers[27][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[27][22]~feeder_combout\);

-- Location: FF_X48_Y15_N2
\REGFILE|registers[27][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][22]~q\);

-- Location: LABCELL_X48_Y15_N12
\REGFILE|registers[31][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[31][22]~feeder_combout\);

-- Location: FF_X48_Y15_N14
\REGFILE|registers[31][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][22]~q\);

-- Location: LABCELL_X48_Y15_N24
\inputALU[22]~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~245_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[31][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[23][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[27][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][22]~q\,
	datab => \REGFILE|ALT_INV_registers[23][22]~q\,
	datac => \REGFILE|ALT_INV_registers[27][22]~q\,
	datad => \REGFILE|ALT_INV_registers[31][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[22]~245_combout\);

-- Location: LABCELL_X50_Y14_N0
\REGFILE|registers[26][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[26][22]~feeder_combout\);

-- Location: FF_X50_Y14_N2
\REGFILE|registers[26][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][22]~q\);

-- Location: LABCELL_X51_Y16_N48
\REGFILE|registers[18][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[18][22]~feeder_combout\);

-- Location: FF_X51_Y16_N50
\REGFILE|registers[18][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][22]~q\);

-- Location: LABCELL_X50_Y14_N18
\REGFILE|registers[30][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[30][22]~feeder_combout\);

-- Location: FF_X50_Y14_N20
\REGFILE|registers[30][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][22]~q\);

-- Location: LABCELL_X50_Y14_N6
\REGFILE|registers[22][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[22][22]~feeder_combout\);

-- Location: FF_X50_Y14_N8
\REGFILE|registers[22][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][22]~q\);

-- Location: LABCELL_X50_Y14_N12
\inputALU[22]~244\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~244_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][22]~q\,
	datab => \REGFILE|ALT_INV_registers[18][22]~q\,
	datac => \REGFILE|ALT_INV_registers[30][22]~q\,
	datad => \REGFILE|ALT_INV_registers[22][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[22]~244_combout\);

-- Location: LABCELL_X30_Y14_N42
\inputALU[22]~246\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~246_combout\ = ( \inputALU[22]~245_combout\ & ( \inputALU[22]~244_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[22]~242_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inputALU[22]~243_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\inputALU[22]~245_combout\ & ( \inputALU[22]~244_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[22]~242_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[22]~243_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( \inputALU[22]~245_combout\ & ( !\inputALU[22]~244_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inputALU[22]~242_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[22]~243_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) ) ) ) # ( 
-- !\inputALU[22]~245_combout\ & ( !\inputALU[22]~244_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[22]~242_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[22]~243_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[22]~243_combout\,
	datad => \ALT_INV_inputALU[22]~242_combout\,
	datae => \ALT_INV_inputALU[22]~245_combout\,
	dataf => \ALT_INV_inputALU[22]~244_combout\,
	combout => \inputALU[22]~246_combout\);

-- Location: LABCELL_X30_Y14_N36
\inputALU[22]~374\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~374_combout\ = ( \inputALU[22]~246_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[22]~251_combout\) ) ) # ( !\inputALU[22]~246_combout\ & ( (\inputALU[22]~251_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[22]~251_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[22]~246_combout\,
	combout => \inputALU[22]~374_combout\);

-- Location: LABCELL_X27_Y15_N57
\Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~77_sumout\ = SUM(( \Add0~77_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~74\ ))
-- \Add1~78\ = CARRY(( \Add0~77_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~77_sumout\,
	cin => \Add1~74\,
	sumout => \Add1~77_sumout\,
	cout => \Add1~78\);

-- Location: MLABCELL_X34_Y13_N12
\REGFILE|registers[9][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[9][21]~feeder_combout\);

-- Location: LABCELL_X42_Y18_N48
\REGFILE|registers[23][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[23][21]~feeder_combout\);

-- Location: FF_X42_Y18_N50
\REGFILE|registers[23][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][21]~q\);

-- Location: LABCELL_X43_Y12_N51
\REGFILE|registers[31][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[31][21]~feeder_combout\);

-- Location: FF_X43_Y12_N53
\REGFILE|registers[31][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][21]~q\);

-- Location: MLABCELL_X34_Y14_N21
\REGFILE|registers[27][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[27][21]~feeder_combout\);

-- Location: FF_X34_Y14_N23
\REGFILE|registers[27][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][21]~q\);

-- Location: LABCELL_X46_Y21_N54
\REGFILE|registers[19][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[19][21]~feeder_combout\);

-- Location: FF_X46_Y21_N56
\REGFILE|registers[19][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][21]~q\);

-- Location: LABCELL_X42_Y18_N9
\inputALU[21]~234\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~234_combout\ = ( \REGFILE|registers[27][21]~q\ & ( \REGFILE|registers[19][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][21]~q\)))) ) ) ) # ( !\REGFILE|registers[27][21]~q\ & ( \REGFILE|registers[19][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][21]~q\))))) ) ) ) # ( \REGFILE|registers[27][21]~q\ & ( !\REGFILE|registers[19][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][21]~q\))))) ) ) ) # ( !\REGFILE|registers[27][21]~q\ & ( !\REGFILE|registers[19][21]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][21]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][21]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[31][21]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[27][21]~q\,
	dataf => \REGFILE|ALT_INV_registers[19][21]~q\,
	combout => \inputALU[21]~234_combout\);

-- Location: LABCELL_X43_Y11_N39
\REGFILE|registers[18][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[18][21]~feeder_combout\);

-- Location: FF_X43_Y11_N41
\REGFILE|registers[18][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][21]~q\);

-- Location: LABCELL_X43_Y22_N57
\REGFILE|registers[30][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[30][21]~feeder_combout\);

-- Location: FF_X43_Y22_N59
\REGFILE|registers[30][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][21]~q\);

-- Location: LABCELL_X43_Y10_N39
\REGFILE|registers[22][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[22][21]~feeder_combout\);

-- Location: FF_X43_Y10_N41
\REGFILE|registers[22][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][21]~q\);

-- Location: LABCELL_X46_Y14_N9
\REGFILE|registers[26][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[26][21]~feeder_combout\);

-- Location: FF_X46_Y14_N11
\REGFILE|registers[26][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][21]~q\);

-- Location: LABCELL_X42_Y18_N21
\inputALU[21]~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~233_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][21]~q\,
	datab => \REGFILE|ALT_INV_registers[30][21]~q\,
	datac => \REGFILE|ALT_INV_registers[22][21]~q\,
	datad => \REGFILE|ALT_INV_registers[26][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[21]~233_combout\);

-- Location: LABCELL_X43_Y22_N3
\REGFILE|registers[17][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[17][21]~feeder_combout\);

-- Location: FF_X43_Y22_N5
\REGFILE|registers[17][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][21]~q\);

-- Location: MLABCELL_X39_Y20_N6
\REGFILE|registers[25][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[25][21]~feeder_combout\);

-- Location: FF_X39_Y20_N8
\REGFILE|registers[25][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][21]~q\);

-- Location: MLABCELL_X39_Y20_N36
\REGFILE|registers[29][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[29][21]~feeder_combout\);

-- Location: FF_X39_Y20_N38
\REGFILE|registers[29][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][21]~q\);

-- Location: LABCELL_X43_Y22_N24
\REGFILE|registers[21][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[21][21]~feeder_combout\);

-- Location: FF_X43_Y22_N26
\REGFILE|registers[21][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][21]~q\);

-- Location: LABCELL_X42_Y18_N45
\inputALU[21]~232\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~232_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][21]~q\,
	datab => \REGFILE|ALT_INV_registers[25][21]~q\,
	datac => \REGFILE|ALT_INV_registers[29][21]~q\,
	datad => \REGFILE|ALT_INV_registers[21][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[21]~232_combout\);

-- Location: LABCELL_X43_Y20_N42
\REGFILE|registers[28][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[28][21]~feeder_combout\);

-- Location: FF_X43_Y20_N44
\REGFILE|registers[28][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][21]~q\);

-- Location: LABCELL_X45_Y22_N27
\REGFILE|registers[20][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[20][21]~feeder_combout\);

-- Location: FF_X45_Y22_N29
\REGFILE|registers[20][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][21]~q\);

-- Location: MLABCELL_X47_Y13_N30
\REGFILE|registers[24][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[24][21]~feeder_combout\);

-- Location: FF_X47_Y13_N32
\REGFILE|registers[24][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][21]~q\);

-- Location: LABCELL_X45_Y13_N9
\REGFILE|registers[16][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[16][21]~feeder_combout\);

-- Location: FF_X45_Y13_N11
\REGFILE|registers[16][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][21]~q\);

-- Location: LABCELL_X43_Y20_N30
\inputALU[21]~231\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~231_combout\ = ( \REGFILE|registers[24][21]~q\ & ( \REGFILE|registers[16][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][21]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][21]~q\))) ) ) ) # ( !\REGFILE|registers[24][21]~q\ & ( \REGFILE|registers[16][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][21]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][21]~q\)))) ) ) ) # ( \REGFILE|registers[24][21]~q\ & ( !\REGFILE|registers[16][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][21]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][21]~q\)))) ) ) ) # ( !\REGFILE|registers[24][21]~q\ & ( !\REGFILE|registers[16][21]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[20][21]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[28][21]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[28][21]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[20][21]~q\,
	datae => \REGFILE|ALT_INV_registers[24][21]~q\,
	dataf => \REGFILE|ALT_INV_registers[16][21]~q\,
	combout => \inputALU[21]~231_combout\);

-- Location: LABCELL_X42_Y18_N3
\inputALU[21]~235\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~235_combout\ = ( \inputALU[21]~232_combout\ & ( \inputALU[21]~231_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[21]~233_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[21]~234_combout\))) ) ) ) # ( !\inputALU[21]~232_combout\ & ( \inputALU[21]~231_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[21]~233_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[21]~234_combout\))) ) ) ) # ( 
-- \inputALU[21]~232_combout\ & ( !\inputALU[21]~231_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[21]~233_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[21]~234_combout\)))) ) ) ) # ( !\inputALU[21]~232_combout\ & ( !\inputALU[21]~231_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[21]~233_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[21]~234_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[21]~234_combout\,
	datad => \ALT_INV_inputALU[21]~233_combout\,
	datae => \ALT_INV_inputALU[21]~232_combout\,
	dataf => \ALT_INV_inputALU[21]~231_combout\,
	combout => \inputALU[21]~235_combout\);

-- Location: LABCELL_X36_Y18_N12
\inputALU[21]~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~241_combout\ = ( \inputALU[21]~240_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[21]~235_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inputALU[21]~240_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \inputALU[21]~235_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111001111010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[21]~235_combout\,
	datad => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[21]~240_combout\,
	combout => \inputALU[21]~241_combout\);

-- Location: LABCELL_X36_Y14_N21
\ALU|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~5_combout\ = ( \inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(2)) # ((!\CONTROL|ALUControl\(1) & (\inputALU[5]~65_combout\ & \CONTROL|ALUControl\(0)))) ) ) # ( !\inputALU[31]~351_combout\ & ( (\CONTROL|ALUControl\(2) & 
-- (!\CONTROL|ALUControl\(1) & (\inputALU[5]~65_combout\ & \CONTROL|ALUControl\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010010101010101011101010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \ALT_INV_inputALU[5]~65_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \ALT_INV_inputALU[31]~351_combout\,
	combout => \ALU|Mux10~5_combout\);

-- Location: LABCELL_X36_Y14_N48
\ALU|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~9_combout\ = ( !\REGFILE|Mux10~10_combout\ & ( (\CONTROL|ALUControl\(3) & (\ALU|Mux9~0_combout\ & (((\ALU|Mux8~0_combout\ & !\inputALU[21]~241_combout\)) # (\ALU|Mux10~5_combout\)))) ) ) # ( \REGFILE|Mux10~10_combout\ & ( 
-- (!\ALU|Mux10~6_combout\ & (\ALU|Mux10~5_combout\ & (\CONTROL|ALUControl\(3) & ((\ALU|Mux9~0_combout\))))) # (\ALU|Mux10~6_combout\ & (((\ALU|Mux10~5_combout\ & (\CONTROL|ALUControl\(3) & \ALU|Mux9~0_combout\))) # (\inputALU[21]~241_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000111100010011000100010001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux10~5_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux10~6_combout\,
	datad => \ALT_INV_inputALU[21]~241_combout\,
	datae => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \ALU|ALT_INV_Mux9~0_combout\,
	datag => \ALU|ALT_INV_Mux8~0_combout\,
	combout => \ALU|Mux10~9_combout\);

-- Location: LABCELL_X37_Y14_N6
\ALU|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~85_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[21]~373_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux10~10_combout\ ) + ( 
-- \ALU|Add0~82\ ))
-- \ALU|Add0~86\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[21]~373_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux10~10_combout\ ) + ( 
-- \ALU|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[21]~373_combout\,
	dataf => \REGFILE|ALT_INV_Mux10~10_combout\,
	cin => \ALU|Add0~82\,
	sumout => \ALU|Add0~85_sumout\,
	cout => \ALU|Add0~86\);

-- Location: LABCELL_X37_Y14_N54
\ALU|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~7_combout\ = ( !\ALU|Mux10~9_combout\ & ( \ALU|Add0~85_sumout\ & ( (!\ALU|Mux10~4_combout\) # ((!\REGFILE|Mux10~10_combout\ & (!\ALU|Mux9~1_combout\ & !\inputALU[21]~241_combout\))) ) ) ) # ( !\ALU|Mux10~9_combout\ & ( !\ALU|Add0~85_sumout\ & ( 
-- (!\ALU|Mux10~4_combout\) # (((!\REGFILE|Mux10~10_combout\ & !\inputALU[21]~241_combout\)) # (\ALU|Mux9~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111001111000000000000000011101100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~10_combout\,
	datab => \ALU|ALT_INV_Mux10~4_combout\,
	datac => \ALU|ALT_INV_Mux9~1_combout\,
	datad => \ALT_INV_inputALU[21]~241_combout\,
	datae => \ALU|ALT_INV_Mux10~9_combout\,
	dataf => \ALU|ALT_INV_Add0~85_sumout\,
	combout => \ALU|Mux10~7_combout\);

-- Location: LABCELL_X35_Y16_N3
\ALU|ShiftLeft0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~10_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[2]~32_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[4]~54_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[3]~43_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[5]~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[5]~65_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~10_combout\);

-- Location: MLABCELL_X34_Y18_N24
\ALU|ShiftLeft0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~9_combout\ = ( \inputALU[1]~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # (\inputALU[0]~10_combout\))) ) ) # ( !\inputALU[1]~21_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[0]~10_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[0]~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \ALT_INV_inputALU[1]~21_combout\,
	combout => \ALU|ShiftLeft0~9_combout\);

-- Location: MLABCELL_X34_Y18_N27
\ALU|ShiftLeft0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~11_combout\ = ( \ALU|ShiftLeft0~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~10_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( !\ALU|ShiftLeft0~9_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftLeft0~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALU|ALT_INV_ShiftLeft0~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~9_combout\,
	combout => \ALU|ShiftLeft0~11_combout\);

-- Location: LABCELL_X31_Y15_N30
\ALU|ShiftLeft0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~24_combout\ = ( \inputALU[11]~131_combout\ & ( \inputALU[10]~120_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~153_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[12]~142_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[11]~131_combout\ & ( \inputALU[10]~120_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~153_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~142_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( \inputALU[11]~131_combout\ & ( !\inputALU[10]~120_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[13]~153_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~142_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # 
-- ( !\inputALU[11]~131_combout\ & ( !\inputALU[10]~120_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~153_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[12]~142_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[12]~142_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[13]~153_combout\,
	datae => \ALT_INV_inputALU[11]~131_combout\,
	dataf => \ALT_INV_inputALU[10]~120_combout\,
	combout => \ALU|ShiftLeft0~24_combout\);

-- Location: LABCELL_X33_Y17_N3
\ALU|ShiftLeft0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~17_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[6]~76_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[8]~98_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[7]~87_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[9]~109_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[8]~98_combout\,
	datab => \ALT_INV_inputALU[7]~87_combout\,
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \ALT_INV_inputALU[9]~109_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~17_combout\);

-- Location: MLABCELL_X28_Y18_N24
\ALU|ShiftLeft0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~37_combout\ = ( \inputALU[20]~230_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[19]~219_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- \inputALU[20]~230_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~219_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[18]~208_combout\))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( !\inputALU[21]~241_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~208_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[19]~219_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftLeft0~37_combout\);

-- Location: LABCELL_X37_Y18_N3
\ALU|ShiftLeft0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~33_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[14]~164_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[16]~186_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[15]~175_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[17]~197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[15]~175_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[17]~197_combout\,
	datad => \ALT_INV_inputALU[14]~164_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~33_combout\);

-- Location: MLABCELL_X34_Y17_N24
\ALU|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~0_combout\ = ( \ALU|ShiftLeft0~37_combout\ & ( \ALU|ShiftLeft0~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout\ & ( \ALU|ShiftLeft0~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\))))) ) ) ) # ( \ALU|ShiftLeft0~37_combout\ & ( !\ALU|ShiftLeft0~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~24_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\))))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout\ & ( !\ALU|ShiftLeft0~33_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~24_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~24_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~17_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~37_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~33_combout\,
	combout => \ALU|Mux10~0_combout\);

-- Location: LABCELL_X51_Y15_N6
\REGFILE|registers[31][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[31][23]~feeder_combout\);

-- Location: FF_X51_Y15_N8
\REGFILE|registers[31][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][23]~q\);

-- Location: LABCELL_X53_Y14_N6
\REGFILE|registers[27][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[27][23]~feeder_combout\);

-- Location: FF_X53_Y14_N8
\REGFILE|registers[27][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][23]~q\);

-- Location: LABCELL_X53_Y14_N54
\REGFILE|registers[23][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[23][23]~feeder_combout\);

-- Location: FF_X53_Y14_N56
\REGFILE|registers[23][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][23]~q\);

-- Location: LABCELL_X53_Y14_N36
\REGFILE|registers[19][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[19][23]~feeder_combout\);

-- Location: FF_X53_Y14_N38
\REGFILE|registers[19][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][23]~q\);

-- Location: LABCELL_X29_Y14_N18
\inputALU[23]~256\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~256_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][23]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) 
-- # (\REGFILE|registers[27][23]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][23]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][23]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][23]~q\ & ( (\REGFILE|registers[27][23]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][23]~q\,
	datab => \REGFILE|ALT_INV_registers[27][23]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[23][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[19][23]~q\,
	combout => \inputALU[23]~256_combout\);

-- Location: LABCELL_X48_Y14_N18
\REGFILE|registers[17][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[17][23]~feeder_combout\);

-- Location: FF_X48_Y14_N20
\REGFILE|registers[17][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][23]~q\);

-- Location: LABCELL_X43_Y23_N54
\REGFILE|registers[29][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[29][23]~feeder_combout\);

-- Location: FF_X43_Y23_N56
\REGFILE|registers[29][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][23]~q\);

-- Location: LABCELL_X48_Y14_N36
\REGFILE|registers[25][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[25][23]~feeder_combout\);

-- Location: FF_X48_Y14_N38
\REGFILE|registers[25][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][23]~q\);

-- Location: LABCELL_X29_Y19_N24
\REGFILE|registers[21][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[21][23]~feeder_combout\);

-- Location: FF_X29_Y19_N26
\REGFILE|registers[21][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][23]~q\);

-- Location: LABCELL_X29_Y14_N42
\inputALU[23]~254\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~254_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][23]~q\,
	datab => \REGFILE|ALT_INV_registers[29][23]~q\,
	datac => \REGFILE|ALT_INV_registers[25][23]~q\,
	datad => \REGFILE|ALT_INV_registers[21][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[23]~254_combout\);

-- Location: LABCELL_X29_Y14_N9
\REGFILE|registers[22][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][23]~feeder_combout\ = \Add0~85_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[22][23]~feeder_combout\);

-- Location: FF_X29_Y14_N11
\REGFILE|registers[22][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][23]~q\);

-- Location: LABCELL_X53_Y13_N12
\REGFILE|registers[30][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[30][23]~feeder_combout\);

-- Location: FF_X53_Y13_N14
\REGFILE|registers[30][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][23]~q\);

-- Location: LABCELL_X29_Y15_N45
\REGFILE|registers[18][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[18][23]~feeder_combout\);

-- Location: FF_X29_Y15_N47
\REGFILE|registers[18][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][23]~q\);

-- Location: LABCELL_X29_Y14_N3
\inputALU[23]~255\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~255_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][23]~q\,
	datab => \REGFILE|ALT_INV_registers[22][23]~q\,
	datac => \REGFILE|ALT_INV_registers[30][23]~q\,
	datad => \REGFILE|ALT_INV_registers[18][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[23]~255_combout\);

-- Location: LABCELL_X51_Y18_N51
\REGFILE|registers[24][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[24][23]~feeder_combout\);

-- Location: FF_X51_Y18_N53
\REGFILE|registers[24][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][23]~q\);

-- Location: MLABCELL_X47_Y14_N57
\REGFILE|registers[28][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[28][23]~feeder_combout\);

-- Location: FF_X47_Y14_N59
\REGFILE|registers[28][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][23]~q\);

-- Location: LABCELL_X51_Y18_N30
\REGFILE|registers[16][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[16][23]~feeder_combout\);

-- Location: FF_X51_Y18_N32
\REGFILE|registers[16][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][23]~q\);

-- Location: LABCELL_X46_Y20_N24
\REGFILE|registers[20][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[20][23]~feeder_combout\);

-- Location: FF_X46_Y20_N26
\REGFILE|registers[20][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][23]~q\);

-- Location: MLABCELL_X47_Y14_N30
\inputALU[23]~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~253_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][23]~q\,
	datab => \REGFILE|ALT_INV_registers[28][23]~q\,
	datac => \REGFILE|ALT_INV_registers[16][23]~q\,
	datad => \REGFILE|ALT_INV_registers[20][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[23]~253_combout\);

-- Location: LABCELL_X29_Y14_N36
\inputALU[23]~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~257_combout\ = ( \inputALU[23]~255_combout\ & ( \inputALU[23]~253_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[23]~254_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[23]~256_combout\))) ) ) ) # ( !\inputALU[23]~255_combout\ & ( \inputALU[23]~253_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[23]~254_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[23]~256_combout\)))) ) ) ) # ( \inputALU[23]~255_combout\ & ( !\inputALU[23]~253_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[23]~254_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[23]~256_combout\)))) ) ) ) # ( !\inputALU[23]~255_combout\ & ( !\inputALU[23]~253_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[23]~254_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[23]~256_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[23]~256_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ALT_INV_inputALU[23]~254_combout\,
	datae => \ALT_INV_inputALU[23]~255_combout\,
	dataf => \ALT_INV_inputALU[23]~253_combout\,
	combout => \inputALU[23]~257_combout\);

-- Location: LABCELL_X29_Y15_N36
\REGFILE|registers[11][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[11][23]~feeder_combout\);

-- Location: FF_X29_Y15_N38
\REGFILE|registers[11][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][23]~q\);

-- Location: LABCELL_X29_Y19_N21
\REGFILE|registers[8][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[8][23]~feeder_combout\);

-- Location: FF_X29_Y19_N23
\REGFILE|registers[8][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][23]~q\);

-- Location: LABCELL_X35_Y13_N48
\REGFILE|registers[9][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[9][23]~feeder_combout\);

-- Location: FF_X35_Y13_N50
\REGFILE|registers[9][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][23]~q\);

-- Location: LABCELL_X29_Y14_N33
\REGFILE|registers[10][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[10][23]~feeder_combout\);

-- Location: FF_X29_Y14_N35
\REGFILE|registers[10][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][23]~q\);

-- Location: LABCELL_X29_Y15_N30
\inputALU[23]~260\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~260_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][23]~q\,
	datab => \REGFILE|ALT_INV_registers[8][23]~q\,
	datac => \REGFILE|ALT_INV_registers[9][23]~q\,
	datad => \REGFILE|ALT_INV_registers[10][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[23]~260_combout\);

-- Location: LABCELL_X51_Y15_N48
\REGFILE|registers[1][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[1][23]~feeder_combout\);

-- Location: FF_X51_Y15_N50
\REGFILE|registers[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][23]~q\);

-- Location: LABCELL_X30_Y12_N12
\REGFILE|registers[2][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[2][23]~feeder_combout\);

-- Location: FF_X30_Y12_N14
\REGFILE|registers[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][23]~q\);

-- Location: LABCELL_X43_Y14_N30
\REGFILE|registers[0][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[0][23]~feeder_combout\);

-- Location: FF_X43_Y14_N32
\REGFILE|registers[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][23]~q\);

-- Location: LABCELL_X30_Y12_N33
\REGFILE|registers[3][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[3][23]~feeder_combout\);

-- Location: FF_X30_Y12_N35
\REGFILE|registers[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][23]~q\);

-- Location: LABCELL_X29_Y15_N24
\inputALU[23]~258\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~258_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][23]~q\,
	datab => \REGFILE|ALT_INV_registers[2][23]~q\,
	datac => \REGFILE|ALT_INV_registers[0][23]~q\,
	datad => \REGFILE|ALT_INV_registers[3][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[23]~258_combout\);

-- Location: MLABCELL_X52_Y17_N21
\REGFILE|registers[14][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[14][23]~feeder_combout\);

-- Location: FF_X52_Y17_N23
\REGFILE|registers[14][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][23]~q\);

-- Location: MLABCELL_X47_Y14_N24
\REGFILE|registers[12][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[12][23]~feeder_combout\);

-- Location: FF_X47_Y14_N26
\REGFILE|registers[12][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][23]~q\);

-- Location: LABCELL_X29_Y15_N51
\REGFILE|registers[15][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[15][23]~feeder_combout\);

-- Location: FF_X29_Y15_N53
\REGFILE|registers[15][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][23]~q\);

-- Location: LABCELL_X27_Y16_N48
\REGFILE|registers[13][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][23]~feeder_combout\ = \Add0~85_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[13][23]~feeder_combout\);

-- Location: FF_X27_Y16_N50
\REGFILE|registers[13][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][23]~q\);

-- Location: LABCELL_X29_Y15_N54
\inputALU[23]~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~261_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][23]~q\,
	datab => \REGFILE|ALT_INV_registers[12][23]~q\,
	datac => \REGFILE|ALT_INV_registers[15][23]~q\,
	datad => \REGFILE|ALT_INV_registers[13][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[23]~261_combout\);

-- Location: LABCELL_X33_Y12_N39
\REGFILE|registers[6][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][23]~feeder_combout\ = \Add0~85_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[6][23]~feeder_combout\);

-- Location: FF_X33_Y12_N41
\REGFILE|registers[6][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][23]~q\);

-- Location: LABCELL_X33_Y22_N3
\REGFILE|registers[4][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[4][23]~feeder_combout\);

-- Location: FF_X33_Y22_N5
\REGFILE|registers[4][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][23]~q\);

-- Location: LABCELL_X29_Y20_N45
\REGFILE|registers[5][23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][23]~feeder_combout\ = ( \Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \REGFILE|registers[5][23]~feeder_combout\);

-- Location: FF_X29_Y20_N47
\REGFILE|registers[5][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][23]~q\);

-- Location: FF_X42_Y16_N5
\REGFILE|registers[7][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~85_sumout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][23]~q\);

-- Location: LABCELL_X30_Y20_N0
\inputALU[23]~259\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~259_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][23]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[5][23]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[7][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][23]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[6][23]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[7][23]~q\ & ( (\REGFILE|registers[5][23]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[7][23]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[4][23]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\REGFILE|registers[6][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101000011110000000000110011010101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][23]~q\,
	datab => \REGFILE|ALT_INV_registers[4][23]~q\,
	datac => \REGFILE|ALT_INV_registers[5][23]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[7][23]~q\,
	combout => \inputALU[23]~259_combout\);

-- Location: LABCELL_X29_Y15_N18
\inputALU[23]~262\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~262_combout\ = ( \inputALU[23]~261_combout\ & ( \inputALU[23]~259_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[23]~258_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inputALU[23]~260_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[23]~261_combout\ & ( \inputALU[23]~259_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[23]~258_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[23]~260_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \inputALU[23]~261_combout\ & ( !\inputALU[23]~259_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\inputALU[23]~258_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[23]~260_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) 
-- ) # ( !\inputALU[23]~261_combout\ & ( !\inputALU[23]~259_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[23]~258_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[23]~260_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \ALT_INV_inputALU[23]~260_combout\,
	datac => \ALT_INV_inputALU[23]~258_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ALT_INV_inputALU[23]~261_combout\,
	dataf => \ALT_INV_inputALU[23]~259_combout\,
	combout => \inputALU[23]~262_combout\);

-- Location: LABCELL_X30_Y16_N12
\inputALU[23]~263\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~263_combout\ = ( \inputALU[23]~262_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[23]~257_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[23]~262_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[23]~257_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \ALT_INV_inputALU[23]~257_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \ALT_INV_inputALU[23]~262_combout\,
	combout => \inputALU[23]~263_combout\);

-- Location: MLABCELL_X28_Y16_N42
\ALU|ShiftRight0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~11_combout\ = ( \inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[24]~274_combout\)))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[22]~252_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[24]~274_combout\)))) ) ) ) # ( 
-- \inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~252_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[24]~274_combout\)))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[24]~274_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[22]~252_combout\,
	datad => \ALT_INV_inputALU[24]~274_combout\,
	datae => \ALT_INV_inputALU[23]~263_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight0~11_combout\);

-- Location: MLABCELL_X34_Y16_N18
\ALU|ShiftRight0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~35_combout\ = ( \ALU|ShiftRight0~12_combout\ & ( \ALU|ShiftRight0~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\ALU|ShiftRight0~14_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( \ALU|ShiftRight0~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\ALU|ShiftRight0~14_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\))) ) ) ) # ( 
-- \ALU|ShiftRight0~12_combout\ & ( !\ALU|ShiftRight0~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\ALU|ShiftRight0~14_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( !\ALU|ShiftRight0~11_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\ALU|ShiftRight0~14_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100000001011001110100010110101011100010011110111111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~14_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~12_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~11_combout\,
	combout => \ALU|ShiftRight0~35_combout\);

-- Location: LABCELL_X35_Y18_N33
\ALU|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~4_combout\ = ( \REGFILE|Mux26~10_combout\ & ( !\CONTROL|ALUControl\(0) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( (!\REGFILE|Mux27~10_combout\ & !\CONTROL|ALUControl\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux27~10_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux9~4_combout\);

-- Location: LABCELL_X35_Y18_N3
\ALU|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~3_combout\ = ( \REGFILE|Mux26~10_combout\ & ( !\CONTROL|ALUControl\(0) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( (\REGFILE|Mux27~10_combout\ & !\CONTROL|ALUControl\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux27~10_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux9~3_combout\);

-- Location: LABCELL_X31_Y20_N9
\ALU|ShiftLeft1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~3_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \inputALU[0]~10_combout\ & ( !\REGFILE|Mux30~10_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[0]~10_combout\ & ( (!\REGFILE|Mux30~10_combout\ & \inputALU[1]~21_combout\) ) ) ) # 
-- ( !\REGFILE|Mux31~10_combout\ & ( !\inputALU[0]~10_combout\ & ( (!\REGFILE|Mux30~10_combout\ & \inputALU[1]~21_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datad => \ALT_INV_inputALU[1]~21_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|ShiftLeft1~3_combout\);

-- Location: LABCELL_X31_Y18_N51
\ALU|ShiftLeft1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~30_combout\ = ( \ALU|ShiftLeft1~7_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~3_combout\))) ) ) # ( !\ALU|ShiftLeft1~7_combout\ & ( (\REGFILE|Mux29~10_combout\ & 
-- (!\REGFILE|Mux28~10_combout\ & \ALU|ShiftLeft1~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000011000000111100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~7_combout\,
	combout => \ALU|ShiftLeft1~30_combout\);

-- Location: LABCELL_X31_Y14_N42
\ALU|ShiftLeft1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~17_combout\ = ( \inputALU[13]~153_combout\ & ( \inputALU[10]~120_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)) # (\inputALU[12]~142_combout\))) # (\REGFILE|Mux30~10_combout\ & (((\inputALU[11]~131_combout\) # 
-- (\REGFILE|Mux31~10_combout\)))) ) ) ) # ( !\inputALU[13]~153_combout\ & ( \inputALU[10]~120_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (\inputALU[12]~142_combout\ & (\REGFILE|Mux31~10_combout\))) # (\REGFILE|Mux30~10_combout\ & 
-- (((\inputALU[11]~131_combout\) # (\REGFILE|Mux31~10_combout\)))) ) ) ) # ( \inputALU[13]~153_combout\ & ( !\inputALU[10]~120_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)) # (\inputALU[12]~142_combout\))) # 
-- (\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\ & \inputALU[11]~131_combout\)))) ) ) ) # ( !\inputALU[13]~153_combout\ & ( !\inputALU[10]~120_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (\inputALU[12]~142_combout\ & 
-- (\REGFILE|Mux31~10_combout\))) # (\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\ & \inputALU[11]~131_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \ALT_INV_inputALU[12]~142_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \ALT_INV_inputALU[11]~131_combout\,
	datae => \ALT_INV_inputALU[13]~153_combout\,
	dataf => \ALT_INV_inputALU[10]~120_combout\,
	combout => \ALU|ShiftLeft1~17_combout\);

-- Location: LABCELL_X36_Y18_N48
\ALU|ShiftLeft1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~31_combout\ = ( \inputALU[20]~230_combout\ & ( \inputALU[18]~208_combout\ & ( ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[21]~241_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[19]~219_combout\))) # (\REGFILE|Mux31~10_combout\) ) ) 
-- ) # ( !\inputALU[20]~230_combout\ & ( \inputALU[18]~208_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[21]~241_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[19]~219_combout\)))) # 
-- (\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\)) ) ) ) # ( \inputALU[20]~230_combout\ & ( !\inputALU[18]~208_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[21]~241_combout\))) # 
-- (\REGFILE|Mux30~10_combout\ & (\inputALU[19]~219_combout\)))) # (\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\)) ) ) ) # ( !\inputALU[20]~230_combout\ & ( !\inputALU[18]~208_combout\ & ( (!\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[21]~241_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[19]~219_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[19]~219_combout\,
	datad => \ALT_INV_inputALU[21]~241_combout\,
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALT_INV_inputALU[18]~208_combout\,
	combout => \ALU|ShiftLeft1~31_combout\);

-- Location: LABCELL_X37_Y18_N0
\ALU|ShiftLeft1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~25_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[14]~164_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[16]~186_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[15]~175_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[17]~197_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[15]~175_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[14]~164_combout\,
	datad => \ALT_INV_inputALU[17]~197_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~25_combout\);

-- Location: LABCELL_X31_Y17_N24
\ALU|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~1_combout\ = ( \ALU|ShiftLeft1~12_combout\ & ( \ALU|ShiftLeft1~25_combout\ & ( ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~31_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\))) # (\REGFILE|Mux29~10_combout\) ) ) ) 
-- # ( !\ALU|ShiftLeft1~12_combout\ & ( \ALU|ShiftLeft1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~31_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~12_combout\ & ( !\ALU|ShiftLeft1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~31_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)))) # (\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~12_combout\ & ( !\ALU|ShiftLeft1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~31_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~17_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~31_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~12_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~25_combout\,
	combout => \ALU|Mux10~1_combout\);

-- Location: LABCELL_X33_Y14_N48
\ALU|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~2_combout\ = ( \ALU|ShiftRight1~34_combout\ & ( \ALU|Mux10~1_combout\ & ( ((!\ALU|Mux9~4_combout\ & (\ALU|Mux9~3_combout\ & \ALU|ShiftLeft1~30_combout\)) # (\ALU|Mux9~4_combout\ & (!\ALU|Mux9~3_combout\))) # (\CONTROL|ALUControl\(0)) ) ) ) # ( 
-- !\ALU|ShiftRight1~34_combout\ & ( \ALU|Mux10~1_combout\ & ( (!\ALU|Mux9~4_combout\ & (\ALU|Mux9~3_combout\ & \ALU|ShiftLeft1~30_combout\)) # (\ALU|Mux9~4_combout\ & (!\ALU|Mux9~3_combout\)) ) ) ) # ( \ALU|ShiftRight1~34_combout\ & ( !\ALU|Mux10~1_combout\ 
-- & ( ((!\ALU|Mux9~4_combout\ & (\ALU|Mux9~3_combout\ & \ALU|ShiftLeft1~30_combout\))) # (\CONTROL|ALUControl\(0)) ) ) ) # ( !\ALU|ShiftRight1~34_combout\ & ( !\ALU|Mux10~1_combout\ & ( (!\ALU|Mux9~4_combout\ & (\ALU|Mux9~3_combout\ & 
-- \ALU|ShiftLeft1~30_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000101111111101000110010001100100011011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~4_combout\,
	datab => \ALU|ALT_INV_Mux9~3_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~30_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	datae => \ALU|ALT_INV_ShiftRight1~34_combout\,
	dataf => \ALU|ALT_INV_Mux10~1_combout\,
	combout => \ALU|Mux10~2_combout\);

-- Location: LABCELL_X33_Y14_N42
\ALU|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~3_combout\ = ( \ALU|ShiftRight0~35_combout\ & ( \ALU|Mux10~2_combout\ & ( (!\ALU|Mux18~8_combout\) # ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux10~0_combout\))) # (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~11_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~35_combout\ & ( \ALU|Mux10~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (!\ALU|Mux28~20_combout\)) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux10~0_combout\))) # (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~11_combout\)))) 
-- ) ) ) # ( \ALU|ShiftRight0~35_combout\ & ( !\ALU|Mux10~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (\ALU|Mux28~20_combout\)) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux10~0_combout\))) # (\ALU|Mux28~20_combout\ & 
-- (\ALU|ShiftLeft0~11_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~35_combout\ & ( !\ALU|Mux10~2_combout\ & ( (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux10~0_combout\))) # (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux18~8_combout\,
	datab => \ALU|ALT_INV_Mux28~20_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~11_combout\,
	datad => \ALU|ALT_INV_Mux10~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~35_combout\,
	dataf => \ALU|ALT_INV_Mux10~2_combout\,
	combout => \ALU|Mux10~3_combout\);

-- Location: MLABCELL_X34_Y13_N18
\ALU|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux10~8_combout\ = ( \ALU|Mux10~3_combout\ & ( (!\ALU|Mux10~7_combout\) # (\ALU|Mux15~6_combout\) ) ) # ( !\ALU|Mux10~3_combout\ & ( !\ALU|Mux10~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Mux10~7_combout\,
	dataf => \ALU|ALT_INV_Mux10~3_combout\,
	combout => \ALU|Mux10~8_combout\);

-- Location: FF_X34_Y13_N14
\REGFILE|registers[9][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][21]~q\);

-- Location: MLABCELL_X34_Y13_N21
\REGFILE|registers[8][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[8][21]~feeder_combout\);

-- Location: FF_X34_Y13_N23
\REGFILE|registers[8][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][21]~q\);

-- Location: LABCELL_X43_Y13_N18
\REGFILE|registers[10][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[10][21]~feeder_combout\);

-- Location: FF_X43_Y13_N20
\REGFILE|registers[10][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][21]~q\);

-- Location: LABCELL_X35_Y13_N18
\REGFILE|Mux10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][21]~q\,
	datab => \REGFILE|ALT_INV_registers[8][21]~q\,
	datac => \REGFILE|ALT_INV_registers[11][21]~q\,
	datad => \REGFILE|ALT_INV_registers[10][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux10~5_combout\);

-- Location: LABCELL_X42_Y18_N54
\REGFILE|registers[14][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[14][21]~feeder_combout\);

-- Location: FF_X42_Y18_N56
\REGFILE|registers[14][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][21]~q\);

-- Location: LABCELL_X42_Y11_N33
\REGFILE|registers[13][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[13][21]~feeder_combout\);

-- Location: FF_X42_Y11_N35
\REGFILE|registers[13][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][21]~q\);

-- Location: LABCELL_X51_Y13_N24
\REGFILE|registers[15][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[15][21]~feeder_combout\);

-- Location: FF_X51_Y13_N26
\REGFILE|registers[15][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][21]~q\);

-- Location: MLABCELL_X47_Y14_N42
\REGFILE|registers[12][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[12][21]~feeder_combout\);

-- Location: FF_X47_Y14_N44
\REGFILE|registers[12][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][21]~q\);

-- Location: LABCELL_X42_Y18_N24
\REGFILE|Mux10~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][21]~q\,
	datab => \REGFILE|ALT_INV_registers[13][21]~q\,
	datac => \REGFILE|ALT_INV_registers[15][21]~q\,
	datad => \REGFILE|ALT_INV_registers[12][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux10~6_combout\);

-- Location: LABCELL_X42_Y20_N54
\REGFILE|registers[1][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[1][21]~feeder_combout\);

-- Location: FF_X42_Y20_N56
\REGFILE|registers[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][21]~q\);

-- Location: LABCELL_X42_Y20_N36
\REGFILE|registers[2][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[2][21]~feeder_combout\);

-- Location: FF_X42_Y20_N38
\REGFILE|registers[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][21]~q\);

-- Location: FF_X42_Y17_N59
\REGFILE|registers[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~77_sumout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][21]~q\);

-- Location: LABCELL_X42_Y20_N18
\REGFILE|registers[0][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[0][21]~feeder_combout\);

-- Location: FF_X42_Y20_N20
\REGFILE|registers[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][21]~q\);

-- Location: LABCELL_X42_Y20_N51
\REGFILE|Mux10~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][21]~q\,
	datab => \REGFILE|ALT_INV_registers[2][21]~q\,
	datac => \REGFILE|ALT_INV_registers[3][21]~q\,
	datad => \REGFILE|ALT_INV_registers[0][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux10~8_combout\);

-- Location: LABCELL_X43_Y12_N36
\REGFILE|registers[4][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][21]~feeder_combout\ = \Add0~77_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[4][21]~feeder_combout\);

-- Location: FF_X43_Y12_N38
\REGFILE|registers[4][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][21]~q\);

-- Location: LABCELL_X48_Y12_N33
\REGFILE|registers[7][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[7][21]~feeder_combout\);

-- Location: FF_X48_Y12_N35
\REGFILE|registers[7][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][21]~q\);

-- Location: LABCELL_X42_Y18_N15
\REGFILE|registers[5][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[5][21]~feeder_combout\);

-- Location: FF_X42_Y18_N17
\REGFILE|registers[5][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][21]~q\);

-- Location: LABCELL_X48_Y12_N39
\REGFILE|registers[6][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[6][21]~feeder_combout\);

-- Location: FF_X48_Y12_N41
\REGFILE|registers[6][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][21]~q\);

-- Location: LABCELL_X43_Y12_N9
\REGFILE|Mux10~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][21]~q\,
	datab => \REGFILE|ALT_INV_registers[7][21]~q\,
	datac => \REGFILE|ALT_INV_registers[5][21]~q\,
	datad => \REGFILE|ALT_INV_registers[6][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux10~7_combout\);

-- Location: LABCELL_X42_Y18_N57
\REGFILE|Mux10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~9_combout\ = ( \REGFILE|Mux10~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux10~8_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux10~6_combout\)) ) ) # ( !\REGFILE|Mux10~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux10~8_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux10~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux10~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux10~7_combout\,
	combout => \REGFILE|Mux10~9_combout\);

-- Location: LABCELL_X42_Y18_N18
\REGFILE|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][21]~q\,
	datab => \REGFILE|ALT_INV_registers[30][21]~q\,
	datac => \REGFILE|ALT_INV_registers[26][21]~q\,
	datad => \REGFILE|ALT_INV_registers[22][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux10~2_combout\);

-- Location: LABCELL_X42_Y18_N42
\REGFILE|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][21]~q\,
	datab => \REGFILE|ALT_INV_registers[25][21]~q\,
	datac => \REGFILE|ALT_INV_registers[21][21]~q\,
	datad => \REGFILE|ALT_INV_registers[29][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux10~1_combout\);

-- Location: LABCELL_X42_Y18_N36
\REGFILE|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~3_combout\ = ( \REGFILE|registers[27][21]~q\ & ( \REGFILE|registers[19][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][21]~q\)))) ) ) ) # ( !\REGFILE|registers[27][21]~q\ & ( \REGFILE|registers[19][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][21]~q\))))) ) ) ) # ( \REGFILE|registers[27][21]~q\ & ( !\REGFILE|registers[19][21]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][21]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][21]~q\))))) ) ) ) # ( !\REGFILE|registers[27][21]~q\ & ( !\REGFILE|registers[19][21]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][21]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][21]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][21]~q\,
	datab => \REGFILE|ALT_INV_registers[31][21]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_registers[27][21]~q\,
	dataf => \REGFILE|ALT_INV_registers[19][21]~q\,
	combout => \REGFILE|Mux10~3_combout\);

-- Location: LABCELL_X46_Y14_N12
\REGFILE|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~0_combout\ = ( \REGFILE|registers[28][21]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (\REGFILE|registers[20][21]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\REGFILE|registers[28][21]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[20][21]~q\) ) ) ) # ( \REGFILE|registers[28][21]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[16][21]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[24][21]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[28][21]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[16][21]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[24][21]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][21]~q\,
	datab => \REGFILE|ALT_INV_registers[16][21]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_registers[20][21]~q\,
	datae => \REGFILE|ALT_INV_registers[28][21]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux10~0_combout\);

-- Location: LABCELL_X42_Y18_N30
\REGFILE|Mux10~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~4_combout\ = ( \REGFILE|Mux10~3_combout\ & ( \REGFILE|Mux10~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux10~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux10~2_combout\))) ) ) ) # ( !\REGFILE|Mux10~3_combout\ & ( \REGFILE|Mux10~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux10~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux10~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \REGFILE|Mux10~3_combout\ & ( !\REGFILE|Mux10~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|Mux10~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux10~2_combout\))) ) ) ) # ( !\REGFILE|Mux10~3_combout\ & ( !\REGFILE|Mux10~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux10~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux10~2_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux10~1_combout\,
	datae => \REGFILE|ALT_INV_Mux10~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux10~0_combout\,
	combout => \REGFILE|Mux10~4_combout\);

-- Location: LABCELL_X42_Y18_N51
\REGFILE|Mux10~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux10~10_combout\ = ( \REGFILE|Mux10~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux10~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux10~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux10~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux10~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux10~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux10~5_combout\,
	datad => \REGFILE|ALT_INV_Mux10~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux10~4_combout\,
	combout => \REGFILE|Mux10~10_combout\);

-- Location: LABCELL_X33_Y15_N24
\NEXT_PC[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[21]~21_combout\ = ( \REGFILE|Mux10~10_combout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~77_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( !\REGFILE|Mux10~10_combout\ 
-- & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~77_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( \REGFILE|Mux10~10_combout\ & ( !\PC|PC[2]~1_combout\ & ( (\Add0~77_sumout\) # 
-- (\PC|PC[1]~0_combout\) ) ) ) # ( !\REGFILE|Mux10~10_combout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~77_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add0~77_sumout\,
	datad => \ALT_INV_Add1~77_sumout\,
	datae => \REGFILE|ALT_INV_Mux10~10_combout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[21]~21_combout\);

-- Location: FF_X33_Y15_N26
\PC|PC[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[21]~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(21));

-- Location: LABCELL_X42_Y17_N57
\Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~77_sumout\ = SUM(( \PC|PC\(21) ) + ( GND ) + ( \Add0~74\ ))
-- \Add0~78\ = CARRY(( \PC|PC\(21) ) + ( GND ) + ( \Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(21),
	cin => \Add0~74\,
	sumout => \Add0~77_sumout\,
	cout => \Add0~78\);

-- Location: LABCELL_X43_Y13_N36
\REGFILE|registers[11][21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][21]~feeder_combout\ = ( \Add0~77_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~77_sumout\,
	combout => \REGFILE|registers[11][21]~feeder_combout\);

-- Location: FF_X43_Y13_N38
\REGFILE|registers[11][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][21]~feeder_combout\,
	asdata => \ALU|Mux10~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][21]~q\);

-- Location: LABCELL_X43_Y13_N0
\inputALU[21]~238\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~238_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][21]~q\,
	datab => \REGFILE|ALT_INV_registers[9][21]~q\,
	datac => \REGFILE|ALT_INV_registers[10][21]~q\,
	datad => \REGFILE|ALT_INV_registers[8][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[21]~238_combout\);

-- Location: LABCELL_X43_Y12_N6
\inputALU[21]~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~237_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][21]~q\,
	datab => \REGFILE|ALT_INV_registers[7][21]~q\,
	datac => \REGFILE|ALT_INV_registers[6][21]~q\,
	datad => \REGFILE|ALT_INV_registers[5][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[21]~237_combout\);

-- Location: LABCELL_X42_Y20_N48
\inputALU[21]~236\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~236_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][21]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][21]~q\,
	datab => \REGFILE|ALT_INV_registers[2][21]~q\,
	datac => \REGFILE|ALT_INV_registers[0][21]~q\,
	datad => \REGFILE|ALT_INV_registers[3][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[21]~236_combout\);

-- Location: LABCELL_X42_Y18_N27
\inputALU[21]~239\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~239_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][21]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][21]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][21]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][21]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][21]~q\,
	datab => \REGFILE|ALT_INV_registers[13][21]~q\,
	datac => \REGFILE|ALT_INV_registers[12][21]~q\,
	datad => \REGFILE|ALT_INV_registers[15][21]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[21]~239_combout\);

-- Location: LABCELL_X42_Y14_N42
\inputALU[21]~240\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~240_combout\ = ( \inputALU[21]~236_combout\ & ( \inputALU[21]~239_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\inputALU[21]~237_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\inputALU[21]~238_combout\))) ) ) ) # ( !\inputALU[21]~236_combout\ & ( \inputALU[21]~239_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[21]~237_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\inputALU[21]~238_combout\))) ) ) ) # ( \inputALU[21]~236_combout\ & ( !\inputALU[21]~239_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\inputALU[21]~237_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[21]~238_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) 
-- # ( !\inputALU[21]~236_combout\ & ( !\inputALU[21]~239_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[21]~237_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[21]~238_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \ALT_INV_inputALU[21]~238_combout\,
	datac => \ALT_INV_inputALU[21]~237_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[21]~236_combout\,
	dataf => \ALT_INV_inputALU[21]~239_combout\,
	combout => \inputALU[21]~240_combout\);

-- Location: LABCELL_X42_Y14_N9
\inputALU[21]~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[21]~373_combout\ = ( \inputALU[21]~235_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[21]~240_combout\) ) ) # ( !\inputALU[21]~235_combout\ & ( (\inputALU[21]~240_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[21]~240_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[21]~235_combout\,
	combout => \inputALU[21]~373_combout\);

-- Location: LABCELL_X37_Y14_N9
\ALU|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~89_sumout\ = SUM(( \REGFILE|Mux9~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[22]~374_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~86\ ))
-- \ALU|Add0~90\ = CARRY(( \REGFILE|Mux9~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[22]~374_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux9~10_combout\,
	dataf => \ALT_INV_inputALU[22]~374_combout\,
	cin => \ALU|Add0~86\,
	sumout => \ALU|Add0~89_sumout\,
	cout => \ALU|Add0~90\);

-- Location: LABCELL_X36_Y14_N42
\ALU|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~9_combout\ = ( \inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(2)) # ((!\CONTROL|ALUControl\(1) & (\inputALU[6]~76_combout\ & \CONTROL|ALUControl\(0)))) ) ) # ( !\inputALU[31]~351_combout\ & ( (\CONTROL|ALUControl\(2) & 
-- (!\CONTROL|ALUControl\(1) & (\inputALU[6]~76_combout\ & \CONTROL|ALUControl\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010010101010101011101010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \ALT_INV_inputALU[31]~351_combout\,
	combout => \ALU|Mux9~9_combout\);

-- Location: LABCELL_X36_Y14_N24
\ALU|Mux9~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~12_combout\ = ( !\inputALU[22]~252_combout\ & ( (\CONTROL|ALUControl\(3) & (\ALU|Mux9~0_combout\ & (((\ALU|Mux8~0_combout\ & !\REGFILE|Mux9~10_combout\)) # (\ALU|Mux9~9_combout\)))) ) ) # ( \inputALU[22]~252_combout\ & ( (!\ALU|Mux10~6_combout\ 
-- & (\CONTROL|ALUControl\(3) & (\ALU|Mux9~9_combout\ & ((\ALU|Mux9~0_combout\))))) # (\ALU|Mux10~6_combout\ & (((\CONTROL|ALUControl\(3) & (\ALU|Mux9~9_combout\ & \ALU|Mux9~0_combout\))) # (\REGFILE|Mux9~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000111100010101000100010001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \ALU|ALT_INV_Mux9~9_combout\,
	datac => \ALU|ALT_INV_Mux10~6_combout\,
	datad => \REGFILE|ALT_INV_Mux9~10_combout\,
	datae => \ALT_INV_inputALU[22]~252_combout\,
	dataf => \ALU|ALT_INV_Mux9~0_combout\,
	datag => \ALU|ALT_INV_Mux8~0_combout\,
	combout => \ALU|Mux9~12_combout\);

-- Location: LABCELL_X36_Y14_N0
\ALU|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~10_combout\ = ( \ALU|Add0~89_sumout\ & ( !\ALU|Mux9~12_combout\ & ( (!\ALU|Mux10~4_combout\) # ((!\ALU|Mux9~1_combout\ & (!\inputALU[22]~252_combout\ & !\REGFILE|Mux9~10_combout\))) ) ) ) # ( !\ALU|Add0~89_sumout\ & ( !\ALU|Mux9~12_combout\ & ( 
-- (!\ALU|Mux10~4_combout\) # (((!\inputALU[22]~252_combout\ & !\REGFILE|Mux9~10_combout\)) # (\ALU|Mux9~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101110111011111010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux10~4_combout\,
	datab => \ALU|ALT_INV_Mux9~1_combout\,
	datac => \ALT_INV_inputALU[22]~252_combout\,
	datad => \REGFILE|ALT_INV_Mux9~10_combout\,
	datae => \ALU|ALT_INV_Add0~89_sumout\,
	dataf => \ALU|ALT_INV_Mux9~12_combout\,
	combout => \ALU|Mux9~10_combout\);

-- Location: LABCELL_X31_Y13_N42
\ALU|ShiftRight1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~20_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[29]~329_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[28]~318_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[27]~307_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[26]~296_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~329_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \ALT_INV_inputALU[26]~296_combout\,
	datad => \ALT_INV_inputALU[27]~307_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~20_combout\);

-- Location: LABCELL_X30_Y16_N45
\ALU|ShiftRight1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~21_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \inputALU[31]~351_combout\ ) ) # ( !\REGFILE|Mux30~10_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((\inputALU[30]~340_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[31]~351_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALT_INV_inputALU[30]~340_combout\,
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~21_combout\);

-- Location: LABCELL_X30_Y16_N48
\ALU|ShiftRight1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~19_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[25]~285_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[24]~274_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[23]~263_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[22]~252_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~274_combout\,
	datab => \ALT_INV_inputALU[22]~252_combout\,
	datac => \ALT_INV_inputALU[25]~285_combout\,
	datad => \ALT_INV_inputALU[23]~263_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~19_combout\);

-- Location: LABCELL_X33_Y14_N12
\ALU|ShiftRight1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~35_combout\ = ( \ALU|ShiftRight1~21_combout\ & ( \ALU|ShiftRight1~19_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~20_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~21_combout\ & ( \ALU|ShiftRight1~19_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & 
-- ((\ALU|ShiftRight1~20_combout\))) # (\REGFILE|Mux28~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) ) # ( \ALU|ShiftRight1~21_combout\ & ( !\ALU|ShiftRight1~19_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~20_combout\))) # (\REGFILE|Mux28~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~21_combout\ & ( !\ALU|ShiftRight1~19_combout\ & ( 
-- (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~20_combout\))) # (\REGFILE|Mux28~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~20_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~21_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~19_combout\,
	combout => \ALU|ShiftRight1~35_combout\);

-- Location: LABCELL_X33_Y18_N48
\ALU|ShiftLeft1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~26_combout\ = ( \inputALU[15]~175_combout\ & ( \inputALU[16]~186_combout\ & ( ((!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[17]~197_combout\)))) # (\REGFILE|Mux30~10_combout\) ) ) 
-- ) # ( !\inputALU[15]~175_combout\ & ( \inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[17]~197_combout\))))) # 
-- (\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)))) ) ) ) # ( \inputALU[15]~175_combout\ & ( !\inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\)) # 
-- (\REGFILE|Mux31~10_combout\ & ((\inputALU[17]~197_combout\))))) # (\REGFILE|Mux30~10_combout\ & (((\REGFILE|Mux31~10_combout\)))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( !\inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & 
-- ((!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[17]~197_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~208_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \ALT_INV_inputALU[17]~197_combout\,
	datae => \ALT_INV_inputALU[15]~175_combout\,
	dataf => \ALT_INV_inputALU[16]~186_combout\,
	combout => \ALU|ShiftLeft1~26_combout\);

-- Location: LABCELL_X33_Y17_N24
\ALU|ShiftLeft1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~13_combout\ = ( \inputALU[10]~120_combout\ & ( \inputALU[9]~109_combout\ & ( (!\REGFILE|Mux30~10_combout\) # ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[8]~98_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[7]~87_combout\))) ) ) ) # 
-- ( !\inputALU[10]~120_combout\ & ( \inputALU[9]~109_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((\REGFILE|Mux31~10_combout\)))) # (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[8]~98_combout\))) # (\REGFILE|Mux31~10_combout\ & 
-- (\inputALU[7]~87_combout\)))) ) ) ) # ( \inputALU[10]~120_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)))) # (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & 
-- ((\inputALU[8]~98_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[7]~87_combout\)))) ) ) ) # ( !\inputALU[10]~120_combout\ & ( !\inputALU[9]~109_combout\ & ( (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & 
-- ((\inputALU[8]~98_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[7]~87_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \ALT_INV_inputALU[7]~87_combout\,
	datac => \ALT_INV_inputALU[8]~98_combout\,
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	datae => \ALT_INV_inputALU[10]~120_combout\,
	dataf => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|ShiftLeft1~13_combout\);

-- Location: LABCELL_X30_Y18_N12
\ALU|ShiftLeft1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~33_combout\ = ( \inputALU[22]~252_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\) # ((!\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\)))) ) 
-- ) ) # ( !\inputALU[22]~252_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\ & (\inputALU[20]~230_combout\))) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # 
-- ((\inputALU[19]~219_combout\)))) ) ) ) # ( \inputALU[22]~252_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # ((\inputALU[20]~230_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[19]~219_combout\)))) ) ) ) # ( !\inputALU[22]~252_combout\ & ( !\inputALU[21]~241_combout\ & ( (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\)) # 
-- (\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[20]~230_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[22]~252_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftLeft1~33_combout\);

-- Location: LABCELL_X33_Y14_N36
\ALU|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~6_combout\ = ( \ALU|ShiftLeft1~19_combout\ & ( \ALU|ShiftLeft1~33_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~26_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~13_combout\)))) ) ) ) 
-- # ( !\ALU|ShiftLeft1~19_combout\ & ( \ALU|ShiftLeft1~33_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~26_combout\))) # (\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftLeft1~13_combout\ & 
-- \REGFILE|Mux29~10_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~19_combout\ & ( !\ALU|ShiftLeft1~33_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~26_combout\ & ((\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~13_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~19_combout\ & ( !\ALU|ShiftLeft1~33_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~26_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~13_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~26_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~13_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~19_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~33_combout\,
	combout => \ALU|Mux9~6_combout\);

-- Location: LABCELL_X35_Y16_N6
\ALU|ShiftLeft1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~8_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[3]~43_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[5]~65_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ & 
-- ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[4]~54_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[6]~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \ALT_INV_inputALU[5]~65_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~8_combout\);

-- Location: MLABCELL_X34_Y20_N48
\ALU|ShiftLeft1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~4_combout\ = ( \inputALU[0]~10_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[2]~32_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[1]~21_combout\)))) # (\REGFILE|Mux30~10_combout\ & 
-- (((!\REGFILE|Mux31~10_combout\)))) ) ) # ( !\inputALU[0]~10_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[2]~32_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[1]~21_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010010111100100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \ALT_INV_inputALU[1]~21_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|ShiftLeft1~4_combout\);

-- Location: LABCELL_X33_Y18_N3
\ALU|ShiftLeft1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~32_combout\ = ( \ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~8_combout\) # (\REGFILE|Mux29~10_combout\))) ) ) # ( !\ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~8_combout\ 
-- & !\REGFILE|Mux28~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~8_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	combout => \ALU|ShiftLeft1~32_combout\);

-- Location: LABCELL_X33_Y14_N6
\ALU|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~7_combout\ = ( \ALU|Mux9~6_combout\ & ( \ALU|ShiftLeft1~32_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\ALU|Mux9~3_combout\ $ ((!\ALU|Mux9~4_combout\)))) # (\CONTROL|ALUControl\(0) & ((!\ALU|Mux9~3_combout\ $ (!\ALU|Mux9~4_combout\)) # 
-- (\ALU|ShiftRight1~35_combout\))) ) ) ) # ( !\ALU|Mux9~6_combout\ & ( \ALU|ShiftLeft1~32_combout\ & ( (!\CONTROL|ALUControl\(0) & (\ALU|Mux9~3_combout\ & (!\ALU|Mux9~4_combout\))) # (\CONTROL|ALUControl\(0) & (((\ALU|Mux9~3_combout\ & 
-- !\ALU|Mux9~4_combout\)) # (\ALU|ShiftRight1~35_combout\))) ) ) ) # ( \ALU|Mux9~6_combout\ & ( !\ALU|ShiftLeft1~32_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\ALU|Mux9~3_combout\ & (\ALU|Mux9~4_combout\))) # (\CONTROL|ALUControl\(0) & 
-- (((!\ALU|Mux9~3_combout\ & \ALU|Mux9~4_combout\)) # (\ALU|ShiftRight1~35_combout\))) ) ) ) # ( !\ALU|Mux9~6_combout\ & ( !\ALU|ShiftLeft1~32_combout\ & ( (\CONTROL|ALUControl\(0) & \ALU|ShiftRight1~35_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011000101110100110000011101010011110001111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \ALU|ALT_INV_Mux9~3_combout\,
	datac => \ALU|ALT_INV_Mux9~4_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~35_combout\,
	datae => \ALU|ALT_INV_Mux9~6_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~32_combout\,
	combout => \ALU|Mux9~7_combout\);

-- Location: LABCELL_X30_Y15_N15
\ALU|ShiftRight0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~22_combout\ = ( \ALU|ShiftLeft0~0_combout\ & ( \inputALU[30]~340_combout\ ) ) # ( !\ALU|ShiftLeft0~0_combout\ & ( \inputALU[31]~351_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[30]~340_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	combout => \ALU|ShiftRight0~22_combout\);

-- Location: LABCELL_X31_Y13_N45
\ALU|ShiftRight0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~21_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[29]~329_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[28]~318_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[27]~307_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[26]~296_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~329_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \ALT_INV_inputALU[27]~307_combout\,
	datad => \ALT_INV_inputALU[26]~296_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~21_combout\);

-- Location: LABCELL_X30_Y16_N51
\ALU|ShiftRight0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~20_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[25]~285_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[24]~274_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[23]~263_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[22]~252_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~274_combout\,
	datab => \ALT_INV_inputALU[22]~252_combout\,
	datac => \ALT_INV_inputALU[23]~263_combout\,
	datad => \ALT_INV_inputALU[25]~285_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~20_combout\);

-- Location: LABCELL_X30_Y15_N36
\ALU|ShiftRight0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~36_combout\ = ( \ALU|ShiftRight0~21_combout\ & ( \ALU|ShiftRight0~20_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~22_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~21_combout\ & ( \ALU|ShiftRight0~20_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\ALU|ShiftRight0~22_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\inputALU[31]~351_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # 
-- ( \ALU|ShiftRight0~21_combout\ & ( !\ALU|ShiftRight0~20_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~22_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~21_combout\ & ( !\ALU|ShiftRight0~20_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~22_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\inputALU[31]~351_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALU|ALT_INV_ShiftRight0~22_combout\,
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALU|ALT_INV_ShiftRight0~21_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~20_combout\,
	combout => \ALU|ShiftRight0~36_combout\);

-- Location: MLABCELL_X28_Y18_N18
\ALU|ShiftLeft0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~38_combout\ = ( \inputALU[19]~219_combout\ & ( \inputALU[21]~241_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[20]~230_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[19]~219_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[22]~252_combout\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[20]~230_combout\)))) ) ) ) # ( \inputALU[19]~219_combout\ & ( 
-- !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[22]~252_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\inputALU[20]~230_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[20]~230_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[22]~252_combout\,
	datad => \ALT_INV_inputALU[20]~230_combout\,
	datae => \ALT_INV_inputALU[19]~219_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftLeft0~38_combout\);

-- Location: MLABCELL_X28_Y18_N12
\ALU|ShiftLeft0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~34_combout\ = ( \inputALU[18]~208_combout\ & ( \inputALU[16]~186_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[17]~197_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[15]~175_combout\))) ) ) ) # ( !\inputALU[18]~208_combout\ & ( \inputALU[16]~186_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[17]~197_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[15]~175_combout\)))) ) ) ) # ( \inputALU[18]~208_combout\ & ( !\inputALU[16]~186_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[17]~197_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[15]~175_combout\)))) ) ) ) # ( !\inputALU[18]~208_combout\ & ( !\inputALU[16]~186_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[17]~197_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[15]~175_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[15]~175_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[17]~197_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[18]~208_combout\,
	dataf => \ALT_INV_inputALU[16]~186_combout\,
	combout => \ALU|ShiftLeft0~34_combout\);

-- Location: LABCELL_X33_Y17_N6
\ALU|ShiftLeft0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~19_combout\ = ( \inputALU[10]~120_combout\ & ( \inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\)))) ) ) ) # ( !\inputALU[10]~120_combout\ & ( \inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\))))) ) ) ) # ( \inputALU[10]~120_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\))))) ) ) ) # ( !\inputALU[10]~120_combout\ & ( !\inputALU[9]~109_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[8]~98_combout\,
	datad => \ALT_INV_inputALU[7]~87_combout\,
	datae => \ALT_INV_inputALU[10]~120_combout\,
	dataf => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|ShiftLeft0~19_combout\);

-- Location: LABCELL_X33_Y19_N30
\ALU|ShiftLeft0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~26_combout\ = ( \inputALU[12]~142_combout\ & ( \inputALU[14]~164_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~153_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[11]~131_combout\)))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( \inputALU[14]~164_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~153_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[11]~131_combout\))))) ) ) ) # ( \inputALU[12]~142_combout\ & ( !\inputALU[14]~164_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~153_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[11]~131_combout\))))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( !\inputALU[14]~164_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~153_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[11]~131_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[13]~153_combout\,
	datad => \ALT_INV_inputALU[11]~131_combout\,
	datae => \ALT_INV_inputALU[12]~142_combout\,
	dataf => \ALT_INV_inputALU[14]~164_combout\,
	combout => \ALU|ShiftLeft0~26_combout\);

-- Location: MLABCELL_X28_Y18_N48
\ALU|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~5_combout\ = ( \ALU|ShiftLeft0~19_combout\ & ( \ALU|ShiftLeft0~26_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~38_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\ALU|ShiftLeft0~34_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\ALU|ShiftLeft0~19_combout\ & ( \ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~38_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~34_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( \ALU|ShiftLeft0~19_combout\ & ( !\ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftLeft0~38_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~34_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~19_combout\ & ( !\ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~38_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~34_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~38_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~34_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~19_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~26_combout\,
	combout => \ALU|Mux9~5_combout\);

-- Location: LABCELL_X33_Y14_N0
\ALU|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~8_combout\ = ( \ALU|ShiftRight0~36_combout\ & ( \ALU|Mux9~5_combout\ & ( (!\ALU|Mux18~8_combout\ & (((\ALU|Mux9~7_combout\)) # (\ALU|Mux28~20_combout\))) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\) # ((\ALU|ShiftLeft0~14_combout\)))) ) 
-- ) ) # ( !\ALU|ShiftRight0~36_combout\ & ( \ALU|Mux9~5_combout\ & ( (!\ALU|Mux18~8_combout\ & (!\ALU|Mux28~20_combout\ & ((\ALU|Mux9~7_combout\)))) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\) # ((\ALU|ShiftLeft0~14_combout\)))) ) ) ) # ( 
-- \ALU|ShiftRight0~36_combout\ & ( !\ALU|Mux9~5_combout\ & ( (!\ALU|Mux18~8_combout\ & (((\ALU|Mux9~7_combout\)) # (\ALU|Mux28~20_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~14_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~36_combout\ & ( !\ALU|Mux9~5_combout\ & ( (!\ALU|Mux18~8_combout\ & (!\ALU|Mux28~20_combout\ & ((\ALU|Mux9~7_combout\)))) # (\ALU|Mux18~8_combout\ & (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux18~8_combout\,
	datab => \ALU|ALT_INV_Mux28~20_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~14_combout\,
	datad => \ALU|ALT_INV_Mux9~7_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~36_combout\,
	dataf => \ALU|ALT_INV_Mux9~5_combout\,
	combout => \ALU|Mux9~8_combout\);

-- Location: MLABCELL_X34_Y14_N51
\ALU|Mux9~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux9~11_combout\ = ( \ALU|Mux9~10_combout\ & ( \ALU|Mux9~8_combout\ & ( \ALU|Mux15~6_combout\ ) ) ) # ( !\ALU|Mux9~10_combout\ & ( \ALU|Mux9~8_combout\ ) ) # ( !\ALU|Mux9~10_combout\ & ( !\ALU|Mux9~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datae => \ALU|ALT_INV_Mux9~10_combout\,
	dataf => \ALU|ALT_INV_Mux9~8_combout\,
	combout => \ALU|Mux9~11_combout\);

-- Location: FF_X39_Y11_N2
\REGFILE|registers[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][22]~q\);

-- Location: LABCELL_X30_Y14_N39
\REGFILE|registers[2][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[2][22]~feeder_combout\);

-- Location: FF_X30_Y14_N41
\REGFILE|registers[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][22]~q\);

-- Location: LABCELL_X31_Y12_N3
\REGFILE|registers[1][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[1][22]~feeder_combout\);

-- Location: FF_X31_Y12_N5
\REGFILE|registers[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][22]~q\);

-- Location: MLABCELL_X34_Y13_N33
\REGFILE|registers[3][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[3][22]~feeder_combout\);

-- Location: FF_X34_Y13_N35
\REGFILE|registers[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][22]~q\);

-- Location: LABCELL_X37_Y10_N18
\REGFILE|Mux9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~6_combout\ = ( \REGFILE|registers[3][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[2][22]~q\) ) ) ) # ( !\REGFILE|registers[3][22]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[2][22]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[3][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[1][22]~q\))) ) ) ) # ( !\REGFILE|registers[3][22]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[1][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][22]~q\,
	datab => \REGFILE|ALT_INV_registers[2][22]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[1][22]~q\,
	datae => \REGFILE|ALT_INV_registers[3][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux9~6_combout\);

-- Location: LABCELL_X48_Y13_N9
\REGFILE|registers[10][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[10][22]~feeder_combout\);

-- Location: FF_X48_Y13_N11
\REGFILE|registers[10][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][22]~q\);

-- Location: MLABCELL_X34_Y13_N45
\REGFILE|registers[8][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[8][22]~feeder_combout\);

-- Location: FF_X34_Y13_N47
\REGFILE|registers[8][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][22]~q\);

-- Location: LABCELL_X30_Y13_N30
\REGFILE|registers[11][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[11][22]~feeder_combout\);

-- Location: FF_X30_Y13_N32
\REGFILE|registers[11][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][22]~q\);

-- Location: LABCELL_X36_Y10_N42
\REGFILE|Mux9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][22]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][22]~q\,
	datab => \REGFILE|ALT_INV_registers[9][22]~q\,
	datac => \REGFILE|ALT_INV_registers[8][22]~q\,
	datad => \REGFILE|ALT_INV_registers[11][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux9~5_combout\);

-- Location: LABCELL_X33_Y12_N27
\REGFILE|registers[4][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[4][22]~feeder_combout\);

-- Location: FF_X33_Y12_N29
\REGFILE|registers[4][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][22]~q\);

-- Location: LABCELL_X33_Y10_N15
\REGFILE|registers[5][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[5][22]~feeder_combout\);

-- Location: FF_X33_Y10_N17
\REGFILE|registers[5][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][22]~q\);

-- Location: LABCELL_X33_Y12_N30
\REGFILE|registers[6][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[6][22]~feeder_combout\);

-- Location: FF_X33_Y12_N32
\REGFILE|registers[6][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][22]~q\);

-- Location: LABCELL_X42_Y16_N45
\REGFILE|registers[7][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[7][22]~feeder_combout\);

-- Location: FF_X42_Y16_N47
\REGFILE|registers[7][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][22]~q\);

-- Location: LABCELL_X35_Y10_N27
\REGFILE|Mux9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~8_combout\ = ( \REGFILE|registers[7][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[6][22]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[7][22]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[6][22]~q\) ) ) ) # ( \REGFILE|registers[7][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[5][22]~q\))) ) ) ) # ( !\REGFILE|registers[7][22]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][22]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[5][22]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][22]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[5][22]~q\,
	datad => \REGFILE|ALT_INV_registers[6][22]~q\,
	datae => \REGFILE|ALT_INV_registers[7][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux9~8_combout\);

-- Location: LABCELL_X27_Y14_N51
\REGFILE|registers[15][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[15][22]~feeder_combout\);

-- Location: FF_X27_Y14_N53
\REGFILE|registers[15][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][22]~q\);

-- Location: MLABCELL_X28_Y14_N33
\REGFILE|registers[14][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[14][22]~feeder_combout\);

-- Location: FF_X28_Y14_N35
\REGFILE|registers[14][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][22]~q\);

-- Location: MLABCELL_X28_Y14_N0
\REGFILE|registers[13][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[13][22]~feeder_combout\);

-- Location: FF_X28_Y14_N2
\REGFILE|registers[13][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][22]~q\);

-- Location: MLABCELL_X47_Y14_N0
\REGFILE|registers[12][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][22]~feeder_combout\ = ( \Add0~81_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[12][22]~feeder_combout\);

-- Location: FF_X47_Y14_N2
\REGFILE|registers[12][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][22]~q\);

-- Location: LABCELL_X27_Y14_N42
\REGFILE|Mux9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~7_combout\ = ( \REGFILE|registers[12][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[13][22]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[15][22]~q\)) ) ) ) # ( !\REGFILE|registers[12][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & ((\REGFILE|registers[13][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[15][22]~q\)) ) ) ) # ( \REGFILE|registers[12][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[14][22]~q\) ) ) ) # ( !\REGFILE|registers[12][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[14][22]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][22]~q\,
	datab => \REGFILE|ALT_INV_registers[14][22]~q\,
	datac => \REGFILE|ALT_INV_registers[13][22]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[12][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux9~7_combout\);

-- Location: LABCELL_X36_Y10_N0
\REGFILE|Mux9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~9_combout\ = ( \REGFILE|Mux9~8_combout\ & ( \REGFILE|Mux9~7_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux9~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((\REGFILE|Mux9~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux9~8_combout\ & ( \REGFILE|Mux9~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux9~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux9~5_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( \REGFILE|Mux9~8_combout\ & ( !\REGFILE|Mux9~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux9~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux9~5_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( 
-- !\REGFILE|Mux9~8_combout\ & ( !\REGFILE|Mux9~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux9~6_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux9~5_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_Mux9~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \REGFILE|ALT_INV_Mux9~5_combout\,
	datae => \REGFILE|ALT_INV_Mux9~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~7_combout\,
	combout => \REGFILE|Mux9~9_combout\);

-- Location: LABCELL_X50_Y14_N54
\REGFILE|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][22]~q\,
	datab => \REGFILE|ALT_INV_registers[25][22]~q\,
	datac => \REGFILE|ALT_INV_registers[17][22]~q\,
	datad => \REGFILE|ALT_INV_registers[21][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~1_combout\);

-- Location: LABCELL_X50_Y14_N30
\REGFILE|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][22]~q\,
	datab => \REGFILE|ALT_INV_registers[24][22]~q\,
	datac => \REGFILE|ALT_INV_registers[16][22]~q\,
	datad => \REGFILE|ALT_INV_registers[28][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~0_combout\);

-- Location: LABCELL_X50_Y14_N36
\REGFILE|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][22]~q\,
	datab => \REGFILE|ALT_INV_registers[27][22]~q\,
	datac => \REGFILE|ALT_INV_registers[19][22]~q\,
	datad => \REGFILE|ALT_INV_registers[31][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~3_combout\);

-- Location: LABCELL_X50_Y14_N15
\REGFILE|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][22]~q\,
	datab => \REGFILE|ALT_INV_registers[18][22]~q\,
	datac => \REGFILE|ALT_INV_registers[22][22]~q\,
	datad => \REGFILE|ALT_INV_registers[30][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux9~2_combout\);

-- Location: LABCELL_X50_Y14_N48
\REGFILE|Mux9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~4_combout\ = ( \REGFILE|Mux9~3_combout\ & ( \REGFILE|Mux9~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux9~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux9~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux9~3_combout\ & ( \REGFILE|Mux9~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux9~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux9~1_combout\))) ) ) ) # ( \REGFILE|Mux9~3_combout\ & ( 
-- !\REGFILE|Mux9~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux9~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\REGFILE|Mux9~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( !\REGFILE|Mux9~3_combout\ & ( !\REGFILE|Mux9~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux9~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux9~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux9~1_combout\,
	datad => \REGFILE|ALT_INV_Mux9~0_combout\,
	datae => \REGFILE|ALT_INV_Mux9~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~2_combout\,
	combout => \REGFILE|Mux9~4_combout\);

-- Location: LABCELL_X36_Y10_N33
\REGFILE|Mux9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux9~10_combout\ = ( \REGFILE|Mux9~9_combout\ & ( \REGFILE|Mux9~4_combout\ ) ) # ( !\REGFILE|Mux9~9_combout\ & ( \REGFILE|Mux9~4_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux9~9_combout\ & ( 
-- !\REGFILE|Mux9~4_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux9~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~4_combout\,
	combout => \REGFILE|Mux9~10_combout\);

-- Location: LABCELL_X37_Y12_N12
\NEXT_PC[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[22]~22_combout\ = ( \REGFILE|Mux9~10_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \PC|PC[1]~0_combout\)) # (\CONTROL|Mux7~0_combout\) ) ) # ( !\REGFILE|Mux9~10_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\PC|PC[1]~0_combout\ & !\CONTROL|Mux7~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux9~10_combout\,
	combout => \NEXT_PC[22]~22_combout\);

-- Location: LABCELL_X27_Y14_N0
\Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~81_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~81_sumout\ ) + ( \Add1~78\ ))
-- \Add1~82\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~81_sumout\ ) + ( \Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~81_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~78\,
	sumout => \Add1~81_sumout\,
	cout => \Add1~82\);

-- Location: LABCELL_X27_Y17_N36
\ADD_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~3_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( \ADD_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \ALT_INV_ADD_MUX~0_combout\,
	combout => \ADD_MUX~3_combout\);

-- Location: LABCELL_X37_Y15_N57
\ALU|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~73_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[18]~370_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux13~10_combout\ ) + ( 
-- \ALU|Add0~70\ ))
-- \ALU|Add0~74\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[18]~370_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux13~10_combout\ ) + ( 
-- \ALU|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001111010110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \ALT_INV_inputALU[18]~370_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~10_combout\,
	cin => \ALU|Add0~70\,
	sumout => \ALU|Add0~73_sumout\,
	cout => \ALU|Add0~74\);

-- Location: LABCELL_X36_Y15_N18
\ALU|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~6_combout\ = ( !\CONTROL|ALUControl\(3) & ( \ALU|Add0~73_sumout\ & ( (!\REGFILE|Mux13~10_combout\ & (\ALU|Mux9~2_combout\ & ((\ALU|Mux9~1_combout\) # (\inputALU[18]~208_combout\)))) # (\REGFILE|Mux13~10_combout\ & (((\inputALU[18]~208_combout\ 
-- & \ALU|Mux9~1_combout\)) # (\ALU|Mux9~2_combout\))) ) ) ) # ( !\CONTROL|ALUControl\(3) & ( !\ALU|Add0~73_sumout\ & ( (!\ALU|Mux9~2_combout\ & (\REGFILE|Mux13~10_combout\ & (\inputALU[18]~208_combout\ & \ALU|Mux9~1_combout\))) # (\ALU|Mux9~2_combout\ & 
-- (!\ALU|Mux9~1_combout\ & ((\inputALU[18]~208_combout\) # (\REGFILE|Mux13~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100000100000000000000000000010011001101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux13~10_combout\,
	datab => \ALU|ALT_INV_Mux9~2_combout\,
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \ALU|ALT_INV_Mux9~1_combout\,
	datae => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \ALU|ALT_INV_Add0~73_sumout\,
	combout => \ALU|Mux13~6_combout\);

-- Location: LABCELL_X31_Y16_N45
\ALU|Mux30~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~18_combout\ = ( \CONTROL|ALUControl\(0) & ( \CONTROL|ALUControl\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux30~18_combout\);

-- Location: MLABCELL_X28_Y18_N0
\ALU|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~3_combout\ = ( \REGFILE|Mux29~10_combout\ & ( \REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~18_combout\ & !\REGFILE|Mux26~10_combout\) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( \REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~18_combout\ & 
-- !\REGFILE|Mux26~10_combout\) ) ) ) # ( \REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~18_combout\ & !\REGFILE|Mux26~10_combout\) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~18_combout\ 
-- & (!\REGFILE|Mux26~10_combout\ & ((!\CONTROL|ALUControl\(3)) # (\REGFILE|Mux27~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~18_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	datae => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	combout => \ALU|Mux30~3_combout\);

-- Location: MLABCELL_X34_Y16_N39
\ALU|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~6_combout\ = ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \CONTROL|ALUControl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux30~6_combout\);

-- Location: LABCELL_X29_Y18_N30
\ALU|Mux28~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~13_combout\ = (!\REGFILE|Mux28~10_combout\ & !\inputALU[3]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|Mux28~13_combout\);

-- Location: MLABCELL_X34_Y16_N12
\ALU|Mux28~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~22_combout\ = ( \CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(3) & ((!\CONTROL|ALUControl\(1)))) # (\CONTROL|ALUControl\(3) & ((\CONTROL|ALUControl\(1)) # (\ALU|Mux28~2_combout\))) ) ) # ( !\CONTROL|ALUControl\(0) & ( 
-- (!\CONTROL|ALUControl\(3) & !\CONTROL|ALUControl\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000010101111010101011010111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux28~2_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux28~22_combout\);

-- Location: MLABCELL_X34_Y16_N6
\ALU|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~6_combout\ = ( \REGFILE|Mux29~10_combout\ & ( \REGFILE|Mux28~10_combout\ & ( (!\CONTROL|ALUControl\(1) & \ALU|Mux28~22_combout\) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( \REGFILE|Mux28~10_combout\ & ( (!\CONTROL|ALUControl\(1) & 
-- \ALU|Mux28~22_combout\) ) ) ) # ( \REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (!\CONTROL|ALUControl\(1) & \ALU|Mux28~22_combout\) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (\ALU|Mux28~22_combout\ & 
-- ((!\CONTROL|ALUControl\(1)) # ((!\REGFILE|Mux27~10_combout\ & !\REGFILE|Mux26~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \REGFILE|ALT_INV_Mux27~10_combout\,
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \ALU|ALT_INV_Mux28~22_combout\,
	datae => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	combout => \ALU|Mux28~6_combout\);

-- Location: LABCELL_X35_Y18_N51
\ALU|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~8_combout\ = ( \REGFILE|Mux26~10_combout\ & ( (\CONTROL|ALUControl\(0) & \CONTROL|ALUControl\(1)) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( (!\CONTROL|ALUControl\(0) & (\CONTROL|ALUControl\(1) & !\REGFILE|Mux27~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux30~8_combout\);

-- Location: LABCELL_X29_Y18_N15
\ALU|ShiftLeft0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[0]~10_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[1]~21_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[2]~32_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[3]~43_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~21_combout\,
	datab => \ALT_INV_inputALU[2]~32_combout\,
	datac => \ALT_INV_inputALU[3]~43_combout\,
	datad => \ALT_INV_inputALU[0]~10_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftLeft0~5_combout\);

-- Location: LABCELL_X29_Y18_N21
\ALU|ShiftLeft0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~6_combout\ = ( \ALU|ShiftLeft0~5_combout\ & ( \ALU|ShiftLeft0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ALU|ShiftLeft0~6_combout\);

-- Location: LABCELL_X29_Y18_N48
\ALU|ShiftLeft1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~1_combout\ = ( !\REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~10_combout\,
	combout => \ALU|ShiftLeft1~1_combout\);

-- Location: LABCELL_X30_Y18_N39
\ALU|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~7_combout\ = ( !\REGFILE|Mux26~10_combout\ & ( (!\REGFILE|Mux27~10_combout\) # (\CONTROL|ALUControl\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux28~7_combout\);

-- Location: LABCELL_X29_Y18_N12
\ALU|ShiftLeft1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~5_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[0]~10_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[1]~21_combout\ ) ) ) # ( \REGFILE|Mux31~10_combout\ & 
-- ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[2]~32_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[3]~43_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~21_combout\,
	datab => \ALT_INV_inputALU[2]~32_combout\,
	datac => \ALT_INV_inputALU[0]~10_combout\,
	datad => \ALT_INV_inputALU[3]~43_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftLeft1~5_combout\);

-- Location: LABCELL_X29_Y18_N18
\ALU|Mux28~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~14_combout\ = ( \ALU|ShiftLeft1~5_combout\ & ( (!\ALU|Mux28~7_combout\ & ((\inputALU[31]~351_combout\))) # (\ALU|Mux28~7_combout\ & (\ALU|ShiftLeft1~1_combout\)) ) ) # ( !\ALU|ShiftLeft1~5_combout\ & ( (!\ALU|Mux28~7_combout\ & 
-- \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	datab => \ALU|ALT_INV_Mux28~7_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	combout => \ALU|Mux28~14_combout\);

-- Location: LABCELL_X29_Y18_N36
\ALU|Mux28~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~15_combout\ = ( \ALU|ShiftLeft0~6_combout\ & ( \ALU|Mux28~14_combout\ & ( (!\ALU|Mux30~6_combout\ & (!\ALU|Mux30~8_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux28~13_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~6_combout\ & ( 
-- \ALU|Mux28~14_combout\ & ( (!\ALU|Mux30~8_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux28~13_combout\))) ) ) ) # ( \ALU|ShiftLeft0~6_combout\ & ( !\ALU|Mux28~14_combout\ & ( (!\ALU|Mux30~6_combout\ & ((!\ALU|Mux28~6_combout\) # 
-- (\ALU|Mux28~13_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~6_combout\ & ( !\ALU|Mux28~14_combout\ & ( (!\ALU|Mux28~6_combout\) # (\ALU|Mux28~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011101000101010001011110011000000001010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~6_combout\,
	datab => \ALU|ALT_INV_Mux28~13_combout\,
	datac => \ALU|ALT_INV_Mux28~6_combout\,
	datad => \ALU|ALT_INV_Mux30~8_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~6_combout\,
	dataf => \ALU|ALT_INV_Mux28~14_combout\,
	combout => \ALU|Mux28~15_combout\);

-- Location: LABCELL_X31_Y17_N21
\ALU|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~1_combout\ = ( !\ALU|Mux28~2_combout\ & ( (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \ALU|ALT_INV_Mux28~2_combout\,
	combout => \ALU|Mux30~1_combout\);

-- Location: LABCELL_X29_Y19_N3
\ALU|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~4_combout\ = ( \REGFILE|Mux28~10_combout\ & ( \REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux27~10_combout\ ) ) ) # ( \REGFILE|Mux28~10_combout\ & ( !\REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux27~10_combout\ ) ) ) # ( !\REGFILE|Mux28~10_combout\ 
-- & ( !\REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux27~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	datae => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~10_combout\,
	combout => \ALU|Mux28~4_combout\);

-- Location: LABCELL_X33_Y18_N36
\ALU|ShiftRight1~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~32_combout\ = ( \inputALU[15]~175_combout\ & ( \inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\) # ((!\REGFILE|Mux31~10_combout\ & (\inputALU[17]~197_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\)))) ) 
-- ) ) # ( !\inputALU[15]~175_combout\ & ( \inputALU[16]~186_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\inputALU[17]~197_combout\ & ((\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\) # 
-- (\inputALU[18]~208_combout\)))) ) ) ) # ( \inputALU[15]~175_combout\ & ( !\inputALU[16]~186_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)) # (\inputALU[17]~197_combout\))) # (\REGFILE|Mux31~10_combout\ & 
-- (((\inputALU[18]~208_combout\ & \REGFILE|Mux30~10_combout\)))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( !\inputALU[16]~186_combout\ & ( (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & (\inputALU[17]~197_combout\)) # 
-- (\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \ALT_INV_inputALU[17]~197_combout\,
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	datae => \ALT_INV_inputALU[15]~175_combout\,
	dataf => \ALT_INV_inputALU[16]~186_combout\,
	combout => \ALU|ShiftRight1~32_combout\);

-- Location: LABCELL_X33_Y17_N54
\ALU|ShiftRight1~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~31_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \inputALU[8]~98_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((\inputALU[9]~109_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[10]~120_combout\)) ) ) ) # ( !\REGFILE|Mux30~10_combout\ 
-- & ( \inputALU[8]~98_combout\ & ( (\REGFILE|Mux31~10_combout\) # (\inputALU[7]~87_combout\) ) ) ) # ( \REGFILE|Mux30~10_combout\ & ( !\inputALU[8]~98_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((\inputALU[9]~109_combout\))) # (\REGFILE|Mux31~10_combout\ & 
-- (\inputALU[10]~120_combout\)) ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\inputALU[8]~98_combout\ & ( (\inputALU[7]~87_combout\ & !\REGFILE|Mux31~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[7]~87_combout\,
	datab => \ALT_INV_inputALU[10]~120_combout\,
	datac => \ALT_INV_inputALU[9]~109_combout\,
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \ALT_INV_inputALU[8]~98_combout\,
	combout => \ALU|ShiftRight1~31_combout\);

-- Location: LABCELL_X30_Y17_N51
\ALU|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~5_combout\ = ( \REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux27~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~10_combout\,
	combout => \ALU|Mux28~5_combout\);

-- Location: LABCELL_X30_Y19_N42
\ALU|ShiftRight1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~30_combout\ = ( \inputALU[14]~164_combout\ & ( \inputALU[12]~142_combout\ & ( ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[11]~131_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\))) # (\REGFILE|Mux31~10_combout\) ) 
-- ) ) # ( !\inputALU[14]~164_combout\ & ( \inputALU[12]~142_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[11]~131_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)))) # 
-- (\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)))) ) ) ) # ( \inputALU[14]~164_combout\ & ( !\inputALU[12]~142_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[11]~131_combout\))) # 
-- (\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)))) # (\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\)))) ) ) ) # ( !\inputALU[14]~164_combout\ & ( !\inputALU[12]~142_combout\ & ( (!\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[11]~131_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[13]~153_combout\,
	datab => \REGFILE|ALT_INV_Mux31~10_combout\,
	datac => \ALT_INV_inputALU[11]~131_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	datae => \ALT_INV_inputALU[14]~164_combout\,
	dataf => \ALT_INV_inputALU[12]~142_combout\,
	combout => \ALU|ShiftRight1~30_combout\);

-- Location: LABCELL_X31_Y13_N15
\ALU|ShiftRight1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~28_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[30]~340_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[29]~329_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[28]~318_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[27]~307_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~307_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \ALT_INV_inputALU[30]~340_combout\,
	datad => \ALT_INV_inputALU[29]~329_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~28_combout\);

-- Location: LABCELL_X30_Y16_N18
\ALU|ShiftRight1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~27_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[26]~296_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[25]~285_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[24]~274_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[23]~263_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~274_combout\,
	datab => \ALT_INV_inputALU[26]~296_combout\,
	datac => \ALT_INV_inputALU[25]~285_combout\,
	datad => \ALT_INV_inputALU[23]~263_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~27_combout\);

-- Location: LABCELL_X35_Y17_N54
\ALU|ShiftRight1~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~26_combout\ = ( \inputALU[22]~252_combout\ & ( \inputALU[21]~241_combout\ & ( ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\))) # (\REGFILE|Mux30~10_combout\) ) 
-- ) ) # ( !\inputALU[22]~252_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\)))) # 
-- (\REGFILE|Mux30~10_combout\ & (!\REGFILE|Mux31~10_combout\)) ) ) ) # ( \inputALU[22]~252_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))) # 
-- (\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\)))) # (\REGFILE|Mux30~10_combout\ & (\REGFILE|Mux31~10_combout\)) ) ) ) # ( !\inputALU[22]~252_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\ & 
-- ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \REGFILE|ALT_INV_Mux31~10_combout\,
	datac => \ALT_INV_inputALU[20]~230_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[22]~252_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight1~26_combout\);

-- Location: LABCELL_X29_Y18_N6
\ALU|ShiftRight1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~29_combout\ = ( \ALU|ShiftRight1~27_combout\ & ( \ALU|ShiftRight1~26_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~28_combout\))) # (\REGFILE|Mux29~10_combout\ & 
-- (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~27_combout\ & ( \ALU|ShiftRight1~26_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & 
-- ((\ALU|ShiftRight1~28_combout\))) # (\REGFILE|Mux29~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) ) # ( \ALU|ShiftRight1~27_combout\ & ( !\ALU|ShiftRight1~26_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~28_combout\))) # (\REGFILE|Mux29~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~27_combout\ & ( !\ALU|ShiftRight1~26_combout\ & ( 
-- (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~28_combout\))) # (\REGFILE|Mux29~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~28_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~27_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~26_combout\,
	combout => \ALU|ShiftRight1~29_combout\);

-- Location: LABCELL_X29_Y18_N0
\ALU|Mux28~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~12_combout\ = ( \ALU|ShiftRight1~30_combout\ & ( \ALU|ShiftRight1~29_combout\ & ( (!\ALU|Mux28~5_combout\) # ((!\ALU|Mux28~4_combout\ & ((\ALU|ShiftRight1~31_combout\))) # (\ALU|Mux28~4_combout\ & (\ALU|ShiftRight1~32_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight1~30_combout\ & ( \ALU|ShiftRight1~29_combout\ & ( (!\ALU|Mux28~4_combout\ & (((!\ALU|Mux28~5_combout\) # (\ALU|ShiftRight1~31_combout\)))) # (\ALU|Mux28~4_combout\ & (\ALU|ShiftRight1~32_combout\ & ((\ALU|Mux28~5_combout\)))) ) ) ) # ( 
-- \ALU|ShiftRight1~30_combout\ & ( !\ALU|ShiftRight1~29_combout\ & ( (!\ALU|Mux28~4_combout\ & (((\ALU|ShiftRight1~31_combout\ & \ALU|Mux28~5_combout\)))) # (\ALU|Mux28~4_combout\ & (((!\ALU|Mux28~5_combout\)) # (\ALU|ShiftRight1~32_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight1~30_combout\ & ( !\ALU|ShiftRight1~29_combout\ & ( (\ALU|Mux28~5_combout\ & ((!\ALU|Mux28~4_combout\ & ((\ALU|ShiftRight1~31_combout\))) # (\ALU|Mux28~4_combout\ & (\ALU|ShiftRight1~32_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~4_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~32_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~31_combout\,
	datad => \ALU|ALT_INV_Mux28~5_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~30_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~29_combout\,
	combout => \ALU|Mux28~12_combout\);

-- Location: MLABCELL_X34_Y19_N51
\ALU|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~1_combout\ = (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \ALU|Mux28~1_combout\);

-- Location: LABCELL_X33_Y18_N54
\ALU|ShiftRight0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~33_combout\ = ( \inputALU[18]~208_combout\ & ( \inputALU[17]~197_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~175_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[16]~186_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[18]~208_combout\ & ( \inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[15]~175_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~186_combout\))) ) ) ) # ( \inputALU[18]~208_combout\ & ( 
-- !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[15]~175_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\inputALU[16]~186_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) ) ) ) # ( !\inputALU[18]~208_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[15]~175_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[16]~186_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[16]~186_combout\,
	datad => \ALT_INV_inputALU[15]~175_combout\,
	datae => \ALT_INV_inputALU[18]~208_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftRight0~33_combout\);

-- Location: LABCELL_X31_Y18_N12
\ALU|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \ALU|Mux28~0_combout\);

-- Location: LABCELL_X33_Y17_N36
\ALU|ShiftRight0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~32_combout\ = ( \inputALU[10]~120_combout\ & ( \inputALU[9]~109_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[8]~98_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[10]~120_combout\ & ( \inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \inputALU[10]~120_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[7]~87_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( 
-- !\inputALU[10]~120_combout\ & ( !\inputALU[9]~109_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[7]~87_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[8]~98_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[8]~98_combout\,
	datad => \ALT_INV_inputALU[7]~87_combout\,
	datae => \ALT_INV_inputALU[10]~120_combout\,
	dataf => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|ShiftRight0~32_combout\);

-- Location: LABCELL_X31_Y13_N12
\ALU|ShiftRight0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~29_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[30]~340_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[29]~329_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[28]~318_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[27]~307_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~307_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \ALT_INV_inputALU[29]~329_combout\,
	datad => \ALT_INV_inputALU[30]~340_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~29_combout\);

-- Location: LABCELL_X35_Y14_N12
\ALU|ShiftRight0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~27_combout\ = ( \inputALU[21]~241_combout\ & ( \inputALU[22]~252_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[20]~230_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) ) ) ) # ( !\inputALU[21]~241_combout\ & ( \inputALU[22]~252_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~230_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( \inputALU[21]~241_combout\ & ( !\inputALU[22]~252_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((\inputALU[19]~219_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~230_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) ) ) ) # ( 
-- !\inputALU[21]~241_combout\ & ( !\inputALU[22]~252_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~230_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[20]~230_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[21]~241_combout\,
	dataf => \ALT_INV_inputALU[22]~252_combout\,
	combout => \ALU|ShiftRight0~27_combout\);

-- Location: LABCELL_X29_Y18_N54
\ALU|ShiftRight0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~30_combout\ = ( \ALU|ShiftRight0~29_combout\ & ( \ALU|ShiftRight0~27_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~28_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~29_combout\ & ( \ALU|ShiftRight0~27_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\inputALU[31]~351_combout\)))) ) ) ) # 
-- ( \ALU|ShiftRight0~29_combout\ & ( !\ALU|ShiftRight0~27_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~28_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~29_combout\ & ( !\ALU|ShiftRight0~27_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\inputALU[31]~351_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~28_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~29_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~27_combout\,
	combout => \ALU|ShiftRight0~30_combout\);

-- Location: LABCELL_X33_Y19_N12
\ALU|ShiftRight0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~31_combout\ = ( \inputALU[14]~164_combout\ & ( \inputALU[12]~142_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[11]~131_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[13]~153_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[14]~164_combout\ & ( \inputALU[12]~142_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[11]~131_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[13]~153_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[14]~164_combout\ & ( !\inputALU[12]~142_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\inputALU[11]~131_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[13]~153_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[14]~164_combout\ & ( !\inputALU[12]~142_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[11]~131_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[13]~153_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[11]~131_combout\,
	datac => \ALT_INV_inputALU[13]~153_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[14]~164_combout\,
	dataf => \ALT_INV_inputALU[12]~142_combout\,
	combout => \ALU|ShiftRight0~31_combout\);

-- Location: LABCELL_X29_Y18_N24
\ALU|Mux28~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~11_combout\ = ( \ALU|ShiftRight0~30_combout\ & ( \ALU|ShiftRight0~31_combout\ & ( (!\ALU|Mux28~1_combout\) # ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftRight0~32_combout\))) # (\ALU|Mux28~0_combout\ & (\ALU|ShiftRight0~33_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~30_combout\ & ( \ALU|ShiftRight0~31_combout\ & ( (!\ALU|Mux28~1_combout\ & (((\ALU|Mux28~0_combout\)))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftRight0~32_combout\))) # (\ALU|Mux28~0_combout\ & 
-- (\ALU|ShiftRight0~33_combout\)))) ) ) ) # ( \ALU|ShiftRight0~30_combout\ & ( !\ALU|ShiftRight0~31_combout\ & ( (!\ALU|Mux28~1_combout\ & (((!\ALU|Mux28~0_combout\)))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftRight0~32_combout\))) 
-- # (\ALU|Mux28~0_combout\ & (\ALU|ShiftRight0~33_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~30_combout\ & ( !\ALU|ShiftRight0~31_combout\ & ( (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftRight0~32_combout\))) # (\ALU|Mux28~0_combout\ & 
-- (\ALU|ShiftRight0~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~1_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~33_combout\,
	datac => \ALU|ALT_INV_Mux28~0_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~32_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~30_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~31_combout\,
	combout => \ALU|Mux28~11_combout\);

-- Location: LABCELL_X29_Y18_N42
\ALU|Mux28~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~16_combout\ = ( \ALU|Mux28~12_combout\ & ( \ALU|Mux28~11_combout\ & ( (\ALU|Mux30~4_combout\ & (((!\ALU|Mux28~15_combout\) # (\ALU|Mux30~1_combout\)) # (\ALU|Mux30~3_combout\))) ) ) ) # ( !\ALU|Mux28~12_combout\ & ( \ALU|Mux28~11_combout\ & ( 
-- (\ALU|Mux30~4_combout\ & ((!\ALU|Mux28~15_combout\) # (\ALU|Mux30~1_combout\))) ) ) ) # ( \ALU|Mux28~12_combout\ & ( !\ALU|Mux28~11_combout\ & ( (\ALU|Mux30~4_combout\ & ((!\ALU|Mux28~15_combout\) # (\ALU|Mux30~3_combout\))) ) ) ) # ( 
-- !\ALU|Mux28~12_combout\ & ( !\ALU|Mux28~11_combout\ & ( (\ALU|Mux30~4_combout\ & !\ALU|Mux28~15_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100010011000100110000001100110011000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~3_combout\,
	datab => \ALU|ALT_INV_Mux30~4_combout\,
	datac => \ALU|ALT_INV_Mux28~15_combout\,
	datad => \ALU|ALT_INV_Mux30~1_combout\,
	datae => \ALU|ALT_INV_Mux28~12_combout\,
	dataf => \ALU|ALT_INV_Mux28~11_combout\,
	combout => \ALU|Mux28~16_combout\);

-- Location: LABCELL_X35_Y15_N24
\ALU|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~8_combout\ = ( \ALU|Mux13~3_combout\ & ( !\ALU|Mux28~16_combout\ & ( (!\ALU|Mux15~6_combout\ & (!\ALU|Mux13~5_combout\ & (\ALU|Mux28~19_combout\ & !\ALU|Mux13~6_combout\))) ) ) ) # ( !\ALU|Mux13~3_combout\ & ( !\ALU|Mux28~16_combout\ & ( 
-- (!\ALU|Mux13~5_combout\ & (\ALU|Mux28~19_combout\ & !\ALU|Mux13~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~6_combout\,
	datab => \ALU|ALT_INV_Mux13~5_combout\,
	datac => \ALU|ALT_INV_Mux28~19_combout\,
	datad => \ALU|ALT_INV_Mux13~6_combout\,
	datae => \ALU|ALT_INV_Mux13~3_combout\,
	dataf => \ALU|ALT_INV_Mux28~16_combout\,
	combout => \ALU|Equal0~8_combout\);

-- Location: LABCELL_X43_Y14_N18
\inputALU[17]~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[17]~369_combout\ = ( \inputALU[17]~196_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[17]~191_combout\) ) ) # ( !\inputALU[17]~196_combout\ & ( (\inputALU[17]~191_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[17]~191_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[17]~196_combout\,
	combout => \inputALU[17]~369_combout\);

-- Location: LABCELL_X42_Y21_N36
\REGFILE|registers[10][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[10][16]~feeder_combout\);

-- Location: FF_X42_Y21_N38
\REGFILE|registers[10][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][16]~q\);

-- Location: LABCELL_X43_Y18_N36
\REGFILE|registers[11][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[11][16]~feeder_combout\);

-- Location: FF_X43_Y18_N38
\REGFILE|registers[11][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][16]~q\);

-- Location: LABCELL_X50_Y19_N51
\REGFILE|registers[8][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[8][16]~feeder_combout\);

-- Location: FF_X50_Y19_N53
\REGFILE|registers[8][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][16]~q\);

-- Location: LABCELL_X50_Y19_N18
\REGFILE|registers[9][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[9][16]~feeder_combout\);

-- Location: FF_X50_Y19_N20
\REGFILE|registers[9][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][16]~q\);

-- Location: LABCELL_X43_Y19_N27
\inputALU[16]~183\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~183_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][16]~q\,
	datab => \REGFILE|ALT_INV_registers[11][16]~q\,
	datac => \REGFILE|ALT_INV_registers[8][16]~q\,
	datad => \REGFILE|ALT_INV_registers[9][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[16]~183_combout\);

-- Location: LABCELL_X46_Y19_N30
\REGFILE|registers[1][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[1][16]~feeder_combout\);

-- Location: FF_X46_Y19_N32
\REGFILE|registers[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][16]~q\);

-- Location: LABCELL_X46_Y19_N42
\REGFILE|registers[3][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[3][16]~feeder_combout\);

-- Location: FF_X46_Y19_N44
\REGFILE|registers[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][16]~q\);

-- Location: LABCELL_X46_Y19_N48
\REGFILE|registers[0][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[0][16]~feeder_combout\);

-- Location: FF_X46_Y19_N50
\REGFILE|registers[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][16]~q\);

-- Location: LABCELL_X51_Y18_N42
\REGFILE|registers[2][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[2][16]~feeder_combout\);

-- Location: FF_X51_Y18_N44
\REGFILE|registers[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][16]~q\);

-- Location: LABCELL_X43_Y19_N54
\inputALU[16]~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~181_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][16]~q\,
	datab => \REGFILE|ALT_INV_registers[3][16]~q\,
	datac => \REGFILE|ALT_INV_registers[0][16]~q\,
	datad => \REGFILE|ALT_INV_registers[2][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[16]~181_combout\);

-- Location: LABCELL_X42_Y21_N6
\REGFILE|registers[7][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[7][16]~feeder_combout\);

-- Location: FF_X42_Y21_N8
\REGFILE|registers[7][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][16]~q\);

-- Location: LABCELL_X42_Y19_N6
\REGFILE|registers[5][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[5][16]~feeder_combout\);

-- Location: FF_X42_Y19_N8
\REGFILE|registers[5][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][16]~q\);

-- Location: LABCELL_X42_Y19_N42
\REGFILE|registers[6][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[6][16]~feeder_combout\);

-- Location: FF_X42_Y19_N44
\REGFILE|registers[6][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][16]~q\);

-- Location: LABCELL_X43_Y15_N30
\REGFILE|registers[4][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[4][16]~feeder_combout\);

-- Location: FF_X43_Y15_N32
\REGFILE|registers[4][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][16]~q\);

-- Location: LABCELL_X43_Y19_N21
\inputALU[16]~182\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~182_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][16]~q\,
	datab => \REGFILE|ALT_INV_registers[5][16]~q\,
	datac => \REGFILE|ALT_INV_registers[6][16]~q\,
	datad => \REGFILE|ALT_INV_registers[4][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[16]~182_combout\);

-- Location: LABCELL_X45_Y16_N36
\REGFILE|registers[14][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[14][16]~feeder_combout\);

-- Location: FF_X45_Y16_N38
\REGFILE|registers[14][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][16]~q\);

-- Location: MLABCELL_X52_Y16_N33
\REGFILE|registers[12][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[12][16]~feeder_combout\);

-- Location: FF_X52_Y16_N35
\REGFILE|registers[12][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][16]~q\);

-- Location: LABCELL_X45_Y16_N24
\REGFILE|registers[13][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[13][16]~feeder_combout\);

-- Location: FF_X45_Y16_N26
\REGFILE|registers[13][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][16]~q\);

-- Location: LABCELL_X45_Y16_N48
\REGFILE|registers[15][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[15][16]~feeder_combout\);

-- Location: FF_X45_Y16_N50
\REGFILE|registers[15][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][16]~q\);

-- Location: LABCELL_X45_Y16_N45
\inputALU[16]~184\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~184_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[15][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[13][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[14][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][16]~q\,
	datab => \REGFILE|ALT_INV_registers[12][16]~q\,
	datac => \REGFILE|ALT_INV_registers[13][16]~q\,
	datad => \REGFILE|ALT_INV_registers[15][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[16]~184_combout\);

-- Location: LABCELL_X43_Y19_N42
\inputALU[16]~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~185_combout\ = ( \inputALU[16]~182_combout\ & ( \inputALU[16]~184_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[16]~181_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inputALU[16]~183_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[16]~182_combout\ & ( \inputALU[16]~184_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[16]~181_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\inputALU[16]~183_combout\))) ) ) ) # ( \inputALU[16]~182_combout\ & 
-- ( !\inputALU[16]~184_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\inputALU[16]~181_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inputALU[16]~183_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\inputALU[16]~182_combout\ & ( !\inputALU[16]~184_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[16]~181_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[16]~183_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~183_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[16]~181_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[16]~182_combout\,
	dataf => \ALT_INV_inputALU[16]~184_combout\,
	combout => \inputALU[16]~185_combout\);

-- Location: LABCELL_X37_Y18_N51
\inputALU[16]~368\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~368_combout\ = ( \inputALU[16]~185_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[16]~180_combout\) ) ) # ( !\inputALU[16]~185_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[16]~180_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[16]~180_combout\,
	dataf => \ALT_INV_inputALU[16]~185_combout\,
	combout => \inputALU[16]~368_combout\);

-- Location: LABCELL_X37_Y15_N48
\ALU|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~61_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[15]~367_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux16~10_combout\ ) + ( 
-- \ALU|Add0~58\ ))
-- \ALU|Add0~62\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[15]~367_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux16~10_combout\ ) + ( 
-- \ALU|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001111010110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \ALT_INV_inputALU[15]~367_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~10_combout\,
	cin => \ALU|Add0~58\,
	sumout => \ALU|Add0~61_sumout\,
	cout => \ALU|Add0~62\);

-- Location: LABCELL_X37_Y15_N51
\ALU|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~65_sumout\ = SUM(( \REGFILE|Mux15~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[16]~368_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~62\ ))
-- \ALU|Add0~66\ = CARRY(( \REGFILE|Mux15~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[16]~368_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000010100101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \REGFILE|ALT_INV_Mux15~10_combout\,
	dataf => \ALT_INV_inputALU[16]~368_combout\,
	cin => \ALU|Add0~62\,
	sumout => \ALU|Add0~65_sumout\,
	cout => \ALU|Add0~66\);

-- Location: LABCELL_X37_Y15_N54
\ALU|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~69_sumout\ = SUM(( \REGFILE|Mux14~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[17]~369_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~66\ ))
-- \ALU|Add0~70\ = CARRY(( \REGFILE|Mux14~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[17]~369_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000010100101100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \REGFILE|ALT_INV_Mux14~10_combout\,
	dataf => \ALT_INV_inputALU[17]~369_combout\,
	cin => \ALU|Add0~66\,
	sumout => \ALU|Add0~69_sumout\,
	cout => \ALU|Add0~70\);

-- Location: LABCELL_X37_Y15_N6
\ALU|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~6_combout\ = ( \REGFILE|Mux14~10_combout\ & ( \inputALU[17]~197_combout\ & ( (!\CONTROL|ALUControl\(3) & ((!\ALU|Mux9~1_combout\ & ((\ALU|Mux9~2_combout\))) # (\ALU|Mux9~1_combout\ & ((!\ALU|Mux9~2_combout\) # (\ALU|Add0~69_sumout\))))) ) ) ) # 
-- ( !\REGFILE|Mux14~10_combout\ & ( \inputALU[17]~197_combout\ & ( (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~2_combout\ & ((!\ALU|Mux9~1_combout\) # (\ALU|Add0~69_sumout\)))) ) ) ) # ( \REGFILE|Mux14~10_combout\ & ( !\inputALU[17]~197_combout\ & ( 
-- (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~2_combout\ & ((!\ALU|Mux9~1_combout\) # (\ALU|Add0~69_sumout\)))) ) ) ) # ( !\REGFILE|Mux14~10_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~1_combout\ & (\ALU|Add0~69_sumout\ & 
-- \ALU|Mux9~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000001000101000000000100010100010001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \ALU|ALT_INV_Mux9~1_combout\,
	datac => \ALU|ALT_INV_Add0~69_sumout\,
	datad => \ALU|ALT_INV_Mux9~2_combout\,
	datae => \REGFILE|ALT_INV_Mux14~10_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|Mux14~6_combout\);

-- Location: LABCELL_X33_Y17_N42
\ALU|ShiftRight1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~24_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[9]~109_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[7]~87_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ 
-- & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[8]~98_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[6]~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[7]~87_combout\,
	datab => \ALT_INV_inputALU[9]~109_combout\,
	datac => \ALT_INV_inputALU[8]~98_combout\,
	datad => \ALT_INV_inputALU[6]~76_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftRight1~24_combout\);

-- Location: LABCELL_X36_Y17_N30
\ALU|ShiftRight1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~23_combout\ = ( \inputALU[10]~120_combout\ & ( \inputALU[12]~142_combout\ & ( (!\REGFILE|Mux31~10_combout\) # ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[11]~131_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\))) ) 
-- ) ) # ( !\inputALU[10]~120_combout\ & ( \inputALU[12]~142_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((\inputALU[11]~131_combout\ & \REGFILE|Mux31~10_combout\)))) # (\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)) # 
-- (\inputALU[13]~153_combout\))) ) ) ) # ( \inputALU[10]~120_combout\ & ( !\inputALU[12]~142_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\) # (\inputALU[11]~131_combout\)))) # (\REGFILE|Mux30~10_combout\ & 
-- (\inputALU[13]~153_combout\ & ((\REGFILE|Mux31~10_combout\)))) ) ) ) # ( !\inputALU[10]~120_combout\ & ( !\inputALU[12]~142_combout\ & ( (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & ((\inputALU[11]~131_combout\))) # 
-- (\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \ALT_INV_inputALU[13]~153_combout\,
	datac => \ALT_INV_inputALU[11]~131_combout\,
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	datae => \ALT_INV_inputALU[10]~120_combout\,
	dataf => \ALT_INV_inputALU[12]~142_combout\,
	combout => \ALU|ShiftRight1~23_combout\);

-- Location: LABCELL_X37_Y18_N39
\ALU|ShiftRight1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~25_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[17]~197_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[15]~175_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[16]~186_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[14]~164_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[15]~175_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[17]~197_combout\,
	datad => \ALT_INV_inputALU[14]~164_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftRight1~25_combout\);

-- Location: LABCELL_X36_Y18_N30
\ALU|ShiftRight1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~18_combout\ = ( \inputALU[20]~230_combout\ & ( \inputALU[21]~241_combout\ & ( ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[19]~219_combout\))) # (\REGFILE|Mux30~10_combout\) ) 
-- ) ) # ( !\inputALU[20]~230_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[19]~219_combout\)))) # 
-- (\REGFILE|Mux30~10_combout\ & (((\REGFILE|Mux31~10_combout\)))) ) ) ) # ( \inputALU[20]~230_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\))) # 
-- (\REGFILE|Mux31~10_combout\ & (\inputALU[19]~219_combout\)))) # (\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux30~10_combout\ & 
-- ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[19]~219_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[19]~219_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \ALT_INV_inputALU[18]~208_combout\,
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight1~18_combout\);

-- Location: LABCELL_X30_Y16_N0
\ALU|ShiftRight1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~22_combout\ = ( \ALU|ShiftRight1~20_combout\ & ( \ALU|ShiftRight1~18_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~19_combout\)) # (\REGFILE|Mux28~10_combout\ & 
-- ((\ALU|ShiftRight1~21_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~20_combout\ & ( \ALU|ShiftRight1~18_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & 
-- (\ALU|ShiftRight1~19_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~21_combout\))))) ) ) ) # ( \ALU|ShiftRight1~20_combout\ & ( !\ALU|ShiftRight1~18_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\REGFILE|Mux28~10_combout\)) # 
-- (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~19_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~21_combout\))))) ) ) ) # ( !\ALU|ShiftRight1~20_combout\ & ( !\ALU|ShiftRight1~18_combout\ & ( 
-- (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~19_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~19_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~21_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~20_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~18_combout\,
	combout => \ALU|ShiftRight1~22_combout\);

-- Location: LABCELL_X30_Y15_N30
\ALU|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~1_combout\ = ( \ALU|ShiftRight1~25_combout\ & ( \ALU|ShiftRight1~22_combout\ & ( (!\ALU|Mux28~5_combout\ & (((!\ALU|Mux28~4_combout\) # (\ALU|ShiftRight1~23_combout\)))) # (\ALU|Mux28~5_combout\ & (((\ALU|Mux28~4_combout\)) # 
-- (\ALU|ShiftRight1~24_combout\))) ) ) ) # ( !\ALU|ShiftRight1~25_combout\ & ( \ALU|ShiftRight1~22_combout\ & ( (!\ALU|Mux28~5_combout\ & (((!\ALU|Mux28~4_combout\) # (\ALU|ShiftRight1~23_combout\)))) # (\ALU|Mux28~5_combout\ & (\ALU|ShiftRight1~24_combout\ 
-- & ((!\ALU|Mux28~4_combout\)))) ) ) ) # ( \ALU|ShiftRight1~25_combout\ & ( !\ALU|ShiftRight1~22_combout\ & ( (!\ALU|Mux28~5_combout\ & (((\ALU|ShiftRight1~23_combout\ & \ALU|Mux28~4_combout\)))) # (\ALU|Mux28~5_combout\ & (((\ALU|Mux28~4_combout\)) # 
-- (\ALU|ShiftRight1~24_combout\))) ) ) ) # ( !\ALU|ShiftRight1~25_combout\ & ( !\ALU|ShiftRight1~22_combout\ & ( (!\ALU|Mux28~5_combout\ & (((\ALU|ShiftRight1~23_combout\ & \ALU|Mux28~4_combout\)))) # (\ALU|Mux28~5_combout\ & (\ALU|ShiftRight1~24_combout\ & 
-- ((!\ALU|Mux28~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight1~24_combout\,
	datab => \ALU|ALT_INV_Mux28~5_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~23_combout\,
	datad => \ALU|ALT_INV_Mux28~4_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~25_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~22_combout\,
	combout => \ALU|Mux29~1_combout\);

-- Location: LABCELL_X31_Y18_N24
\ALU|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~2_combout\ = ( !\inputALU[2]~32_combout\ & ( !\REGFILE|Mux29~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \ALT_INV_inputALU[2]~32_combout\,
	combout => \ALU|Mux29~2_combout\);

-- Location: LABCELL_X30_Y15_N12
\ALU|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~3_combout\ = ( \ALU|ShiftLeft1~4_combout\ & ( (!\ALU|Mux28~7_combout\ & (\inputALU[31]~351_combout\)) # (\ALU|Mux28~7_combout\ & ((\ALU|ShiftLeft1~1_combout\))) ) ) # ( !\ALU|ShiftLeft1~4_combout\ & ( (\inputALU[31]~351_combout\ & 
-- !\ALU|Mux28~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	datac => \ALU|ALT_INV_Mux28~7_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	combout => \ALU|Mux29~3_combout\);

-- Location: LABCELL_X30_Y15_N0
\ALU|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~4_combout\ = ( \ALU|ShiftLeft0~4_combout\ & ( \ALU|Mux29~3_combout\ & ( (!\ALU|Mux30~8_combout\ & (!\ALU|Mux30~6_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux29~2_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~4_combout\ & ( \ALU|Mux29~3_combout\ & 
-- ( (!\ALU|Mux30~8_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux29~2_combout\))) ) ) ) # ( \ALU|ShiftLeft0~4_combout\ & ( !\ALU|Mux29~3_combout\ & ( (!\ALU|Mux30~6_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux29~2_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~4_combout\ & ( !\ALU|Mux29~3_combout\ & ( (!\ALU|Mux28~6_combout\) # (\ALU|Mux29~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101000001111000010001000110011001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~6_combout\,
	datab => \ALU|ALT_INV_Mux30~8_combout\,
	datac => \ALU|ALT_INV_Mux30~6_combout\,
	datad => \ALU|ALT_INV_Mux29~2_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~4_combout\,
	dataf => \ALU|ALT_INV_Mux29~3_combout\,
	combout => \ALU|Mux29~4_combout\);

-- Location: LABCELL_X31_Y19_N0
\ALU|ShiftRight0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~24_combout\ = ( \inputALU[12]~142_combout\ & ( \inputALU[10]~120_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[11]~131_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~153_combout\))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( \inputALU[10]~120_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[11]~131_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[13]~153_combout\))) ) ) ) # ( 
-- \inputALU[12]~142_combout\ & ( !\inputALU[10]~120_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[11]~131_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[13]~153_combout\)))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( !\inputALU[10]~120_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[11]~131_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[13]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[13]~153_combout\,
	datad => \ALT_INV_inputALU[11]~131_combout\,
	datae => \ALT_INV_inputALU[12]~142_combout\,
	dataf => \ALT_INV_inputALU[10]~120_combout\,
	combout => \ALU|ShiftRight0~24_combout\);

-- Location: LABCELL_X33_Y17_N45
\ALU|ShiftRight0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~25_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[9]~109_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[7]~87_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[8]~98_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[6]~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[7]~87_combout\,
	datab => \ALT_INV_inputALU[9]~109_combout\,
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \ALT_INV_inputALU[8]~98_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftRight0~25_combout\);

-- Location: MLABCELL_X39_Y18_N57
\ALU|ShiftRight0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~19_combout\ = ( \inputALU[19]~219_combout\ & ( \inputALU[21]~241_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[18]~208_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[20]~230_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[19]~219_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[20]~230_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( 
-- \inputALU[19]~219_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[18]~208_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[20]~230_combout\)))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( !\inputALU[21]~241_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[18]~208_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[20]~230_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \ALT_INV_inputALU[20]~230_combout\,
	datae => \ALT_INV_inputALU[19]~219_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight0~19_combout\);

-- Location: LABCELL_X30_Y15_N6
\ALU|ShiftRight0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~23_combout\ = ( \ALU|ShiftRight0~20_combout\ & ( \ALU|ShiftRight0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~21_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~22_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~20_combout\ & ( \ALU|ShiftRight0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\ALU|ShiftRight0~21_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftRight0~22_combout\)))) ) ) ) 
-- # ( \ALU|ShiftRight0~20_combout\ & ( !\ALU|ShiftRight0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~21_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\ALU|ShiftRight0~22_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~20_combout\ & ( !\ALU|ShiftRight0~19_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~21_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~22_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALU|ALT_INV_ShiftRight0~21_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_ShiftRight0~22_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~20_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~19_combout\,
	combout => \ALU|ShiftRight0~23_combout\);

-- Location: LABCELL_X30_Y15_N24
\ALU|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~0_combout\ = ( \ALU|ShiftRight0~25_combout\ & ( \ALU|ShiftRight0~23_combout\ & ( (!\ALU|Mux28~0_combout\) # ((!\ALU|Mux28~1_combout\ & ((\ALU|ShiftRight0~24_combout\))) # (\ALU|Mux28~1_combout\ & (\ALU|ShiftRight0~26_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~25_combout\ & ( \ALU|ShiftRight0~23_combout\ & ( (!\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftRight0~24_combout\)))) # (\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & (\ALU|ShiftRight0~26_combout\))) ) ) ) # ( 
-- \ALU|ShiftRight0~25_combout\ & ( !\ALU|ShiftRight0~23_combout\ & ( (!\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & ((\ALU|ShiftRight0~24_combout\)))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftRight0~26_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~25_combout\ & ( !\ALU|ShiftRight0~23_combout\ & ( (\ALU|Mux28~0_combout\ & ((!\ALU|Mux28~1_combout\ & ((\ALU|ShiftRight0~24_combout\))) # (\ALU|Mux28~1_combout\ & (\ALU|ShiftRight0~26_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~1_combout\,
	datab => \ALU|ALT_INV_Mux28~0_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~26_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~24_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~25_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~23_combout\,
	combout => \ALU|Mux29~0_combout\);

-- Location: LABCELL_X30_Y15_N42
\ALU|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~5_combout\ = ( \ALU|Mux29~4_combout\ & ( \ALU|Mux29~0_combout\ & ( (\ALU|Mux30~4_combout\ & (((\ALU|Mux30~3_combout\ & \ALU|Mux29~1_combout\)) # (\ALU|Mux30~1_combout\))) ) ) ) # ( !\ALU|Mux29~4_combout\ & ( \ALU|Mux29~0_combout\ & ( 
-- \ALU|Mux30~4_combout\ ) ) ) # ( \ALU|Mux29~4_combout\ & ( !\ALU|Mux29~0_combout\ & ( (\ALU|Mux30~3_combout\ & (\ALU|Mux30~4_combout\ & \ALU|Mux29~1_combout\)) ) ) ) # ( !\ALU|Mux29~4_combout\ & ( !\ALU|Mux29~0_combout\ & ( \ALU|Mux30~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000001100001111000011110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~1_combout\,
	datab => \ALU|ALT_INV_Mux30~3_combout\,
	datac => \ALU|ALT_INV_Mux30~4_combout\,
	datad => \ALU|ALT_INV_Mux29~1_combout\,
	datae => \ALU|ALT_INV_Mux29~4_combout\,
	dataf => \ALU|ALT_INV_Mux29~0_combout\,
	combout => \ALU|Mux29~5_combout\);

-- Location: LABCELL_X35_Y15_N6
\ALU|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~9_combout\ = ( \ALU|Mux14~3_combout\ & ( !\ALU|Mux29~5_combout\ & ( (!\ALU|Mux14~5_combout\ & (!\ALU|Mux14~6_combout\ & (!\ALU|Mux15~6_combout\ & \ALU|Mux29~8_combout\))) ) ) ) # ( !\ALU|Mux14~3_combout\ & ( !\ALU|Mux29~5_combout\ & ( 
-- (!\ALU|Mux14~5_combout\ & (!\ALU|Mux14~6_combout\ & \ALU|Mux29~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux14~5_combout\,
	datab => \ALU|ALT_INV_Mux14~6_combout\,
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Mux29~8_combout\,
	datae => \ALU|ALT_INV_Mux14~3_combout\,
	dataf => \ALU|ALT_INV_Mux29~5_combout\,
	combout => \ALU|Equal0~9_combout\);

-- Location: LABCELL_X35_Y15_N54
\ALU|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~11_combout\ = ( !\ALU|Mux21~4_combout\ & ( !\ALU|Mux22~3_combout\ & ( (!\ALU|Mux27~12_combout\ & (!\ALU|Mux24~6_combout\ & (!\ALU|Mux26~5_combout\ & !\ALU|Mux25~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~12_combout\,
	datab => \ALU|ALT_INV_Mux24~6_combout\,
	datac => \ALU|ALT_INV_Mux26~5_combout\,
	datad => \ALU|ALT_INV_Mux25~5_combout\,
	datae => \ALU|ALT_INV_Mux21~4_combout\,
	dataf => \ALU|ALT_INV_Mux22~3_combout\,
	combout => \ALU|Equal0~11_combout\);

-- Location: LABCELL_X37_Y16_N15
\inputALU[1]~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[1]~353_combout\ = ( \inputALU[1]~15_combout\ & ( (\inputALU[1]~20_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[1]~15_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[1]~20_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[1]~20_combout\,
	dataf => \ALT_INV_inputALU[1]~15_combout\,
	combout => \inputALU[1]~353_combout\);

-- Location: LABCELL_X37_Y16_N36
\ALU|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~5_sumout\ = SUM(( \REGFILE|Mux30~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[1]~353_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1))))) ) + ( 
-- \ALU|Add0~2\ ))
-- \ALU|Add0~6\ = CARRY(( \REGFILE|Mux30~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[1]~353_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(1))))) ) + ( \ALU|Add0~2\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \ALT_INV_inputALU[1]~353_combout\,
	cin => \ALU|Add0~2\,
	sumout => \ALU|Add0~5_sumout\,
	cout => \ALU|Add0~6\);

-- Location: LABCELL_X36_Y12_N0
\ALU|Mux30~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~15_combout\ = ( \REGFILE|Mux30~10_combout\ & ( (\ALU|Mux30~14_combout\ & \inputALU[1]~21_combout\) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( (\ALU|Mux30~13_combout\ & !\inputALU[1]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~14_combout\,
	datab => \ALU|ALT_INV_Mux30~13_combout\,
	datad => \ALT_INV_inputALU[1]~21_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|Mux30~15_combout\);

-- Location: LABCELL_X36_Y12_N12
\ALU|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~9_combout\ = ( \REGFILE|Mux30~10_combout\ & ( (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\CONTROL|ALUControl\(1) & 
-- (((!\REGFILE|Mux28~10_combout\)))) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\CONTROL|ALUControl\(1) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000001100101011000000110010101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|Mux28~9_combout\);

-- Location: LABCELL_X36_Y12_N15
\ALU|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~10_combout\ = ( \REGFILE|Mux31~10_combout\ & ( (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\CONTROL|ALUControl\(1) & 
-- (((!\REGFILE|Mux28~10_combout\)))) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & !\CONTROL|ALUControl\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010110011000000101011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|Mux28~10_combout\);

-- Location: LABCELL_X36_Y12_N42
\ALU|Mux30~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~11_combout\ = ( \inputALU[2]~32_combout\ & ( \ALU|Mux28~10_combout\ & ( (!\ALU|Mux28~9_combout\) # (\inputALU[4]~54_combout\) ) ) ) # ( !\inputALU[2]~32_combout\ & ( \ALU|Mux28~10_combout\ & ( (\inputALU[4]~54_combout\ & \ALU|Mux28~9_combout\) 
-- ) ) ) # ( \inputALU[2]~32_combout\ & ( !\ALU|Mux28~10_combout\ & ( (!\ALU|Mux28~9_combout\ & ((\inputALU[1]~21_combout\))) # (\ALU|Mux28~9_combout\ & (\inputALU[3]~43_combout\)) ) ) ) # ( !\inputALU[2]~32_combout\ & ( !\ALU|Mux28~10_combout\ & ( 
-- (!\ALU|Mux28~9_combout\ & ((\inputALU[1]~21_combout\))) # (\ALU|Mux28~9_combout\ & (\inputALU[3]~43_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[1]~21_combout\,
	datad => \ALU|ALT_INV_Mux28~9_combout\,
	datae => \ALT_INV_inputALU[2]~32_combout\,
	dataf => \ALU|ALT_INV_Mux28~10_combout\,
	combout => \ALU|Mux30~11_combout\);

-- Location: LABCELL_X36_Y12_N30
\ALU|Mux30~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~16_combout\ = ( \ALU|Mux30~11_combout\ & ( (!\ALU|Mux30~12_combout\ & (!\ALU|Mux30~15_combout\ & ((!\ALU|Mux28~8_combout\) # (!\ALU|Add0~5_sumout\)))) ) ) # ( !\ALU|Mux30~11_combout\ & ( (!\ALU|Mux30~15_combout\ & ((!\ALU|Mux28~8_combout\) # 
-- (!\ALU|Add0~5_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~8_combout\,
	datab => \ALU|ALT_INV_Mux30~12_combout\,
	datac => \ALU|ALT_INV_Add0~5_sumout\,
	datad => \ALU|ALT_INV_Mux30~15_combout\,
	dataf => \ALU|ALT_INV_Mux30~11_combout\,
	combout => \ALU|Mux30~16_combout\);

-- Location: LABCELL_X36_Y13_N12
\ALU|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~9_combout\ = ( \inputALU[16]~186_combout\ & ( \ALU|Add0~65_sumout\ & ( (!\CONTROL|ALUControl\(3) & (((\REGFILE|Mux15~10_combout\ & \ALU|Mux9~1_combout\)) # (\ALU|Mux9~2_combout\))) ) ) ) # ( !\inputALU[16]~186_combout\ & ( \ALU|Add0~65_sumout\ 
-- & ( (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~2_combout\ & ((\ALU|Mux9~1_combout\) # (\REGFILE|Mux15~10_combout\)))) ) ) ) # ( \inputALU[16]~186_combout\ & ( !\ALU|Add0~65_sumout\ & ( (!\CONTROL|ALUControl\(3) & ((!\ALU|Mux9~2_combout\ & 
-- (\REGFILE|Mux15~10_combout\ & \ALU|Mux9~1_combout\)) # (\ALU|Mux9~2_combout\ & ((!\ALU|Mux9~1_combout\))))) ) ) ) # ( !\inputALU[16]~186_combout\ & ( !\ALU|Add0~65_sumout\ & ( (\REGFILE|Mux15~10_combout\ & (!\CONTROL|ALUControl\(3) & (\ALU|Mux9~2_combout\ 
-- & !\ALU|Mux9~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000011000100000000000100000011000000110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux15~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux9~2_combout\,
	datad => \ALU|ALT_INV_Mux9~1_combout\,
	datae => \ALT_INV_inputALU[16]~186_combout\,
	dataf => \ALU|ALT_INV_Add0~65_sumout\,
	combout => \ALU|Mux15~9_combout\);

-- Location: LABCELL_X35_Y15_N42
\ALU|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~10_combout\ = ( \ALU|Mux15~5_combout\ & ( !\ALU|Mux30~10_combout\ & ( (!\ALU|Mux15~6_combout\ & (\ALU|Mux30~16_combout\ & (!\ALU|Mux15~9_combout\ & !\ALU|Mux15~8_combout\))) ) ) ) # ( !\ALU|Mux15~5_combout\ & ( !\ALU|Mux30~10_combout\ & ( 
-- (\ALU|Mux30~16_combout\ & (!\ALU|Mux15~9_combout\ & !\ALU|Mux15~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~6_combout\,
	datab => \ALU|ALT_INV_Mux30~16_combout\,
	datac => \ALU|ALT_INV_Mux15~9_combout\,
	datad => \ALU|ALT_INV_Mux15~8_combout\,
	datae => \ALU|ALT_INV_Mux15~5_combout\,
	dataf => \ALU|ALT_INV_Mux30~10_combout\,
	combout => \ALU|Equal0~10_combout\);

-- Location: LABCELL_X35_Y15_N12
\ALU|Equal0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~12_combout\ = ( \ALU|Equal0~11_combout\ & ( \ALU|Equal0~10_combout\ & ( (\ALU|Equal0~8_combout\ & (\ALU|Equal0~9_combout\ & (!\ALU|Mux5~8_combout\ & !\ALU|Mux31~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal0~8_combout\,
	datab => \ALU|ALT_INV_Equal0~9_combout\,
	datac => \ALU|ALT_INV_Mux5~8_combout\,
	datad => \ALU|ALT_INV_Mux31~10_combout\,
	datae => \ALU|ALT_INV_Equal0~11_combout\,
	dataf => \ALU|ALT_INV_Equal0~10_combout\,
	combout => \ALU|Equal0~12_combout\);

-- Location: LABCELL_X35_Y15_N36
\ADD_MUX~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~4_combout\ = ( \ALU|Equal0~7_combout\ & ( \ALU|Equal0~12_combout\ & ( (\ADD_MUX~3_combout\ & (((\ALU|Mux1~12_combout\) # (\ALU|Mux2~6_combout\)) # (\ALU|Mux3~6_combout\))) ) ) ) # ( !\ALU|Equal0~7_combout\ & ( \ALU|Equal0~12_combout\ & ( 
-- \ADD_MUX~3_combout\ ) ) ) # ( \ALU|Equal0~7_combout\ & ( !\ALU|Equal0~12_combout\ & ( \ADD_MUX~3_combout\ ) ) ) # ( !\ALU|Equal0~7_combout\ & ( !\ALU|Equal0~12_combout\ & ( \ADD_MUX~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADD_MUX~3_combout\,
	datab => \ALU|ALT_INV_Mux3~6_combout\,
	datac => \ALU|ALT_INV_Mux2~6_combout\,
	datad => \ALU|ALT_INV_Mux1~12_combout\,
	datae => \ALU|ALT_INV_Equal0~7_combout\,
	dataf => \ALU|ALT_INV_Equal0~12_combout\,
	combout => \ADD_MUX~4_combout\);

-- Location: LABCELL_X27_Y17_N33
\ADD_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( \ADD_MUX~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	dataf => \ALT_INV_ADD_MUX~0_combout\,
	combout => \ADD_MUX~1_combout\);

-- Location: LABCELL_X35_Y15_N18
\ADD_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~2_combout\ = ( !\ALU|Mux1~12_combout\ & ( \ALU|Equal0~12_combout\ & ( (\ADD_MUX~1_combout\ & (!\ALU|Mux3~6_combout\ & (!\ALU|Mux2~6_combout\ & \ALU|Equal0~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADD_MUX~1_combout\,
	datab => \ALU|ALT_INV_Mux3~6_combout\,
	datac => \ALU|ALT_INV_Mux2~6_combout\,
	datad => \ALU|ALT_INV_Equal0~7_combout\,
	datae => \ALU|ALT_INV_Mux1~12_combout\,
	dataf => \ALU|ALT_INV_Equal0~12_combout\,
	combout => \ADD_MUX~2_combout\);

-- Location: LABCELL_X35_Y15_N48
\NEXT_PC[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[22]~23_combout\ = ( \ADD_MUX~4_combout\ & ( \ADD_MUX~2_combout\ & ( (!\NEXT_PC[22]~22_combout\ & ((!\Add1~81_sumout\) # (\PC|PC[1]~0_combout\))) ) ) ) # ( !\ADD_MUX~4_combout\ & ( \ADD_MUX~2_combout\ & ( (!\NEXT_PC[22]~22_combout\ & 
-- ((!\Add1~81_sumout\) # (\PC|PC[1]~0_combout\))) ) ) ) # ( \ADD_MUX~4_combout\ & ( !\ADD_MUX~2_combout\ & ( (!\NEXT_PC[22]~22_combout\ & ((!\Add1~81_sumout\) # (\PC|PC[1]~0_combout\))) ) ) ) # ( !\ADD_MUX~4_combout\ & ( !\ADD_MUX~2_combout\ & ( 
-- (!\NEXT_PC[22]~22_combout\ & ((!\Add0~81_sumout\) # (\PC|PC[1]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110011000100010011001100010001001100110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \ALT_INV_NEXT_PC[22]~22_combout\,
	datac => \ALT_INV_Add0~81_sumout\,
	datad => \ALT_INV_Add1~81_sumout\,
	datae => \ALT_INV_ADD_MUX~4_combout\,
	dataf => \ALT_INV_ADD_MUX~2_combout\,
	combout => \NEXT_PC[22]~23_combout\);

-- Location: FF_X35_Y15_N50
\PC|PC[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[22]~23_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(22));

-- Location: LABCELL_X42_Y16_N0
\Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~81_sumout\ = SUM(( !\PC|PC\(22) ) + ( GND ) + ( \Add0~78\ ))
-- \Add0~82\ = CARRY(( !\PC|PC\(22) ) + ( GND ) + ( \Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(22),
	cin => \Add0~78\,
	sumout => \Add0~81_sumout\,
	cout => \Add0~82\);

-- Location: MLABCELL_X34_Y13_N48
\REGFILE|registers[9][22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][22]~feeder_combout\ = \Add0~81_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~81_sumout\,
	combout => \REGFILE|registers[9][22]~feeder_combout\);

-- Location: FF_X34_Y13_N50
\REGFILE|registers[9][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][22]~feeder_combout\,
	asdata => \ALU|Mux9~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][22]~q\);

-- Location: LABCELL_X30_Y14_N48
\inputALU[22]~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~249_combout\ = ( \REGFILE|registers[10][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[11][22]~q\) ) ) ) # ( 
-- !\REGFILE|registers[10][22]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[11][22]~q\) ) ) ) # ( \REGFILE|registers[10][22]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][22]~q\)) ) ) ) # 
-- ( !\REGFILE|registers[10][22]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][22]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[9][22]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][22]~q\,
	datab => \REGFILE|ALT_INV_registers[8][22]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[11][22]~q\,
	datae => \REGFILE|ALT_INV_registers[10][22]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[22]~249_combout\);

-- Location: LABCELL_X30_Y14_N54
\inputALU[22]~248\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~248_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][22]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][22]~q\,
	datab => \REGFILE|ALT_INV_registers[6][22]~q\,
	datac => \REGFILE|ALT_INV_registers[7][22]~q\,
	datad => \REGFILE|ALT_INV_registers[5][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[22]~248_combout\);

-- Location: LABCELL_X30_Y14_N12
\inputALU[22]~247\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~247_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][22]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][22]~q\,
	datab => \REGFILE|ALT_INV_registers[2][22]~q\,
	datac => \REGFILE|ALT_INV_registers[0][22]~q\,
	datad => \REGFILE|ALT_INV_registers[3][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[22]~247_combout\);

-- Location: LABCELL_X30_Y14_N30
\inputALU[22]~250\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~250_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][22]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][22]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][22]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][22]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][22]~q\,
	datab => \REGFILE|ALT_INV_registers[15][22]~q\,
	datac => \REGFILE|ALT_INV_registers[13][22]~q\,
	datad => \REGFILE|ALT_INV_registers[14][22]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[22]~250_combout\);

-- Location: LABCELL_X30_Y14_N24
\inputALU[22]~251\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~251_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \inputALU[22]~250_combout\ & ( (\inputALU[22]~248_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \inputALU[22]~250_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[22]~247_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inputALU[22]~249_combout\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\inputALU[22]~250_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \inputALU[22]~248_combout\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\inputALU[22]~250_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[22]~247_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inputALU[22]~249_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[22]~249_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[22]~248_combout\,
	datad => \ALT_INV_inputALU[22]~247_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \ALT_INV_inputALU[22]~250_combout\,
	combout => \inputALU[22]~251_combout\);

-- Location: LABCELL_X30_Y16_N15
\inputALU[22]~252\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[22]~252_combout\ = ( \inputALU[22]~246_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[22]~251_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[22]~246_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[22]~251_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110001011000000111000101101000111110011110100011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[22]~251_combout\,
	dataf => \ALT_INV_inputALU[22]~246_combout\,
	combout => \inputALU[22]~252_combout\);

-- Location: MLABCELL_X28_Y16_N6
\ALU|ShiftLeft0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~41_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[21]~241_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[23]~263_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[22]~252_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[24]~274_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[22]~252_combout\,
	datab => \ALT_INV_inputALU[24]~274_combout\,
	datac => \ALT_INV_inputALU[23]~263_combout\,
	datad => \ALT_INV_inputALU[21]~241_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~41_combout\);

-- Location: MLABCELL_X28_Y18_N36
\ALU|ShiftLeft0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~36_combout\ = ( \inputALU[20]~230_combout\ & ( \inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[18]~208_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[19]~219_combout\)))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( \inputALU[17]~197_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[19]~219_combout\)))) ) ) ) # ( \inputALU[20]~230_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[18]~208_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~219_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( 
-- !\inputALU[20]~230_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~219_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~208_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[19]~219_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftLeft0~36_combout\);

-- Location: MLABCELL_X28_Y16_N54
\ALU|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~0_combout\ = ( \ALU|ShiftLeft0~36_combout\ & ( \ALU|ShiftLeft0~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~41_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~22_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~36_combout\ & ( \ALU|ShiftLeft0~31_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~41_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~22_combout\)))) ) ) ) # ( \ALU|ShiftLeft0~36_combout\ & ( !\ALU|ShiftLeft0~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\ALU|ShiftLeft0~41_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~22_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~36_combout\ & ( !\ALU|ShiftLeft0~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~41_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~22_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~22_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~41_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~36_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~31_combout\,
	combout => \ALU|Mux7~0_combout\);

-- Location: MLABCELL_X28_Y16_N12
\ALU|ShiftLeft1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~11_combout\ = ( \ALU|ShiftLeft1~0_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~10_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~6_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (((!\REGFILE|Mux29~10_combout\)))) ) ) # ( !\ALU|ShiftLeft1~0_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~10_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010010111100100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~6_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~0_combout\,
	combout => \ALU|ShiftLeft1~11_combout\);

-- Location: LABCELL_X31_Y18_N36
\ALU|ShiftRight1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~3_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[31]~351_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[30]~340_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[29]~329_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[28]~318_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \ALT_INV_inputALU[29]~329_combout\,
	datac => \ALT_INV_inputALU[28]~318_combout\,
	datad => \ALT_INV_inputALU[30]~340_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~3_combout\);

-- Location: LABCELL_X31_Y18_N15
\ALU|ShiftRight1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~37_combout\ = ( \ALU|ShiftRight1~2_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftRight1~3_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\inputALU[31]~351_combout\)) ) ) # ( 
-- !\ALU|ShiftRight1~2_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\ & \ALU|ShiftRight1~3_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\inputALU[31]~351_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111000101111101011100010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~3_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~2_combout\,
	combout => \ALU|ShiftRight1~37_combout\);

-- Location: MLABCELL_X34_Y18_N18
\ALU|ShiftLeft1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~29_combout\ = ( \inputALU[20]~230_combout\ & ( \inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)) # (\inputALU[18]~208_combout\))) # (\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\) # 
-- (\inputALU[19]~219_combout\)))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( \inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\ & ((\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- (((\REGFILE|Mux30~10_combout\) # (\inputALU[19]~219_combout\)))) ) ) ) # ( \inputALU[20]~230_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)) # (\inputALU[18]~208_combout\))) # 
-- (\REGFILE|Mux31~10_combout\ & (((\inputALU[19]~219_combout\ & !\REGFILE|Mux30~10_combout\)))) ) ) ) # ( !\inputALU[20]~230_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\ & 
-- ((\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & (((\inputALU[19]~219_combout\ & !\REGFILE|Mux30~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \ALT_INV_inputALU[18]~208_combout\,
	datac => \ALT_INV_inputALU[19]~219_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	datae => \ALT_INV_inputALU[20]~230_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftLeft1~29_combout\);

-- Location: MLABCELL_X28_Y16_N9
\ALU|ShiftLeft1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~36_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[21]~241_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[23]~263_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[22]~252_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[24]~274_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[22]~252_combout\,
	datab => \ALT_INV_inputALU[24]~274_combout\,
	datac => \ALT_INV_inputALU[21]~241_combout\,
	datad => \ALT_INV_inputALU[23]~263_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~36_combout\);

-- Location: MLABCELL_X28_Y16_N30
\ALU|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~1_combout\ = ( \ALU|ShiftLeft1~15_combout\ & ( \ALU|ShiftLeft1~24_combout\ & ( ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~36_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~29_combout\))) # (\REGFILE|Mux28~10_combout\) ) ) ) 
-- # ( !\ALU|ShiftLeft1~15_combout\ & ( \ALU|ShiftLeft1~24_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~36_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~29_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\)) ) ) ) # ( \ALU|ShiftLeft1~15_combout\ & ( !\ALU|ShiftLeft1~24_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~36_combout\))) # 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~29_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\)) ) ) ) # ( !\ALU|ShiftLeft1~15_combout\ & ( !\ALU|ShiftLeft1~24_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~36_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~29_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~29_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~36_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~15_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~24_combout\,
	combout => \ALU|Mux7~1_combout\);

-- Location: MLABCELL_X28_Y16_N18
\ALU|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~2_combout\ = ( \ALU|Mux7~1_combout\ & ( (!\ALU|Mux9~4_combout\ & ((!\ALU|Mux9~3_combout\ & ((\ALU|ShiftRight1~37_combout\))) # (\ALU|Mux9~3_combout\ & (\ALU|ShiftLeft1~11_combout\)))) # (\ALU|Mux9~4_combout\ & (((!\ALU|Mux9~3_combout\)))) ) ) # 
-- ( !\ALU|Mux7~1_combout\ & ( (!\ALU|Mux9~4_combout\ & ((!\ALU|Mux9~3_combout\ & ((\ALU|ShiftRight1~37_combout\))) # (\ALU|Mux9~3_combout\ & (\ALU|ShiftLeft1~11_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010010111100100101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~4_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~11_combout\,
	datac => \ALU|ALT_INV_Mux9~3_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~37_combout\,
	dataf => \ALU|ALT_INV_Mux7~1_combout\,
	combout => \ALU|Mux7~2_combout\);

-- Location: MLABCELL_X28_Y16_N0
\ALU|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~3_combout\ = ( \ALU|Mux7~0_combout\ & ( \ALU|Mux7~2_combout\ & ( (!\ALU|Mux28~20_combout\) # ((!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~41_combout\)) # (\ALU|Mux18~8_combout\ & ((\ALU|ShiftLeft0~42_combout\)))) ) ) ) # ( !\ALU|Mux7~0_combout\ 
-- & ( \ALU|Mux7~2_combout\ & ( (!\ALU|Mux28~20_combout\ & (!\ALU|Mux18~8_combout\)) # (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~41_combout\)) # (\ALU|Mux18~8_combout\ & ((\ALU|ShiftLeft0~42_combout\))))) ) ) ) # ( 
-- \ALU|Mux7~0_combout\ & ( !\ALU|Mux7~2_combout\ & ( (!\ALU|Mux28~20_combout\ & (\ALU|Mux18~8_combout\)) # (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~41_combout\)) # (\ALU|Mux18~8_combout\ & ((\ALU|ShiftLeft0~42_combout\))))) ) ) 
-- ) # ( !\ALU|Mux7~0_combout\ & ( !\ALU|Mux7~2_combout\ & ( (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~41_combout\)) # (\ALU|Mux18~8_combout\ & ((\ALU|ShiftLeft0~42_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~20_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~41_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~42_combout\,
	datae => \ALU|ALT_INV_Mux7~0_combout\,
	dataf => \ALU|ALT_INV_Mux7~2_combout\,
	combout => \ALU|Mux7~3_combout\);

-- Location: LABCELL_X42_Y16_N54
\REGFILE|registers[6][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[6][24]~feeder_combout\);

-- Location: FF_X42_Y16_N56
\REGFILE|registers[6][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][24]~q\);

-- Location: FF_X42_Y16_N8
\REGFILE|registers[7][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~89_sumout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][24]~q\);

-- Location: LABCELL_X42_Y16_N48
\REGFILE|registers[5][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[5][24]~feeder_combout\);

-- Location: FF_X42_Y16_N50
\REGFILE|registers[5][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][24]~q\);

-- Location: MLABCELL_X52_Y17_N45
\REGFILE|registers[4][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[4][24]~feeder_combout\);

-- Location: FF_X52_Y17_N47
\REGFILE|registers[4][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][24]~q\);

-- Location: LABCELL_X42_Y16_N36
\inputALU[24]~270\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~270_combout\ = ( \REGFILE|registers[4][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[5][24]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][24]~q\)) ) ) ) # ( !\REGFILE|registers[4][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[5][24]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[7][24]~q\)) ) ) ) # ( \REGFILE|registers[4][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[6][24]~q\) ) ) ) # ( !\REGFILE|registers[4][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\REGFILE|registers[6][24]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][24]~q\,
	datab => \REGFILE|ALT_INV_registers[7][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[5][24]~q\,
	datae => \REGFILE|ALT_INV_registers[4][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[24]~270_combout\);

-- Location: LABCELL_X46_Y16_N36
\REGFILE|registers[15][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[15][24]~feeder_combout\);

-- Location: FF_X46_Y16_N38
\REGFILE|registers[15][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][24]~q\);

-- Location: LABCELL_X45_Y16_N33
\REGFILE|registers[14][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[14][24]~feeder_combout\);

-- Location: FF_X45_Y16_N35
\REGFILE|registers[14][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][24]~q\);

-- Location: LABCELL_X46_Y16_N0
\REGFILE|registers[13][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[13][24]~feeder_combout\);

-- Location: FF_X46_Y16_N2
\REGFILE|registers[13][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][24]~q\);

-- Location: MLABCELL_X47_Y14_N9
\REGFILE|registers[12][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[12][24]~feeder_combout\);

-- Location: FF_X47_Y14_N11
\REGFILE|registers[12][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][24]~q\);

-- Location: LABCELL_X46_Y16_N42
\inputALU[24]~272\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~272_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][24]~q\,
	datab => \REGFILE|ALT_INV_registers[14][24]~q\,
	datac => \REGFILE|ALT_INV_registers[13][24]~q\,
	datad => \REGFILE|ALT_INV_registers[12][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[24]~272_combout\);

-- Location: LABCELL_X51_Y13_N9
\REGFILE|registers[9][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[9][24]~feeder_combout\);

-- Location: FF_X51_Y13_N11
\REGFILE|registers[9][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][24]~q\);

-- Location: LABCELL_X46_Y16_N6
\REGFILE|registers[10][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[10][24]~feeder_combout\);

-- Location: FF_X46_Y16_N8
\REGFILE|registers[10][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][24]~q\);

-- Location: LABCELL_X30_Y13_N54
\REGFILE|registers[11][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[11][24]~feeder_combout\);

-- Location: FF_X30_Y13_N56
\REGFILE|registers[11][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][24]~q\);

-- Location: LABCELL_X50_Y12_N12
\REGFILE|registers[8][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[8][24]~feeder_combout\);

-- Location: FF_X50_Y12_N14
\REGFILE|registers[8][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][24]~q\);

-- Location: LABCELL_X46_Y16_N33
\inputALU[24]~271\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~271_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][24]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][24]~q\,
	datab => \REGFILE|ALT_INV_registers[10][24]~q\,
	datac => \REGFILE|ALT_INV_registers[11][24]~q\,
	datad => \REGFILE|ALT_INV_registers[8][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[24]~271_combout\);

-- Location: MLABCELL_X52_Y17_N36
\REGFILE|registers[0][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[0][24]~feeder_combout\);

-- Location: FF_X52_Y17_N38
\REGFILE|registers[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][24]~q\);

-- Location: LABCELL_X46_Y13_N12
\REGFILE|registers[2][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[2][24]~feeder_combout\);

-- Location: FF_X46_Y13_N14
\REGFILE|registers[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][24]~q\);

-- Location: LABCELL_X29_Y12_N27
\REGFILE|registers[1][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[1][24]~feeder_combout\);

-- Location: FF_X29_Y12_N29
\REGFILE|registers[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][24]~q\);

-- Location: LABCELL_X45_Y19_N48
\inputALU[24]~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~269_combout\ = ( \REGFILE|registers[2][24]~q\ & ( \REGFILE|registers[1][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[0][24]~q\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[3][24]~q\))) ) ) ) # ( !\REGFILE|registers[2][24]~q\ & ( \REGFILE|registers[1][24]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[0][24]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\REGFILE|registers[3][24]~q\))) ) ) ) # ( \REGFILE|registers[2][24]~q\ & ( !\REGFILE|registers[1][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[0][24]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][24]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) 
-- ) # ( !\REGFILE|registers[2][24]~q\ & ( !\REGFILE|registers[1][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\REGFILE|registers[0][24]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[3][24]~q\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][24]~q\,
	datab => \REGFILE|ALT_INV_registers[0][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \REGFILE|ALT_INV_registers[2][24]~q\,
	dataf => \REGFILE|ALT_INV_registers[1][24]~q\,
	combout => \inputALU[24]~269_combout\);

-- Location: LABCELL_X42_Y16_N30
\inputALU[24]~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~273_combout\ = ( \inputALU[24]~271_combout\ & ( \inputALU[24]~269_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[24]~270_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[24]~272_combout\)))) ) ) ) # ( !\inputALU[24]~271_combout\ & ( \inputALU[24]~269_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\inputALU[24]~270_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[24]~272_combout\)))) ) ) ) # 
-- ( \inputALU[24]~271_combout\ & ( !\inputALU[24]~269_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[24]~270_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\inputALU[24]~272_combout\)))) ) ) ) # ( !\inputALU[24]~271_combout\ & ( !\inputALU[24]~269_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[24]~270_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[24]~272_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[24]~270_combout\,
	datad => \ALT_INV_inputALU[24]~272_combout\,
	datae => \ALT_INV_inputALU[24]~271_combout\,
	dataf => \ALT_INV_inputALU[24]~269_combout\,
	combout => \inputALU[24]~273_combout\);

-- Location: LABCELL_X42_Y16_N51
\inputALU[24]~376\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~376_combout\ = ( \inputALU[24]~273_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[24]~268_combout\) ) ) # ( !\inputALU[24]~273_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[24]~268_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[24]~268_combout\,
	dataf => \ALT_INV_inputALU[24]~273_combout\,
	combout => \inputALU[24]~376_combout\);

-- Location: LABCELL_X29_Y14_N27
\inputALU[23]~375\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[23]~375_combout\ = ( \inputALU[23]~262_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[23]~257_combout\) ) ) # ( !\inputALU[23]~262_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[23]~257_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[23]~257_combout\,
	dataf => \ALT_INV_inputALU[23]~262_combout\,
	combout => \inputALU[23]~375_combout\);

-- Location: LABCELL_X37_Y14_N12
\ALU|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~93_sumout\ = SUM(( \REGFILE|Mux8~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[23]~375_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~90\ ))
-- \ALU|Add0~94\ = CARRY(( \REGFILE|Mux8~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[23]~375_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux8~10_combout\,
	dataf => \ALT_INV_inputALU[23]~375_combout\,
	cin => \ALU|Add0~90\,
	sumout => \ALU|Add0~93_sumout\,
	cout => \ALU|Add0~94\);

-- Location: LABCELL_X37_Y14_N15
\ALU|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~97_sumout\ = SUM(( \REGFILE|Mux7~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[24]~376_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~94\ ))
-- \ALU|Add0~98\ = CARRY(( \REGFILE|Mux7~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[24]~376_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux7~10_combout\,
	dataf => \ALT_INV_inputALU[24]~376_combout\,
	cin => \ALU|Add0~94\,
	sumout => \ALU|Add0~97_sumout\,
	cout => \ALU|Add0~98\);

-- Location: LABCELL_X30_Y14_N18
\ALU|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~9_combout\ = ( \ALU|Add0~97_sumout\ & ( (!\ALU|Mux7~7_combout\) # (((\ALU|Mux7~3_combout\ & \ALU|Mux15~6_combout\)) # (\ALU|Mux8~5_combout\)) ) ) # ( !\ALU|Add0~97_sumout\ & ( (!\ALU|Mux7~7_combout\) # ((\ALU|Mux7~3_combout\ & 
-- \ALU|Mux15~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101010101011101110101111101111111010111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux7~7_combout\,
	datab => \ALU|ALT_INV_Mux7~3_combout\,
	datac => \ALU|ALT_INV_Mux8~5_combout\,
	datad => \ALU|ALT_INV_Mux15~6_combout\,
	dataf => \ALU|ALT_INV_Add0~97_sumout\,
	combout => \ALU|Mux7~9_combout\);

-- Location: FF_X46_Y19_N47
\REGFILE|registers[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][24]~q\);

-- Location: LABCELL_X46_Y16_N24
\REGFILE|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][24]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][24]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][24]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- (\REGFILE|registers[0][24]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[1][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[2][24]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[3][24]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[1][24]~q\ & ( (\REGFILE|registers[0][24]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][24]~q\,
	datab => \REGFILE|ALT_INV_registers[0][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[2][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[1][24]~q\,
	combout => \REGFILE|Mux7~6_combout\);

-- Location: LABCELL_X46_Y16_N48
\REGFILE|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~8_combout\ = ( \REGFILE|registers[6][24]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[7][24]~q\) ) ) ) # ( !\REGFILE|registers[6][24]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[7][24]~q\) ) ) ) # ( \REGFILE|registers[6][24]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[5][24]~q\))) ) ) ) # ( !\REGFILE|registers[6][24]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[4][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[5][24]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][24]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[5][24]~q\,
	datad => \REGFILE|ALT_INV_registers[7][24]~q\,
	datae => \REGFILE|ALT_INV_registers[6][24]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux7~8_combout\);

-- Location: LABCELL_X46_Y16_N45
\REGFILE|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][24]~q\,
	datab => \REGFILE|ALT_INV_registers[14][24]~q\,
	datac => \REGFILE|ALT_INV_registers[12][24]~q\,
	datad => \REGFILE|ALT_INV_registers[13][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux7~7_combout\);

-- Location: LABCELL_X46_Y16_N30
\REGFILE|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][24]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][24]~q\,
	datab => \REGFILE|ALT_INV_registers[10][24]~q\,
	datac => \REGFILE|ALT_INV_registers[8][24]~q\,
	datad => \REGFILE|ALT_INV_registers[11][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux7~5_combout\);

-- Location: LABCELL_X46_Y16_N18
\REGFILE|Mux7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|Mux7~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux7~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux7~7_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|Mux7~5_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # 
-- (\REGFILE|Mux7~6_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|Mux7~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux7~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux7~7_combout\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|Mux7~5_combout\ & ( (\REGFILE|Mux7~6_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000011000011111101110111011101110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux7~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux7~8_combout\,
	datad => \REGFILE|ALT_INV_Mux7~7_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux7~5_combout\,
	combout => \REGFILE|Mux7~9_combout\);

-- Location: LABCELL_X50_Y16_N42
\REGFILE|registers[20][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[20][24]~feeder_combout\);

-- Location: FF_X50_Y16_N44
\REGFILE|registers[20][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][24]~q\);

-- Location: LABCELL_X50_Y16_N48
\REGFILE|registers[24][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[24][24]~feeder_combout\);

-- Location: FF_X50_Y16_N50
\REGFILE|registers[24][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][24]~q\);

-- Location: LABCELL_X50_Y16_N30
\REGFILE|registers[16][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[16][24]~feeder_combout\);

-- Location: FF_X50_Y16_N32
\REGFILE|registers[16][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][24]~q\);

-- Location: MLABCELL_X52_Y16_N51
\REGFILE|registers[28][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[28][24]~feeder_combout\);

-- Location: FF_X52_Y16_N53
\REGFILE|registers[28][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][24]~q\);

-- Location: LABCELL_X46_Y16_N54
\REGFILE|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][24]~q\,
	datab => \REGFILE|ALT_INV_registers[24][24]~q\,
	datac => \REGFILE|ALT_INV_registers[16][24]~q\,
	datad => \REGFILE|ALT_INV_registers[28][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux7~0_combout\);

-- Location: LABCELL_X48_Y16_N45
\REGFILE|registers[27][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[27][24]~feeder_combout\);

-- Location: FF_X48_Y16_N47
\REGFILE|registers[27][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][24]~q\);

-- Location: LABCELL_X43_Y12_N27
\REGFILE|registers[31][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[31][24]~feeder_combout\);

-- Location: FF_X43_Y12_N29
\REGFILE|registers[31][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][24]~q\);

-- Location: MLABCELL_X47_Y12_N12
\REGFILE|registers[19][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[19][24]~feeder_combout\);

-- Location: FF_X47_Y12_N14
\REGFILE|registers[19][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][24]~q\);

-- Location: LABCELL_X43_Y16_N9
\REGFILE|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][24]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][24]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][24]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[23][24]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[19][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & (\REGFILE|registers[27][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][24]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[19][24]~q\ & ( 
-- (\REGFILE|registers[23][24]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][24]~q\,
	datab => \REGFILE|ALT_INV_registers[27][24]~q\,
	datac => \REGFILE|ALT_INV_registers[31][24]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[19][24]~q\,
	combout => \REGFILE|Mux7~3_combout\);

-- Location: LABCELL_X43_Y16_N0
\REGFILE|registers[30][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[30][24]~feeder_combout\);

-- Location: FF_X43_Y16_N2
\REGFILE|registers[30][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][24]~q\);

-- Location: LABCELL_X51_Y12_N48
\REGFILE|registers[18][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[18][24]~feeder_combout\);

-- Location: FF_X51_Y12_N50
\REGFILE|registers[18][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][24]~q\);

-- Location: LABCELL_X43_Y16_N12
\REGFILE|registers[22][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[22][24]~feeder_combout\);

-- Location: FF_X43_Y16_N14
\REGFILE|registers[22][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][24]~q\);

-- Location: LABCELL_X45_Y17_N0
\REGFILE|registers[26][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[26][24]~feeder_combout\);

-- Location: FF_X45_Y17_N2
\REGFILE|registers[26][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][24]~q\);

-- Location: LABCELL_X43_Y16_N39
\REGFILE|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][24]~q\,
	datab => \REGFILE|ALT_INV_registers[18][24]~q\,
	datac => \REGFILE|ALT_INV_registers[22][24]~q\,
	datad => \REGFILE|ALT_INV_registers[26][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux7~2_combout\);

-- Location: LABCELL_X43_Y16_N18
\REGFILE|registers[21][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[21][24]~feeder_combout\);

-- Location: FF_X43_Y16_N20
\REGFILE|registers[21][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][24]~q\);

-- Location: LABCELL_X51_Y16_N15
\REGFILE|registers[29][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[29][24]~feeder_combout\);

-- Location: FF_X51_Y16_N17
\REGFILE|registers[29][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][24]~q\);

-- Location: MLABCELL_X47_Y12_N42
\REGFILE|registers[25][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[25][24]~feeder_combout\);

-- Location: FF_X47_Y12_N44
\REGFILE|registers[25][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][24]~q\);

-- Location: LABCELL_X45_Y12_N12
\REGFILE|registers[17][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][24]~feeder_combout\ = ( \Add0~89_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[17][24]~feeder_combout\);

-- Location: FF_X45_Y12_N14
\REGFILE|registers[17][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][24]~q\);

-- Location: LABCELL_X43_Y16_N33
\REGFILE|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][24]~q\,
	datab => \REGFILE|ALT_INV_registers[29][24]~q\,
	datac => \REGFILE|ALT_INV_registers[25][24]~q\,
	datad => \REGFILE|ALT_INV_registers[17][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux7~1_combout\);

-- Location: LABCELL_X46_Y16_N12
\REGFILE|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~4_combout\ = ( \REGFILE|Mux7~2_combout\ & ( \REGFILE|Mux7~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux7~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux7~3_combout\)))) ) ) ) # ( !\REGFILE|Mux7~2_combout\ & ( \REGFILE|Mux7~1_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux7~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux7~3_combout\)))) ) ) ) # ( \REGFILE|Mux7~2_combout\ & ( !\REGFILE|Mux7~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux7~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux7~3_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux7~2_combout\ & ( !\REGFILE|Mux7~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux7~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux7~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux7~0_combout\,
	datad => \REGFILE|ALT_INV_Mux7~3_combout\,
	datae => \REGFILE|ALT_INV_Mux7~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~1_combout\,
	combout => \REGFILE|Mux7~4_combout\);

-- Location: LABCELL_X46_Y16_N9
\REGFILE|Mux7~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux7~10_combout\ = ( \REGFILE|Mux7~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux7~9_combout\) ) ) # ( !\REGFILE|Mux7~4_combout\ & ( (\REGFILE|Mux7~9_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux7~9_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux7~4_combout\,
	combout => \REGFILE|Mux7~10_combout\);

-- Location: LABCELL_X37_Y14_N18
\ALU|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~101_sumout\ = SUM(( \REGFILE|Mux6~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[25]~377_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~98\ ))
-- \ALU|Add0~102\ = CARRY(( \REGFILE|Mux6~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[25]~377_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \ALT_INV_inputALU[25]~377_combout\,
	cin => \ALU|Add0~98\,
	sumout => \ALU|Add0~101_sumout\,
	cout => \ALU|Add0~102\);

-- Location: LABCELL_X27_Y17_N15
\ALU|ShiftLeft0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~43_combout\ = ( \inputALU[23]~263_combout\ & ( \inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[24]~274_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( \inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[24]~274_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)))) ) ) ) # ( \inputALU[23]~263_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[24]~274_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( !\inputALU[25]~285_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[24]~274_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[22]~252_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[22]~252_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[24]~274_combout\,
	datae => \ALT_INV_inputALU[23]~263_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|ShiftLeft0~43_combout\);

-- Location: MLABCELL_X34_Y17_N18
\ALU|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~0_combout\ = ( \ALU|ShiftLeft0~37_combout\ & ( \ALU|ShiftLeft0~24_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~43_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftLeft0~33_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ALU|ShiftLeft0~37_combout\ & ( \ALU|ShiftLeft0~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~43_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # 
-- ( \ALU|ShiftLeft0~37_combout\ & ( !\ALU|ShiftLeft0~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~43_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~33_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout\ & ( !\ALU|ShiftLeft0~24_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~43_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~33_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~43_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~37_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~24_combout\,
	combout => \ALU|Mux6~0_combout\);

-- Location: MLABCELL_X34_Y16_N0
\ALU|ShiftRight0~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~38_combout\ = ( \ALU|ShiftRight0~12_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\ALU|ShiftRight0~14_combout\) # (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\)) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\ALU|ShiftRight0~14_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011000101010111111100010101011111110001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \ALU|ALT_INV_ShiftRight0~14_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftRight0~12_combout\,
	combout => \ALU|ShiftRight0~38_combout\);

-- Location: LABCELL_X35_Y18_N18
\ALU|ShiftLeft1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~37_combout\ = ( \ALU|ShiftLeft1~3_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~12_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~7_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (!\REGFILE|Mux29~10_combout\)) ) ) # ( !\ALU|ShiftLeft1~3_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~12_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~7_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~12_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	combout => \ALU|ShiftLeft1~37_combout\);

-- Location: LABCELL_X31_Y18_N9
\ALU|ShiftRight1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~12_combout\ = ( \inputALU[27]~307_combout\ & ( \inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\) # ((!\REGFILE|Mux30~10_combout\ & (\inputALU[26]~296_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[28]~318_combout\)))) ) 
-- ) ) # ( !\inputALU[27]~307_combout\ & ( \inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\)) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[26]~296_combout\)) # 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[28]~318_combout\))))) ) ) ) # ( \inputALU[27]~307_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\)) # (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[26]~296_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[28]~318_combout\))))) ) ) ) # ( !\inputALU[27]~307_combout\ & ( !\inputALU[25]~285_combout\ & ( (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[26]~296_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[28]~318_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[26]~296_combout\,
	datad => \ALT_INV_inputALU[28]~318_combout\,
	datae => \ALT_INV_inputALU[27]~307_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|ShiftRight1~12_combout\);

-- Location: LABCELL_X30_Y18_N36
\ALU|ShiftRight1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~13_combout\ = ( \inputALU[30]~340_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((\inputALU[29]~329_combout\) # (\REGFILE|Mux31~10_combout\)))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[31]~351_combout\)) ) ) # ( 
-- !\inputALU[30]~340_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\ & \inputALU[29]~329_combout\)))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[31]~351_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111010001000100011101000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \ALT_INV_inputALU[29]~329_combout\,
	dataf => \ALT_INV_inputALU[30]~340_combout\,
	combout => \ALU|ShiftRight1~13_combout\);

-- Location: LABCELL_X35_Y18_N21
\ALU|ShiftRight1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~43_combout\ = ( \ALU|ShiftRight1~13_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftRight1~12_combout\)) # (\REGFILE|Mux29~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (((\inputALU[31]~351_combout\)))) ) ) # ( 
-- !\ALU|ShiftRight1~13_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~12_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((\inputALU[31]~351_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~12_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~13_combout\,
	combout => \ALU|ShiftRight1~43_combout\);

-- Location: LABCELL_X29_Y17_N6
\ALU|ShiftLeft1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~38_combout\ = ( \inputALU[22]~252_combout\ & ( \inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\) # (\inputALU[23]~263_combout\)))) # (\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\)) 
-- # (\inputALU[24]~274_combout\))) ) ) ) # ( !\inputALU[22]~252_combout\ & ( \inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\) # (\inputALU[23]~263_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- (\inputALU[24]~274_combout\ & (!\REGFILE|Mux30~10_combout\))) ) ) ) # ( \inputALU[22]~252_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\ & \inputALU[23]~263_combout\)))) # 
-- (\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\)) # (\inputALU[24]~274_combout\))) ) ) ) # ( !\inputALU[22]~252_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\ & 
-- \inputALU[23]~263_combout\)))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[24]~274_combout\ & (!\REGFILE|Mux30~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \ALT_INV_inputALU[24]~274_combout\,
	datac => \REGFILE|ALT_INV_Mux30~10_combout\,
	datad => \ALT_INV_inputALU[23]~263_combout\,
	datae => \ALT_INV_inputALU[22]~252_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|ShiftLeft1~38_combout\);

-- Location: MLABCELL_X34_Y17_N12
\ALU|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~1_combout\ = ( \ALU|ShiftLeft1~38_combout\ & ( \ALU|ShiftLeft1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftLeft1~25_combout\)))) # (\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)) # 
-- (\ALU|ShiftLeft1~31_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~38_combout\ & ( \ALU|ShiftLeft1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftLeft1~25_combout\ & \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (((\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftLeft1~31_combout\))) ) ) ) # ( \ALU|ShiftLeft1~38_combout\ & ( !\ALU|ShiftLeft1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftLeft1~25_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~31_combout\ & ((!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~38_combout\ & ( !\ALU|ShiftLeft1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftLeft1~25_combout\ & 
-- \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~31_combout\ & ((!\REGFILE|Mux28~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~31_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~25_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~38_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~17_combout\,
	combout => \ALU|Mux6~1_combout\);

-- Location: LABCELL_X35_Y18_N0
\ALU|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~2_combout\ = ( \ALU|Mux6~1_combout\ & ( (!\ALU|Mux9~3_combout\ & (((\ALU|ShiftRight1~43_combout\)) # (\ALU|Mux9~4_combout\))) # (\ALU|Mux9~3_combout\ & (!\ALU|Mux9~4_combout\ & (\ALU|ShiftLeft1~37_combout\))) ) ) # ( !\ALU|Mux6~1_combout\ & ( 
-- (!\ALU|Mux9~4_combout\ & ((!\ALU|Mux9~3_combout\ & ((\ALU|ShiftRight1~43_combout\))) # (\ALU|Mux9~3_combout\ & (\ALU|ShiftLeft1~37_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000100110101011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~3_combout\,
	datab => \ALU|ALT_INV_Mux9~4_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~37_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~43_combout\,
	dataf => \ALU|ALT_INV_Mux6~1_combout\,
	combout => \ALU|Mux6~2_combout\);

-- Location: LABCELL_X35_Y18_N24
\ALU|ShiftLeft0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~18_combout\ = ( \ALU|ShiftLeft0~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\ALU|ShiftLeft0~17_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~10_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) # ( !\ALU|ShiftLeft0~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~10_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011101010100001101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALU|ALT_INV_ShiftLeft0~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~17_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftLeft0~9_combout\,
	combout => \ALU|ShiftLeft0~18_combout\);

-- Location: LABCELL_X35_Y18_N54
\ALU|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~3_combout\ = ( \ALU|Mux6~2_combout\ & ( \ALU|ShiftLeft0~18_combout\ & ( (!\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\) # ((\ALU|Mux6~0_combout\)))) # (\ALU|Mux28~20_combout\ & (((\ALU|ShiftRight0~38_combout\)) # (\ALU|Mux18~8_combout\))) ) 
-- ) ) # ( !\ALU|Mux6~2_combout\ & ( \ALU|ShiftLeft0~18_combout\ & ( (!\ALU|Mux28~20_combout\ & (\ALU|Mux18~8_combout\ & (\ALU|Mux6~0_combout\))) # (\ALU|Mux28~20_combout\ & (((\ALU|ShiftRight0~38_combout\)) # (\ALU|Mux18~8_combout\))) ) ) ) # ( 
-- \ALU|Mux6~2_combout\ & ( !\ALU|ShiftLeft0~18_combout\ & ( (!\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\) # ((\ALU|Mux6~0_combout\)))) # (\ALU|Mux28~20_combout\ & (!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~38_combout\)))) ) ) ) # ( 
-- !\ALU|Mux6~2_combout\ & ( !\ALU|ShiftLeft0~18_combout\ & ( (!\ALU|Mux28~20_combout\ & (\ALU|Mux18~8_combout\ & (\ALU|Mux6~0_combout\))) # (\ALU|Mux28~20_combout\ & (!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~38_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~20_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_Mux6~0_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~38_combout\,
	datae => \ALU|ALT_INV_Mux6~2_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~18_combout\,
	combout => \ALU|Mux6~3_combout\);

-- Location: MLABCELL_X39_Y14_N30
\ALU|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~9_combout\ = ( \ALU|Add0~101_sumout\ & ( \ALU|Mux6~3_combout\ & ( ((!\ALU|Mux6~7_combout\) # (\ALU|Mux15~6_combout\)) # (\ALU|Mux8~5_combout\) ) ) ) # ( !\ALU|Add0~101_sumout\ & ( \ALU|Mux6~3_combout\ & ( (!\ALU|Mux6~7_combout\) # 
-- (\ALU|Mux15~6_combout\) ) ) ) # ( \ALU|Add0~101_sumout\ & ( !\ALU|Mux6~3_combout\ & ( (!\ALU|Mux6~7_combout\) # (\ALU|Mux8~5_combout\) ) ) ) # ( !\ALU|Add0~101_sumout\ & ( !\ALU|Mux6~3_combout\ & ( !\ALU|Mux6~7_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100111111001111110000111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux8~5_combout\,
	datac => \ALU|ALT_INV_Mux6~7_combout\,
	datad => \ALU|ALT_INV_Mux15~6_combout\,
	datae => \ALU|ALT_INV_Add0~101_sumout\,
	dataf => \ALU|ALT_INV_Mux6~3_combout\,
	combout => \ALU|Mux6~9_combout\);

-- Location: FF_X39_Y10_N59
\REGFILE|registers[12][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][25]~q\);

-- Location: LABCELL_X40_Y14_N42
\REGFILE|registers[15][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[15][25]~feeder_combout\);

-- Location: FF_X40_Y14_N44
\REGFILE|registers[15][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][25]~q\);

-- Location: LABCELL_X42_Y10_N48
\REGFILE|registers[13][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[13][25]~feeder_combout\);

-- Location: FF_X42_Y10_N50
\REGFILE|registers[13][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][25]~q\);

-- Location: MLABCELL_X34_Y12_N27
\REGFILE|registers[14][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[14][25]~feeder_combout\);

-- Location: FF_X34_Y12_N29
\REGFILE|registers[14][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][25]~q\);

-- Location: MLABCELL_X39_Y13_N0
\inputALU[25]~283\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~283_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[15][25]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][25]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[14][25]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[15][25]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[14][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[12][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[13][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][25]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[15][25]~q\,
	datad => \REGFILE|ALT_INV_registers[13][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[14][25]~q\,
	combout => \inputALU[25]~283_combout\);

-- Location: MLABCELL_X39_Y13_N48
\REGFILE|registers[1][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[1][25]~feeder_combout\);

-- Location: FF_X39_Y13_N50
\REGFILE|registers[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][25]~q\);

-- Location: MLABCELL_X39_Y13_N6
\REGFILE|registers[2][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[2][25]~feeder_combout\);

-- Location: FF_X39_Y13_N8
\REGFILE|registers[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][25]~q\);

-- Location: MLABCELL_X39_Y13_N24
\REGFILE|registers[3][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[3][25]~feeder_combout\);

-- Location: FF_X39_Y13_N26
\REGFILE|registers[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][25]~q\);

-- Location: LABCELL_X43_Y14_N54
\REGFILE|registers[0][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[0][25]~feeder_combout\);

-- Location: FF_X43_Y14_N56
\REGFILE|registers[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][25]~q\);

-- Location: MLABCELL_X39_Y13_N18
\inputALU[25]~280\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~280_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][25]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) 
-- # (\REGFILE|registers[1][25]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[0][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][25]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[0][25]~q\ & ( (\REGFILE|registers[1][25]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][25]~q\,
	datab => \REGFILE|ALT_INV_registers[2][25]~q\,
	datac => \REGFILE|ALT_INV_registers[3][25]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[0][25]~q\,
	combout => \inputALU[25]~280_combout\);

-- Location: FF_X42_Y16_N11
\REGFILE|registers[7][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~93_sumout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][25]~q\);

-- Location: LABCELL_X40_Y10_N9
\REGFILE|registers[4][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][25]~feeder_combout\ = \Add0~93_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[4][25]~feeder_combout\);

-- Location: FF_X40_Y10_N11
\REGFILE|registers[4][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][25]~q\);

-- Location: LABCELL_X33_Y12_N6
\REGFILE|registers[5][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[5][25]~feeder_combout\);

-- Location: FF_X33_Y12_N8
\REGFILE|registers[5][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][25]~q\);

-- Location: LABCELL_X33_Y12_N36
\REGFILE|registers[6][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[6][25]~feeder_combout\);

-- Location: FF_X33_Y12_N38
\REGFILE|registers[6][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][25]~q\);

-- Location: MLABCELL_X39_Y13_N36
\inputALU[25]~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~281_combout\ = ( \REGFILE|registers[6][25]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[7][25]~q\) ) ) ) # ( !\REGFILE|registers[6][25]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[7][25]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[6][25]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[5][25]~q\))) ) ) ) # ( !\REGFILE|registers[6][25]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][25]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[5][25]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][25]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[4][25]~q\,
	datad => \REGFILE|ALT_INV_registers[5][25]~q\,
	datae => \REGFILE|ALT_INV_registers[6][25]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[25]~281_combout\);

-- Location: LABCELL_X40_Y9_N12
\REGFILE|registers[10][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[10][25]~feeder_combout\);

-- Location: FF_X40_Y9_N14
\REGFILE|registers[10][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][25]~q\);

-- Location: LABCELL_X43_Y13_N54
\REGFILE|registers[11][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[11][25]~feeder_combout\);

-- Location: FF_X43_Y13_N56
\REGFILE|registers[11][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][25]~q\);

-- Location: LABCELL_X40_Y9_N39
\REGFILE|registers[8][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[8][25]~feeder_combout\);

-- Location: FF_X40_Y9_N41
\REGFILE|registers[8][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][25]~q\);

-- Location: LABCELL_X40_Y9_N21
\REGFILE|registers[9][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[9][25]~feeder_combout\);

-- Location: FF_X40_Y9_N23
\REGFILE|registers[9][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][25]~q\);

-- Location: MLABCELL_X39_Y13_N42
\inputALU[25]~282\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~282_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[11][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[9][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[10][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[8][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][25]~q\,
	datab => \REGFILE|ALT_INV_registers[11][25]~q\,
	datac => \REGFILE|ALT_INV_registers[8][25]~q\,
	datad => \REGFILE|ALT_INV_registers[9][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[25]~282_combout\);

-- Location: MLABCELL_X39_Y13_N30
\inputALU[25]~284\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~284_combout\ = ( \inputALU[25]~281_combout\ & ( \inputALU[25]~282_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\inputALU[25]~280_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\inputALU[25]~283_combout\))) ) ) ) # ( !\inputALU[25]~281_combout\ & ( \inputALU[25]~282_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\inputALU[25]~280_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[25]~283_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) ) # ( \inputALU[25]~281_combout\ & ( !\inputALU[25]~282_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[25]~280_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\inputALU[25]~283_combout\))) ) ) ) # ( !\inputALU[25]~281_combout\ 
-- & ( !\inputALU[25]~282_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[25]~280_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[25]~283_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[25]~283_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[25]~280_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \ALT_INV_inputALU[25]~281_combout\,
	dataf => \ALT_INV_inputALU[25]~282_combout\,
	combout => \inputALU[25]~284_combout\);

-- Location: LABCELL_X30_Y16_N54
\inputALU[25]~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[25]~285_combout\ = ( \inputALU[25]~279_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[25]~284_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[25]~279_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[25]~284_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \ALT_INV_inputALU[25]~284_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \ALT_INV_inputALU[25]~279_combout\,
	combout => \inputALU[25]~285_combout\);

-- Location: LABCELL_X33_Y16_N18
\ALU|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~4_combout\ = ( \inputALU[27]~307_combout\ & ( \inputALU[28]~318_combout\ & ( (!\ALU|Mux1~20_combout\) # ((!\ALU|Mux1~16_combout\ & (\inputALU[26]~296_combout\)) # (\ALU|Mux1~16_combout\ & ((\inputALU[25]~285_combout\)))) ) ) ) # ( 
-- !\inputALU[27]~307_combout\ & ( \inputALU[28]~318_combout\ & ( (!\ALU|Mux1~16_combout\ & ((!\ALU|Mux1~20_combout\) # ((\inputALU[26]~296_combout\)))) # (\ALU|Mux1~16_combout\ & (\ALU|Mux1~20_combout\ & ((\inputALU[25]~285_combout\)))) ) ) ) # ( 
-- \inputALU[27]~307_combout\ & ( !\inputALU[28]~318_combout\ & ( (!\ALU|Mux1~16_combout\ & (\ALU|Mux1~20_combout\ & (\inputALU[26]~296_combout\))) # (\ALU|Mux1~16_combout\ & ((!\ALU|Mux1~20_combout\) # ((\inputALU[25]~285_combout\)))) ) ) ) # ( 
-- !\inputALU[27]~307_combout\ & ( !\inputALU[28]~318_combout\ & ( (\ALU|Mux1~20_combout\ & ((!\ALU|Mux1~16_combout\ & (\inputALU[26]~296_combout\)) # (\ALU|Mux1~16_combout\ & ((\inputALU[25]~285_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux1~16_combout\,
	datab => \ALU|ALT_INV_Mux1~20_combout\,
	datac => \ALT_INV_inputALU[26]~296_combout\,
	datad => \ALT_INV_inputALU[25]~285_combout\,
	datae => \ALT_INV_inputALU[27]~307_combout\,
	dataf => \ALT_INV_inputALU[28]~318_combout\,
	combout => \ALU|Mux3~4_combout\);

-- Location: LABCELL_X31_Y17_N18
\ALU|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~3_combout\ = ( \ALU|ShiftLeft1~2_combout\ & ( (!\CONTROL|ALUControl\(0) & (((\ALU|Mux28~3_combout\)))) # (\CONTROL|ALUControl\(0) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\CONTROL|ALUControl\(1)))) ) ) # ( 
-- !\ALU|ShiftLeft1~2_combout\ & ( (!\CONTROL|ALUControl\(0) & (((\ALU|Mux28~3_combout\)))) # (\CONTROL|ALUControl\(0) & (((\CONTROL|ALUControl\(1))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110111111000101011011111100010000101110100001000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \ALU|ALT_INV_Mux28~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	combout => \ALU|Mux1~3_combout\);

-- Location: LABCELL_X31_Y18_N33
\ALU|ShiftRight1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~39_combout\ = ( \ALU|ShiftLeft1~1_combout\ & ( \ALU|ShiftRight1~3_combout\ ) ) # ( !\ALU|ShiftLeft1~1_combout\ & ( \inputALU[31]~351_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	combout => \ALU|ShiftRight1~39_combout\);

-- Location: LABCELL_X31_Y16_N27
\ALU|ShiftRight0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~44_combout\ = ( \ALU|ShiftRight0~3_combout\ & ( (\ALU|ShiftLeft0~2_combout\) # (\inputALU[31]~351_combout\) ) ) # ( !\ALU|ShiftRight0~3_combout\ & ( (\inputALU[31]~351_combout\ & !\ALU|ShiftLeft0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~3_combout\,
	combout => \ALU|ShiftRight0~44_combout\);

-- Location: LABCELL_X36_Y16_N30
\ALU|ShiftLeft1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~16_combout\ = ( \ALU|ShiftLeft1~6_combout\ & ( \ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftLeft1~15_combout\) # (\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (((!\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftLeft1~0_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~6_combout\ & ( \ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\ & \ALU|ShiftLeft1~15_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftLeft1~0_combout\))) ) ) ) # ( \ALU|ShiftLeft1~6_combout\ & ( !\ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftLeft1~15_combout\) # 
-- (\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~0_combout\ & (\REGFILE|Mux28~10_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~6_combout\ & ( !\ALU|ShiftLeft1~10_combout\ & ( (!\REGFILE|Mux29~10_combout\ & 
-- (((!\REGFILE|Mux28~10_combout\ & \ALU|ShiftLeft1~15_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~0_combout\ & (\REGFILE|Mux28~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~0_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~15_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~6_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~10_combout\,
	combout => \ALU|ShiftLeft1~16_combout\);

-- Location: LABCELL_X31_Y16_N48
\ALU|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~1_combout\ = ( \ALU|ShiftLeft1~24_combout\ & ( \ALU|ShiftLeft1~16_combout\ & ( (!\ALU|Mux28~4_combout\ & (((!\ALU|Mux28~5_combout\) # (\ALU|ShiftLeft1~36_combout\)))) # (\ALU|Mux28~4_combout\ & (((\ALU|Mux28~5_combout\)) # 
-- (\ALU|ShiftLeft1~29_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~24_combout\ & ( \ALU|ShiftLeft1~16_combout\ & ( (!\ALU|Mux28~4_combout\ & (((!\ALU|Mux28~5_combout\) # (\ALU|ShiftLeft1~36_combout\)))) # (\ALU|Mux28~4_combout\ & (\ALU|ShiftLeft1~29_combout\ & 
-- (!\ALU|Mux28~5_combout\))) ) ) ) # ( \ALU|ShiftLeft1~24_combout\ & ( !\ALU|ShiftLeft1~16_combout\ & ( (!\ALU|Mux28~4_combout\ & (((\ALU|Mux28~5_combout\ & \ALU|ShiftLeft1~36_combout\)))) # (\ALU|Mux28~4_combout\ & (((\ALU|Mux28~5_combout\)) # 
-- (\ALU|ShiftLeft1~29_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~24_combout\ & ( !\ALU|ShiftLeft1~16_combout\ & ( (!\ALU|Mux28~4_combout\ & (((\ALU|Mux28~5_combout\ & \ALU|ShiftLeft1~36_combout\)))) # (\ALU|Mux28~4_combout\ & (\ALU|ShiftLeft1~29_combout\ & 
-- (!\ALU|Mux28~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~29_combout\,
	datab => \ALU|ALT_INV_Mux28~4_combout\,
	datac => \ALU|ALT_INV_Mux28~5_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~36_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~24_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~16_combout\,
	combout => \ALU|Mux3~1_combout\);

-- Location: LABCELL_X31_Y16_N0
\ALU|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~2_combout\ = ( \ALU|ShiftRight0~44_combout\ & ( \ALU|Mux3~1_combout\ & ( (!\CONTROL|ALUControl\(1)) # ((!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux26~10_combout\)) # (\CONTROL|ALUControl\(0) & ((\ALU|ShiftRight1~39_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~44_combout\ & ( \ALU|Mux3~1_combout\ & ( (\CONTROL|ALUControl\(1) & ((!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux26~10_combout\)) # (\CONTROL|ALUControl\(0) & ((\ALU|ShiftRight1~39_combout\))))) ) ) ) # ( \ALU|ShiftRight0~44_combout\ & ( 
-- !\ALU|Mux3~1_combout\ & ( (!\CONTROL|ALUControl\(1)) # ((\CONTROL|ALUControl\(0) & \ALU|ShiftRight1~39_combout\)) ) ) ) # ( !\ALU|ShiftRight0~44_combout\ & ( !\ALU|Mux3~1_combout\ & ( (\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(0) & 
-- \ALU|ShiftRight1~39_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101101010101010111101000000010001011110101011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \REGFILE|ALT_INV_Mux26~10_combout\,
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \ALU|ALT_INV_ShiftRight1~39_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~44_combout\,
	dataf => \ALU|ALT_INV_Mux3~1_combout\,
	combout => \ALU|Mux3~2_combout\);

-- Location: LABCELL_X31_Y16_N12
\ALU|ShiftLeft0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~23_combout\ = ( \ALU|ShiftLeft0~16_combout\ & ( \ALU|ShiftLeft0~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~22_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ALU|ShiftLeft0~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ALU|ShiftLeft0~16_combout\ & ( \ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~22_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~7_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( \ALU|ShiftLeft0~16_combout\ & ( !\ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftLeft0~22_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~7_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~16_combout\ & ( !\ALU|ShiftLeft0~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~22_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~22_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~16_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	combout => \ALU|ShiftLeft0~23_combout\);

-- Location: LABCELL_X31_Y16_N30
\ALU|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~3_combout\ = ( \ALU|ShiftLeft0~41_combout\ & ( \ALU|ShiftLeft0~23_combout\ & ( (!\ALU|Mux28~0_combout\) # ((!\ALU|Mux28~1_combout\ & (\ALU|ShiftLeft0~36_combout\)) # (\ALU|Mux28~1_combout\ & ((\ALU|ShiftLeft0~31_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~41_combout\ & ( \ALU|ShiftLeft0~23_combout\ & ( (!\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftLeft0~36_combout\)))) # (\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~31_combout\)))) ) ) ) # ( 
-- \ALU|ShiftLeft0~41_combout\ & ( !\ALU|ShiftLeft0~23_combout\ & ( (!\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & (\ALU|ShiftLeft0~36_combout\))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftLeft0~31_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~41_combout\ & ( !\ALU|ShiftLeft0~23_combout\ & ( (\ALU|Mux28~0_combout\ & ((!\ALU|Mux28~1_combout\ & (\ALU|ShiftLeft0~36_combout\)) # (\ALU|Mux28~1_combout\ & ((\ALU|ShiftLeft0~31_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~1_combout\,
	datab => \ALU|ALT_INV_Mux28~0_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~36_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~31_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~41_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~23_combout\,
	combout => \ALU|Mux3~3_combout\);

-- Location: LABCELL_X31_Y16_N18
\ALU|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~5_combout\ = ( \ALU|Mux3~2_combout\ & ( \ALU|Mux3~3_combout\ & ( (!\ALU|Mux1~3_combout\) # ((!\ALU|Mux1~2_combout\ & ((\ALU|Mux3~4_combout\))) # (\ALU|Mux1~2_combout\ & (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|Mux3~2_combout\ & ( 
-- \ALU|Mux3~3_combout\ & ( (!\ALU|Mux1~2_combout\ & (((\ALU|Mux3~4_combout\ & \ALU|Mux1~3_combout\)))) # (\ALU|Mux1~2_combout\ & (((!\ALU|Mux1~3_combout\)) # (\inputALU[31]~351_combout\))) ) ) ) # ( \ALU|Mux3~2_combout\ & ( !\ALU|Mux3~3_combout\ & ( 
-- (!\ALU|Mux1~2_combout\ & (((!\ALU|Mux1~3_combout\) # (\ALU|Mux3~4_combout\)))) # (\ALU|Mux1~2_combout\ & (\inputALU[31]~351_combout\ & ((\ALU|Mux1~3_combout\)))) ) ) ) # ( !\ALU|Mux3~2_combout\ & ( !\ALU|Mux3~3_combout\ & ( (\ALU|Mux1~3_combout\ & 
-- ((!\ALU|Mux1~2_combout\ & ((\ALU|Mux3~4_combout\))) # (\ALU|Mux1~2_combout\ & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \ALU|ALT_INV_Mux1~2_combout\,
	datac => \ALU|ALT_INV_Mux3~4_combout\,
	datad => \ALU|ALT_INV_Mux1~3_combout\,
	datae => \ALU|ALT_INV_Mux3~2_combout\,
	dataf => \ALU|ALT_INV_Mux3~3_combout\,
	combout => \ALU|Mux3~5_combout\);

-- Location: MLABCELL_X34_Y14_N27
\ALU|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~0_combout\ = ( \CONTROL|ALUControl\(1) & ( \CONTROL|ALUControl\(0) & ( (\CONTROL|ALUControl\(3) & !\CONTROL|ALUControl\(2)) ) ) ) # ( !\CONTROL|ALUControl\(1) & ( \CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(2)) # (\CONTROL|ALUControl\(3)) 
-- ) ) ) # ( \CONTROL|ALUControl\(1) & ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(3)) # (!\CONTROL|ALUControl\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110011111111001100110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux1~0_combout\);

-- Location: MLABCELL_X28_Y14_N39
\ALU|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~1_combout\ = ( \CONTROL|ALUControl\(3) & ( \CONTROL|ALUControl\(0) & ( (\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(2)) ) ) ) # ( \CONTROL|ALUControl\(3) & ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(1)) # 
-- (!\CONTROL|ALUControl\(2)) ) ) ) # ( !\CONTROL|ALUControl\(3) & ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(2)) # (\CONTROL|ALUControl\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111111001111110000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux1~1_combout\);

-- Location: LABCELL_X36_Y11_N12
\REGFILE|registers[2][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[2][28]~feeder_combout\);

-- Location: FF_X36_Y11_N14
\REGFILE|registers[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][28]~q\);

-- Location: LABCELL_X27_Y16_N24
\REGFILE|registers[3][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[3][28]~feeder_combout\);

-- Location: FF_X27_Y16_N26
\REGFILE|registers[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][28]~q\);

-- Location: LABCELL_X36_Y11_N6
\REGFILE|registers[1][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[1][28]~feeder_combout\);

-- Location: FF_X36_Y11_N8
\REGFILE|registers[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][28]~q\);

-- Location: LABCELL_X36_Y11_N18
\inputALU[28]~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~313_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][28]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][28]~q\,
	datab => \REGFILE|ALT_INV_registers[2][28]~q\,
	datac => \REGFILE|ALT_INV_registers[3][28]~q\,
	datad => \REGFILE|ALT_INV_registers[1][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[28]~313_combout\);

-- Location: LABCELL_X35_Y12_N39
\REGFILE|registers[8][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[8][28]~feeder_combout\);

-- Location: FF_X35_Y12_N41
\REGFILE|registers[8][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][28]~q\);

-- Location: LABCELL_X35_Y12_N45
\REGFILE|registers[9][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[9][28]~feeder_combout\);

-- Location: FF_X35_Y12_N47
\REGFILE|registers[9][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][28]~q\);

-- Location: LABCELL_X35_Y12_N51
\REGFILE|registers[10][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[10][28]~feeder_combout\);

-- Location: FF_X35_Y12_N53
\REGFILE|registers[10][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][28]~q\);

-- Location: LABCELL_X31_Y12_N21
\REGFILE|registers[11][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[11][28]~feeder_combout\);

-- Location: FF_X31_Y12_N23
\REGFILE|registers[11][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][28]~q\);

-- Location: LABCELL_X36_Y12_N48
\inputALU[28]~315\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~315_combout\ = ( \REGFILE|registers[11][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[10][28]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\REGFILE|registers[11][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[10][28]~q\) ) ) ) # ( \REGFILE|registers[11][28]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[9][28]~q\))) ) ) ) # 
-- ( !\REGFILE|registers[11][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][28]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][28]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][28]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[9][28]~q\,
	datad => \REGFILE|ALT_INV_registers[10][28]~q\,
	datae => \REGFILE|ALT_INV_registers[11][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[28]~315_combout\);

-- Location: LABCELL_X37_Y12_N36
\REGFILE|registers[15][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[15][28]~feeder_combout\);

-- Location: FF_X37_Y12_N38
\REGFILE|registers[15][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][28]~q\);

-- Location: LABCELL_X37_Y12_N6
\REGFILE|registers[14][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[14][28]~feeder_combout\);

-- Location: FF_X37_Y12_N8
\REGFILE|registers[14][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][28]~q\);

-- Location: LABCELL_X37_Y12_N24
\REGFILE|registers[13][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[13][28]~feeder_combout\);

-- Location: FF_X37_Y12_N26
\REGFILE|registers[13][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][28]~q\);

-- Location: MLABCELL_X47_Y14_N48
\REGFILE|registers[12][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[12][28]~feeder_combout\);

-- Location: FF_X47_Y14_N50
\REGFILE|registers[12][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][28]~q\);

-- Location: LABCELL_X37_Y12_N54
\inputALU[28]~316\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~316_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][28]~q\,
	datab => \REGFILE|ALT_INV_registers[14][28]~q\,
	datac => \REGFILE|ALT_INV_registers[13][28]~q\,
	datad => \REGFILE|ALT_INV_registers[12][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[28]~316_combout\);

-- Location: LABCELL_X37_Y22_N54
\REGFILE|registers[5][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[5][28]~feeder_combout\);

-- Location: FF_X37_Y22_N56
\REGFILE|registers[5][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][28]~q\);

-- Location: LABCELL_X30_Y11_N24
\REGFILE|registers[4][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[4][28]~feeder_combout\);

-- Location: FF_X30_Y11_N26
\REGFILE|registers[4][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][28]~q\);

-- Location: LABCELL_X37_Y22_N18
\REGFILE|registers[6][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[6][28]~feeder_combout\);

-- Location: FF_X37_Y22_N20
\REGFILE|registers[6][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][28]~q\);

-- Location: FF_X42_Y16_N20
\REGFILE|registers[7][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~105_sumout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][28]~q\);

-- Location: LABCELL_X37_Y11_N0
\inputALU[28]~314\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~314_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][28]~q\ & ( (\REGFILE|registers[6][28]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[5][28]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[7][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[6][28]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[7][28]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[4][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\REGFILE|registers[5][28]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000001111000000110101001101010000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][28]~q\,
	datab => \REGFILE|ALT_INV_registers[4][28]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[6][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[7][28]~q\,
	combout => \inputALU[28]~314_combout\);

-- Location: LABCELL_X37_Y12_N42
\inputALU[28]~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~317_combout\ = ( \inputALU[28]~316_combout\ & ( \inputALU[28]~314_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[28]~313_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inputALU[28]~315_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[28]~316_combout\ & ( \inputALU[28]~314_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[28]~313_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[28]~315_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( \inputALU[28]~316_combout\ & ( !\inputALU[28]~314_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\inputALU[28]~313_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[28]~315_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) ) ) ) # ( 
-- !\inputALU[28]~316_combout\ & ( !\inputALU[28]~314_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[28]~313_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[28]~315_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[28]~313_combout\,
	datad => \ALT_INV_inputALU[28]~315_combout\,
	datae => \ALT_INV_inputALU[28]~316_combout\,
	dataf => \ALT_INV_inputALU[28]~314_combout\,
	combout => \inputALU[28]~317_combout\);

-- Location: LABCELL_X37_Y12_N15
\inputALU[28]~380\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~380_combout\ = ( \inputALU[28]~312_combout\ & ( (\inputALU[28]~317_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) ) # ( !\inputALU[28]~312_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[28]~317_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[28]~317_combout\,
	dataf => \ALT_INV_inputALU[28]~312_combout\,
	combout => \inputALU[28]~380_combout\);

-- Location: LABCELL_X37_Y14_N27
\ALU|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~113_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[28]~380_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux3~10_combout\ ) + ( 
-- \ALU|Add0~110\ ))
-- \ALU|Add0~114\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[28]~380_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux3~10_combout\ ) + ( 
-- \ALU|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[28]~380_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~10_combout\,
	cin => \ALU|Add0~110\,
	sumout => \ALU|Add0~113_sumout\,
	cout => \ALU|Add0~114\);

-- Location: LABCELL_X31_Y16_N54
\ALU|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~0_combout\ = ( \inputALU[28]~318_combout\ & ( \ALU|Add0~113_sumout\ & ( ((\ALU|Mux1~1_combout\ & \REGFILE|Mux3~10_combout\)) # (\ALU|Mux1~0_combout\) ) ) ) # ( !\inputALU[28]~318_combout\ & ( \ALU|Add0~113_sumout\ & ( (\ALU|Mux1~0_combout\ & 
-- ((\REGFILE|Mux3~10_combout\) # (\ALU|Mux1~1_combout\))) ) ) ) # ( \inputALU[28]~318_combout\ & ( !\ALU|Add0~113_sumout\ & ( (!\ALU|Mux1~0_combout\ & (\ALU|Mux1~1_combout\ & \REGFILE|Mux3~10_combout\)) # (\ALU|Mux1~0_combout\ & (!\ALU|Mux1~1_combout\)) ) ) 
-- ) # ( !\inputALU[28]~318_combout\ & ( !\ALU|Add0~113_sumout\ & ( (\ALU|Mux1~0_combout\ & (!\ALU|Mux1~1_combout\ & \REGFILE|Mux3~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000010100000101101000000101010101010101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux1~0_combout\,
	datac => \ALU|ALT_INV_Mux1~1_combout\,
	datad => \REGFILE|ALT_INV_Mux3~10_combout\,
	datae => \ALT_INV_inputALU[28]~318_combout\,
	dataf => \ALU|ALT_INV_Add0~113_sumout\,
	combout => \ALU|Mux3~0_combout\);

-- Location: LABCELL_X31_Y16_N6
\ALU|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux3~6_combout\ = ( !\ALU|Mux1~5_combout\ & ( ((!\ALU|Mux1~4_combout\ & (\ALU|Mux3~0_combout\)) # (\ALU|Mux1~4_combout\ & (((\ALU|Mux3~5_combout\))))) ) ) # ( \ALU|Mux1~5_combout\ & ( (!\ALU|Mux1~4_combout\ & (!\inputALU[28]~318_combout\ & 
-- (!\REGFILE|Mux3~10_combout\))) # (\ALU|Mux1~4_combout\ & ((((\inputALU[12]~142_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100100000001011001100111111001111111000000010110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[28]~318_combout\,
	datab => \ALU|ALT_INV_Mux1~4_combout\,
	datac => \REGFILE|ALT_INV_Mux3~10_combout\,
	datad => \ALT_INV_inputALU[12]~142_combout\,
	datae => \ALU|ALT_INV_Mux1~5_combout\,
	dataf => \ALU|ALT_INV_Mux3~5_combout\,
	datag => \ALU|ALT_INV_Mux3~0_combout\,
	combout => \ALU|Mux3~6_combout\);

-- Location: FF_X36_Y11_N50
\REGFILE|registers[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][28]~q\);

-- Location: LABCELL_X36_Y11_N21
\REGFILE|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][28]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][28]~q\,
	datab => \REGFILE|ALT_INV_registers[2][28]~q\,
	datac => \REGFILE|ALT_INV_registers[1][28]~q\,
	datad => \REGFILE|ALT_INV_registers[3][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux3~6_combout\);

-- Location: LABCELL_X36_Y11_N36
\REGFILE|Mux3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][28]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][28]~q\,
	datab => \REGFILE|ALT_INV_registers[6][28]~q\,
	datac => \REGFILE|ALT_INV_registers[5][28]~q\,
	datad => \REGFILE|ALT_INV_registers[4][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux3~8_combout\);

-- Location: LABCELL_X35_Y12_N3
\REGFILE|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][28]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][28]~q\,
	datab => \REGFILE|ALT_INV_registers[9][28]~q\,
	datac => \REGFILE|ALT_INV_registers[8][28]~q\,
	datad => \REGFILE|ALT_INV_registers[10][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux3~5_combout\);

-- Location: LABCELL_X37_Y12_N57
\REGFILE|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][28]~q\,
	datab => \REGFILE|ALT_INV_registers[14][28]~q\,
	datac => \REGFILE|ALT_INV_registers[12][28]~q\,
	datad => \REGFILE|ALT_INV_registers[13][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux3~7_combout\);

-- Location: LABCELL_X36_Y11_N42
\REGFILE|Mux3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~9_combout\ = ( \REGFILE|Mux3~5_combout\ & ( \REGFILE|Mux3~7_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux3~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux3~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux3~5_combout\ & ( \REGFILE|Mux3~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux3~6_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux3~8_combout\)))) ) ) ) # ( \REGFILE|Mux3~5_combout\ & ( 
-- !\REGFILE|Mux3~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux3~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\REGFILE|Mux3~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\REGFILE|Mux3~5_combout\ & ( !\REGFILE|Mux3~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux3~6_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux3~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux3~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux3~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux3~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~7_combout\,
	combout => \REGFILE|Mux3~9_combout\);

-- Location: LABCELL_X37_Y11_N15
\REGFILE|registers[25][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[25][28]~feeder_combout\);

-- Location: FF_X37_Y11_N17
\REGFILE|registers[25][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][28]~q\);

-- Location: LABCELL_X42_Y12_N51
\REGFILE|registers[29][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[29][28]~feeder_combout\);

-- Location: FF_X42_Y12_N53
\REGFILE|registers[29][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][28]~q\);

-- Location: LABCELL_X45_Y12_N33
\REGFILE|registers[17][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[17][28]~feeder_combout\);

-- Location: FF_X45_Y12_N35
\REGFILE|registers[17][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][28]~q\);

-- Location: LABCELL_X45_Y12_N6
\REGFILE|registers[21][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[21][28]~feeder_combout\);

-- Location: FF_X45_Y12_N8
\REGFILE|registers[21][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][28]~q\);

-- Location: LABCELL_X36_Y11_N54
\REGFILE|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][28]~q\,
	datab => \REGFILE|ALT_INV_registers[29][28]~q\,
	datac => \REGFILE|ALT_INV_registers[17][28]~q\,
	datad => \REGFILE|ALT_INV_registers[21][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux3~1_combout\);

-- Location: LABCELL_X40_Y11_N27
\REGFILE|registers[16][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[16][28]~feeder_combout\);

-- Location: FF_X40_Y11_N29
\REGFILE|registers[16][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][28]~q\);

-- Location: LABCELL_X40_Y11_N39
\REGFILE|registers[24][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[24][28]~feeder_combout\);

-- Location: FF_X40_Y11_N41
\REGFILE|registers[24][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][28]~q\);

-- Location: LABCELL_X43_Y11_N45
\REGFILE|registers[28][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[28][28]~feeder_combout\);

-- Location: FF_X43_Y11_N47
\REGFILE|registers[28][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][28]~q\);

-- Location: LABCELL_X40_Y11_N45
\REGFILE|registers[20][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[20][28]~feeder_combout\);

-- Location: FF_X40_Y11_N47
\REGFILE|registers[20][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][28]~q\);

-- Location: LABCELL_X40_Y11_N6
\REGFILE|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][28]~q\,
	datab => \REGFILE|ALT_INV_registers[24][28]~q\,
	datac => \REGFILE|ALT_INV_registers[28][28]~q\,
	datad => \REGFILE|ALT_INV_registers[20][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux3~0_combout\);

-- Location: LABCELL_X45_Y11_N27
\REGFILE|registers[26][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[26][28]~feeder_combout\);

-- Location: FF_X45_Y11_N29
\REGFILE|registers[26][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][28]~q\);

-- Location: LABCELL_X45_Y12_N48
\REGFILE|registers[18][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[18][28]~feeder_combout\);

-- Location: FF_X45_Y12_N50
\REGFILE|registers[18][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][28]~q\);

-- Location: LABCELL_X45_Y11_N15
\REGFILE|registers[30][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[30][28]~feeder_combout\);

-- Location: FF_X45_Y11_N17
\REGFILE|registers[30][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][28]~q\);

-- Location: LABCELL_X45_Y11_N21
\REGFILE|registers[22][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][28]~feeder_combout\ = \Add0~105_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[22][28]~feeder_combout\);

-- Location: FF_X45_Y11_N23
\REGFILE|registers[22][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][28]~q\);

-- Location: LABCELL_X45_Y11_N57
\REGFILE|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][28]~q\,
	datab => \REGFILE|ALT_INV_registers[18][28]~q\,
	datac => \REGFILE|ALT_INV_registers[30][28]~q\,
	datad => \REGFILE|ALT_INV_registers[22][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux3~2_combout\);

-- Location: LABCELL_X43_Y12_N18
\REGFILE|registers[23][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[23][28]~feeder_combout\);

-- Location: FF_X43_Y12_N20
\REGFILE|registers[23][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][28]~q\);

-- Location: LABCELL_X43_Y12_N0
\REGFILE|registers[31][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[31][28]~feeder_combout\);

-- Location: FF_X43_Y12_N2
\REGFILE|registers[31][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][28]~q\);

-- Location: MLABCELL_X39_Y11_N6
\REGFILE|registers[27][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[27][28]~feeder_combout\);

-- Location: FF_X39_Y11_N8
\REGFILE|registers[27][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][28]~q\);

-- Location: LABCELL_X37_Y11_N39
\REGFILE|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][28]~q\,
	datab => \REGFILE|ALT_INV_registers[31][28]~q\,
	datac => \REGFILE|ALT_INV_registers[27][28]~q\,
	datad => \REGFILE|ALT_INV_registers[19][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux3~3_combout\);

-- Location: LABCELL_X36_Y11_N24
\REGFILE|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~4_combout\ = ( \REGFILE|Mux3~2_combout\ & ( \REGFILE|Mux3~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux3~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux3~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux3~2_combout\ & ( \REGFILE|Mux3~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux3~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux3~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( \REGFILE|Mux3~2_combout\ & ( !\REGFILE|Mux3~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux3~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux3~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( 
-- !\REGFILE|Mux3~2_combout\ & ( !\REGFILE|Mux3~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux3~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux3~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux3~1_combout\,
	datad => \REGFILE|ALT_INV_Mux3~0_combout\,
	datae => \REGFILE|ALT_INV_Mux3~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~3_combout\,
	combout => \REGFILE|Mux3~4_combout\);

-- Location: LABCELL_X36_Y11_N15
\REGFILE|Mux3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux3~10_combout\ = ( \REGFILE|Mux3~4_combout\ & ( (\REGFILE|Mux3~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REGFILE|Mux3~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux3~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux3~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux3~4_combout\,
	combout => \REGFILE|Mux3~10_combout\);

-- Location: LABCELL_X27_Y14_N12
\Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~97_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~97_sumout\ ) + ( \Add1~94\ ))
-- \Add1~98\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add0~97_sumout\ ) + ( \Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~97_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	cin => \Add1~94\,
	sumout => \Add1~97_sumout\,
	cout => \Add1~98\);

-- Location: LABCELL_X27_Y14_N15
\Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~101_sumout\ = SUM(( \Add0~101_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~98\ ))
-- \Add1~102\ = CARRY(( \Add0~101_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~101_sumout\,
	cin => \Add1~98\,
	sumout => \Add1~101_sumout\,
	cout => \Add1~102\);

-- Location: LABCELL_X27_Y14_N18
\Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~105_sumout\ = SUM(( \Add0~105_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~102\ ))
-- \Add1~106\ = CARRY(( \Add0~105_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~105_sumout\,
	cin => \Add1~102\,
	sumout => \Add1~105_sumout\,
	cout => \Add1~106\);

-- Location: MLABCELL_X34_Y15_N30
\ALU|Equal0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~13_combout\ = ( \ALU|Equal0~12_combout\ & ( (!\ALU|Mux2~6_combout\ & (!\ALU|Mux1~12_combout\ & !\ALU|Mux3~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux2~6_combout\,
	datac => \ALU|ALT_INV_Mux1~12_combout\,
	datad => \ALU|ALT_INV_Mux3~6_combout\,
	dataf => \ALU|ALT_INV_Equal0~12_combout\,
	combout => \ALU|Equal0~13_combout\);

-- Location: MLABCELL_X34_Y15_N33
\ADD_MUX~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_MUX~5_combout\ = ( \ALU|Equal0~7_combout\ & ( (\ADD_MUX~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) $ (\ALU|Equal0~13_combout\))) ) ) # ( !\ALU|Equal0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) 
-- & \ADD_MUX~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110000110000000011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datac => \ALU|ALT_INV_Equal0~13_combout\,
	datad => \ALT_INV_ADD_MUX~0_combout\,
	dataf => \ALU|ALT_INV_Equal0~7_combout\,
	combout => \ADD_MUX~5_combout\);

-- Location: MLABCELL_X34_Y15_N0
\NEXT_PC[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[28]~29_combout\ = ( \Add1~105_sumout\ & ( \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((!\PC|PC[1]~0_combout\) # (\Add0~105_sumout\)))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux3~10_combout\)) ) ) ) # ( !\Add1~105_sumout\ & ( 
-- \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PC|PC[1]~0_combout\ & \Add0~105_sumout\)))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux3~10_combout\)) ) ) ) # ( \Add1~105_sumout\ & ( !\ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- ((\Add0~105_sumout\))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux3~10_combout\)) ) ) ) # ( !\Add1~105_sumout\ & ( !\ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\Add0~105_sumout\))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux3~10_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000011010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux3~10_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add0~105_sumout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_Add1~105_sumout\,
	dataf => \ALT_INV_ADD_MUX~5_combout\,
	combout => \NEXT_PC[28]~29_combout\);

-- Location: FF_X34_Y15_N2
\PC|PC[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[28]~29_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(28));

-- Location: LABCELL_X42_Y16_N3
\Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~85_sumout\ = SUM(( \PC|PC\(23) ) + ( GND ) + ( \Add0~82\ ))
-- \Add0~86\ = CARRY(( \PC|PC\(23) ) + ( GND ) + ( \Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(23),
	cin => \Add0~82\,
	sumout => \Add0~85_sumout\,
	cout => \Add0~86\);

-- Location: LABCELL_X42_Y16_N6
\Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~89_sumout\ = SUM(( \PC|PC\(24) ) + ( GND ) + ( \Add0~86\ ))
-- \Add0~90\ = CARRY(( \PC|PC\(24) ) + ( GND ) + ( \Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(24),
	cin => \Add0~86\,
	sumout => \Add0~89_sumout\,
	cout => \Add0~90\);

-- Location: LABCELL_X42_Y16_N9
\Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~93_sumout\ = SUM(( \PC|PC\(25) ) + ( GND ) + ( \Add0~90\ ))
-- \Add0~94\ = CARRY(( \PC|PC\(25) ) + ( GND ) + ( \Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(25),
	cin => \Add0~90\,
	sumout => \Add0~93_sumout\,
	cout => \Add0~94\);

-- Location: LABCELL_X42_Y16_N12
\Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~97_sumout\ = SUM(( \PC|PC\(26) ) + ( GND ) + ( \Add0~94\ ))
-- \Add0~98\ = CARRY(( \PC|PC\(26) ) + ( GND ) + ( \Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PC|ALT_INV_PC\(26),
	cin => \Add0~94\,
	sumout => \Add0~97_sumout\,
	cout => \Add0~98\);

-- Location: LABCELL_X42_Y16_N15
\Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~101_sumout\ = SUM(( \PC|PC\(27) ) + ( GND ) + ( \Add0~98\ ))
-- \Add0~102\ = CARRY(( \PC|PC\(27) ) + ( GND ) + ( \Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC\(27),
	cin => \Add0~98\,
	sumout => \Add0~101_sumout\,
	cout => \Add0~102\);

-- Location: LABCELL_X42_Y16_N18
\Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~105_sumout\ = SUM(( \PC|PC\(28) ) + ( GND ) + ( \Add0~102\ ))
-- \Add0~106\ = CARRY(( \PC|PC\(28) ) + ( GND ) + ( \Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(28),
	cin => \Add0~102\,
	sumout => \Add0~105_sumout\,
	cout => \Add0~106\);

-- Location: LABCELL_X37_Y11_N33
\REGFILE|registers[19][28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][28]~feeder_combout\ = ( \Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~105_sumout\,
	combout => \REGFILE|registers[19][28]~feeder_combout\);

-- Location: FF_X37_Y11_N35
\REGFILE|registers[19][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][28]~feeder_combout\,
	asdata => \ALU|Mux3~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][28]~q\);

-- Location: LABCELL_X37_Y11_N54
\inputALU[28]~311\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~311_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][28]~q\,
	datab => \REGFILE|ALT_INV_registers[31][28]~q\,
	datac => \REGFILE|ALT_INV_registers[23][28]~q\,
	datad => \REGFILE|ALT_INV_registers[27][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[28]~311_combout\);

-- Location: LABCELL_X36_Y11_N33
\inputALU[28]~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~309_combout\ = ( \REGFILE|registers[17][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[21][28]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[29][28]~q\)) ) ) ) # ( !\REGFILE|registers[17][28]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & ((\REGFILE|registers[21][28]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[29][28]~q\)) ) ) ) # ( \REGFILE|registers[17][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[25][28]~q\) ) ) ) # ( !\REGFILE|registers[17][28]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( (\REGFILE|registers[25][28]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][28]~q\,
	datab => \REGFILE|ALT_INV_registers[29][28]~q\,
	datac => \REGFILE|ALT_INV_registers[21][28]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[17][28]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	combout => \inputALU[28]~309_combout\);

-- Location: LABCELL_X40_Y11_N9
\inputALU[28]~308\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~308_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][28]~q\,
	datab => \REGFILE|ALT_INV_registers[24][28]~q\,
	datac => \REGFILE|ALT_INV_registers[20][28]~q\,
	datad => \REGFILE|ALT_INV_registers[28][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[28]~308_combout\);

-- Location: LABCELL_X45_Y11_N54
\inputALU[28]~310\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~310_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][28]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][28]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][28]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][28]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][28]~q\,
	datab => \REGFILE|ALT_INV_registers[18][28]~q\,
	datac => \REGFILE|ALT_INV_registers[22][28]~q\,
	datad => \REGFILE|ALT_INV_registers[30][28]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[28]~310_combout\);

-- Location: LABCELL_X31_Y13_N48
\inputALU[28]~312\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~312_combout\ = ( \inputALU[28]~308_combout\ & ( \inputALU[28]~310_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[28]~309_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[28]~311_combout\))) ) ) ) # ( !\inputALU[28]~308_combout\ & ( \inputALU[28]~310_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[28]~309_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[28]~311_combout\)))) ) ) ) # 
-- ( \inputALU[28]~308_combout\ & ( !\inputALU[28]~310_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[28]~309_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[28]~311_combout\))) ) ) ) # ( !\inputALU[28]~308_combout\ & ( !\inputALU[28]~310_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[28]~309_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[28]~311_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[28]~311_combout\,
	datad => \ALT_INV_inputALU[28]~309_combout\,
	datae => \ALT_INV_inputALU[28]~308_combout\,
	dataf => \ALT_INV_inputALU[28]~310_combout\,
	combout => \inputALU[28]~312_combout\);

-- Location: LABCELL_X31_Y13_N6
\inputALU[28]~318\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[28]~318_combout\ = ( \inputALU[28]~317_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[28]~312_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[28]~317_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[28]~312_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[28]~312_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	dataf => \ALT_INV_inputALU[28]~317_combout\,
	combout => \inputALU[28]~318_combout\);

-- Location: LABCELL_X31_Y13_N36
\ALU|ShiftRight0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~12_combout\ = ( \inputALU[26]~296_combout\ & ( \inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[27]~307_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[28]~318_combout\))) ) ) ) # ( !\inputALU[26]~296_combout\ & ( \inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[27]~307_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[28]~318_combout\)))) ) ) ) # ( \inputALU[26]~296_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[27]~307_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[28]~318_combout\)))) ) ) ) # ( !\inputALU[26]~296_combout\ & ( !\inputALU[25]~285_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[27]~307_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[28]~318_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[27]~307_combout\,
	datae => \ALT_INV_inputALU[26]~296_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|ShiftRight0~12_combout\);

-- Location: MLABCELL_X34_Y16_N30
\ALU|ShiftRight0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~15_combout\ = ( \ALU|ShiftRight0~12_combout\ & ( \ALU|ShiftRight0~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\ALU|ShiftRight0~14_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( \ALU|ShiftRight0~11_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~10_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\ALU|ShiftRight0~14_combout\)))) ) ) ) # ( \ALU|ShiftRight0~12_combout\ & ( !\ALU|ShiftRight0~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\ALU|ShiftRight0~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\ALU|ShiftRight0~14_combout\)))) ) ) ) 
-- # ( !\ALU|ShiftRight0~12_combout\ & ( !\ALU|ShiftRight0~11_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~10_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\ALU|ShiftRight0~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100100001000001110110010101001011101010011000111111101101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~14_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~12_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~11_combout\,
	combout => \ALU|ShiftRight0~15_combout\);

-- Location: MLABCELL_X34_Y17_N54
\ALU|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~0_combout\ = ( \ALU|ShiftLeft0~10_combout\ & ( \ALU|ShiftLeft0~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~24_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~17_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|ShiftLeft0~10_combout\ & ( \ALU|ShiftLeft0~33_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~24_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\)))) ) ) ) # ( \ALU|ShiftLeft0~10_combout\ & ( !\ALU|ShiftLeft0~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~24_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~17_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~10_combout\ & ( !\ALU|ShiftLeft0~33_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~24_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~24_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~17_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~33_combout\,
	combout => \ALU|Mux14~0_combout\);

-- Location: LABCELL_X31_Y14_N36
\ALU|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~1_combout\ = ( \ALU|ShiftLeft1~25_combout\ & ( \ALU|ShiftLeft1~12_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~7_combout\)))) ) ) ) 
-- # ( !\ALU|ShiftLeft1~25_combout\ & ( \ALU|ShiftLeft1~12_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\ & (\REGFILE|Mux29~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\) # 
-- (\ALU|ShiftLeft1~7_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~25_combout\ & ( !\ALU|ShiftLeft1~12_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~17_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (((\REGFILE|Mux29~10_combout\ & \ALU|ShiftLeft1~7_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~25_combout\ & ( !\ALU|ShiftLeft1~12_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~17_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~7_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~25_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~12_combout\,
	combout => \ALU|Mux14~1_combout\);

-- Location: LABCELL_X30_Y18_N0
\ALU|ShiftRight1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~10_combout\ = ( \inputALU[18]~208_combout\ & ( \inputALU[17]~197_combout\ & ( (!\REGFILE|Mux30~10_combout\) # ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))) # (\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\))) ) 
-- ) ) # ( !\inputALU[18]~208_combout\ & ( \inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # ((\inputALU[19]~219_combout\)))) # (\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\ & 
-- (\inputALU[20]~230_combout\))) ) ) ) # ( \inputALU[18]~208_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\ & ((\inputALU[19]~219_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\) # ((\inputALU[20]~230_combout\)))) ) ) ) # ( !\inputALU[18]~208_combout\ & ( !\inputALU[17]~197_combout\ & ( (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))) # 
-- (\REGFILE|Mux31~10_combout\ & (\inputALU[20]~230_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[20]~230_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[18]~208_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftRight1~10_combout\);

-- Location: LABCELL_X30_Y18_N42
\ALU|ShiftRight1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~11_combout\ = ( \inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\) # ((!\REGFILE|Mux30~10_combout\ & (\inputALU[22]~252_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[24]~274_combout\)))) ) 
-- ) ) # ( !\inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\)) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[22]~252_combout\)) # 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[24]~274_combout\))))) ) ) ) # ( \inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\)) # (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[22]~252_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[24]~274_combout\))))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[22]~252_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[24]~274_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[22]~252_combout\,
	datad => \ALT_INV_inputALU[24]~274_combout\,
	datae => \ALT_INV_inputALU[23]~263_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight1~11_combout\);

-- Location: LABCELL_X30_Y18_N54
\ALU|ShiftRight1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~14_combout\ = ( \ALU|ShiftRight1~13_combout\ & ( \ALU|ShiftRight1~12_combout\ & ( ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~11_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\) ) ) ) # ( !\ALU|ShiftRight1~13_combout\ & ( \ALU|ShiftRight1~12_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~10_combout\)) # (\REGFILE|Mux29~10_combout\ & 
-- ((\ALU|ShiftRight1~11_combout\))))) # (\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\)) ) ) ) # ( \ALU|ShiftRight1~13_combout\ & ( !\ALU|ShiftRight1~12_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & 
-- (\ALU|ShiftRight1~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~11_combout\))))) # (\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\)) ) ) ) # ( !\ALU|ShiftRight1~13_combout\ & ( !\ALU|ShiftRight1~12_combout\ & ( 
-- (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~11_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~13_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~12_combout\,
	combout => \ALU|ShiftRight1~14_combout\);

-- Location: LABCELL_X31_Y14_N12
\ALU|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~2_combout\ = ( \ALU|Mux14~1_combout\ & ( \ALU|ShiftRight1~14_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\ALU|Mux15~2_combout\ & ((!\ALU|ShiftLeft1~3_combout\) # (!\ALU|Mux15~3_combout\)))) ) ) ) # ( !\ALU|Mux14~1_combout\ & ( 
-- \ALU|ShiftRight1~14_combout\ & ( (!\CONTROL|ALUControl\(0) & ((!\ALU|ShiftLeft1~3_combout\) # (!\ALU|Mux15~3_combout\))) ) ) ) # ( \ALU|Mux14~1_combout\ & ( !\ALU|ShiftRight1~14_combout\ & ( (!\ALU|Mux15~2_combout\ & ((!\ALU|ShiftLeft1~3_combout\) # 
-- (!\ALU|Mux15~3_combout\))) ) ) ) # ( !\ALU|Mux14~1_combout\ & ( !\ALU|ShiftRight1~14_combout\ & ( (!\ALU|ShiftLeft1~3_combout\) # (!\ALU|Mux15~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010111100001010000011001100100010001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_Mux15~2_combout\,
	datad => \ALU|ALT_INV_Mux15~3_combout\,
	datae => \ALU|ALT_INV_Mux14~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~14_combout\,
	combout => \ALU|Mux14~2_combout\);

-- Location: MLABCELL_X34_Y14_N54
\ALU|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~3_combout\ = ( \ALU|Mux14~0_combout\ & ( \ALU|Mux14~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (((\ALU|ShiftRight0~15_combout\ & \ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & (((!\ALU|Mux28~20_combout\)) # (\ALU|ShiftLeft0~3_combout\))) ) 
-- ) ) # ( !\ALU|Mux14~0_combout\ & ( \ALU|Mux14~2_combout\ & ( (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~15_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|ShiftLeft0~3_combout\)))) ) ) ) # ( \ALU|Mux14~0_combout\ & ( 
-- !\ALU|Mux14~2_combout\ & ( (!\ALU|Mux28~20_combout\) # ((!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~15_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|ShiftLeft0~3_combout\))) ) ) ) # ( !\ALU|Mux14~0_combout\ & ( !\ALU|Mux14~2_combout\ & ( 
-- (!\ALU|Mux18~8_combout\ & (((!\ALU|Mux28~20_combout\) # (\ALU|ShiftRight0~15_combout\)))) # (\ALU|Mux18~8_combout\ & (\ALU|ShiftLeft0~3_combout\ & ((\ALU|Mux28~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000011101111111110001110100000000000111010011001100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~3_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~15_combout\,
	datad => \ALU|ALT_INV_Mux28~20_combout\,
	datae => \ALU|ALT_INV_Mux14~0_combout\,
	dataf => \ALU|ALT_INV_Mux14~2_combout\,
	combout => \ALU|Mux14~3_combout\);

-- Location: LABCELL_X46_Y14_N0
\ALU|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux14~7_combout\ = ( \ALU|Mux14~3_combout\ & ( \ALU|Mux14~6_combout\ ) ) # ( !\ALU|Mux14~3_combout\ & ( \ALU|Mux14~6_combout\ ) ) # ( \ALU|Mux14~3_combout\ & ( !\ALU|Mux14~6_combout\ & ( (\ALU|Mux14~5_combout\) # (\ALU|Mux15~6_combout\) ) ) ) # ( 
-- !\ALU|Mux14~3_combout\ & ( !\ALU|Mux14~6_combout\ & ( \ALU|Mux14~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Mux14~5_combout\,
	datae => \ALU|ALT_INV_Mux14~3_combout\,
	dataf => \ALU|ALT_INV_Mux14~6_combout\,
	combout => \ALU|Mux14~7_combout\);

-- Location: FF_X42_Y14_N26
\REGFILE|registers[9][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][17]~feeder_combout\,
	asdata => \ALU|Mux14~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][17]~q\);

-- Location: LABCELL_X42_Y14_N39
\REGFILE|Mux14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][17]~q\,
	datab => \REGFILE|ALT_INV_registers[10][17]~q\,
	datac => \REGFILE|ALT_INV_registers[8][17]~q\,
	datad => \REGFILE|ALT_INV_registers[11][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux14~5_combout\);

-- Location: LABCELL_X45_Y14_N51
\REGFILE|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][17]~q\,
	datab => \REGFILE|ALT_INV_registers[21][17]~q\,
	datac => \REGFILE|ALT_INV_registers[17][17]~q\,
	datad => \REGFILE|ALT_INV_registers[25][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~1_combout\);

-- Location: LABCELL_X45_Y14_N3
\REGFILE|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][17]~q\,
	datab => \REGFILE|ALT_INV_registers[28][17]~q\,
	datac => \REGFILE|ALT_INV_registers[16][17]~q\,
	datad => \REGFILE|ALT_INV_registers[20][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~0_combout\);

-- Location: LABCELL_X45_Y14_N45
\REGFILE|Mux14~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][17]~q\,
	datab => \REGFILE|ALT_INV_registers[22][17]~q\,
	datac => \REGFILE|ALT_INV_registers[30][17]~q\,
	datad => \REGFILE|ALT_INV_registers[18][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~2_combout\);

-- Location: LABCELL_X45_Y14_N57
\REGFILE|Mux14~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][17]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][17]~q\,
	datab => \REGFILE|ALT_INV_registers[23][17]~q\,
	datac => \REGFILE|ALT_INV_registers[19][17]~q\,
	datad => \REGFILE|ALT_INV_registers[31][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux14~3_combout\);

-- Location: LABCELL_X45_Y14_N36
\REGFILE|Mux14~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~4_combout\ = ( \REGFILE|Mux14~2_combout\ & ( \REGFILE|Mux14~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux14~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux14~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux14~2_combout\ & ( \REGFILE|Mux14~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux14~0_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux14~1_combout\))) ) ) ) # ( \REGFILE|Mux14~2_combout\ & ( 
-- !\REGFILE|Mux14~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|Mux14~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux14~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|Mux14~2_combout\ & ( !\REGFILE|Mux14~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux14~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux14~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux14~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux14~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux14~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~3_combout\,
	combout => \REGFILE|Mux14~4_combout\);

-- Location: LABCELL_X45_Y16_N9
\REGFILE|Mux14~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~6_combout\ = ( \REGFILE|registers[15][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[14][17]~q\) ) ) ) # ( 
-- !\REGFILE|registers[15][17]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[14][17]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[15][17]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[12][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[13][17]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[15][17]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[12][17]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[13][17]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][17]~q\,
	datab => \REGFILE|ALT_INV_registers[13][17]~q\,
	datac => \REGFILE|ALT_INV_registers[14][17]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[15][17]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux14~6_combout\);

-- Location: LABCELL_X45_Y14_N21
\REGFILE|Mux14~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][17]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][17]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][17]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][17]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][17]~q\,
	datab => \REGFILE|ALT_INV_registers[5][17]~q\,
	datac => \REGFILE|ALT_INV_registers[6][17]~q\,
	datad => \REGFILE|ALT_INV_registers[7][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux14~7_combout\);

-- Location: LABCELL_X42_Y14_N48
\REGFILE|Mux14~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][17]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][17]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][17]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # 
-- (\REGFILE|registers[0][17]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[2][17]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][17]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][17]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[2][17]~q\ & ( (\REGFILE|registers[0][17]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][17]~q\,
	datab => \REGFILE|ALT_INV_registers[3][17]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[1][17]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[2][17]~q\,
	combout => \REGFILE|Mux14~8_combout\);

-- Location: LABCELL_X45_Y14_N9
\REGFILE|Mux14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~9_combout\ = ( \REGFILE|Mux14~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux14~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux14~6_combout\)))) ) ) # ( !\REGFILE|Mux14~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux14~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux14~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux14~6_combout\,
	datad => \REGFILE|ALT_INV_Mux14~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~8_combout\,
	combout => \REGFILE|Mux14~9_combout\);

-- Location: LABCELL_X45_Y14_N15
\REGFILE|Mux14~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux14~10_combout\ = ( \REGFILE|Mux14~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\) # ((\REGFILE|Mux14~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux14~4_combout\)))) ) ) # ( !\REGFILE|Mux14~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux14~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux14~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111000100000001111110110000101111111011000010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~0_combout\,
	datab => \REGFILE|ALT_INV_Mux14~5_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux14~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~9_combout\,
	combout => \REGFILE|Mux14~10_combout\);

-- Location: LABCELL_X36_Y13_N48
\ALU|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~6_combout\ = ( \inputALU[19]~219_combout\ & ( \ALU|Add0~77_sumout\ & ( (!\CONTROL|ALUControl\(3) & (((\REGFILE|Mux12~10_combout\ & \ALU|Mux9~1_combout\)) # (\ALU|Mux9~2_combout\))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( \ALU|Add0~77_sumout\ 
-- & ( (\ALU|Mux9~2_combout\ & (!\CONTROL|ALUControl\(3) & ((\ALU|Mux9~1_combout\) # (\REGFILE|Mux12~10_combout\)))) ) ) ) # ( \inputALU[19]~219_combout\ & ( !\ALU|Add0~77_sumout\ & ( (!\CONTROL|ALUControl\(3) & ((!\ALU|Mux9~2_combout\ & 
-- (\REGFILE|Mux12~10_combout\ & \ALU|Mux9~1_combout\)) # (\ALU|Mux9~2_combout\ & ((!\ALU|Mux9~1_combout\))))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( !\ALU|Add0~77_sumout\ & ( (\ALU|Mux9~2_combout\ & (!\CONTROL|ALUControl\(3) & (\REGFILE|Mux12~10_combout\ 
-- & !\ALU|Mux9~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000010001000000100000000100010001000100010001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~2_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \REGFILE|ALT_INV_Mux12~10_combout\,
	datad => \ALU|ALT_INV_Mux9~1_combout\,
	datae => \ALT_INV_inputALU[19]~219_combout\,
	dataf => \ALU|ALT_INV_Add0~77_sumout\,
	combout => \ALU|Mux12~6_combout\);

-- Location: LABCELL_X35_Y16_N12
\ALU|ShiftLeft0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~15_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[4]~54_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[6]~76_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[5]~65_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[7]~87_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[5]~65_combout\,
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \ALT_INV_inputALU[7]~87_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~15_combout\);

-- Location: LABCELL_X30_Y19_N18
\ALU|ShiftLeft0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~28_combout\ = ( \inputALU[15]~175_combout\ & ( \inputALU[12]~142_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[14]~164_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[13]~153_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( \inputALU[12]~142_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~164_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[13]~153_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( \inputALU[15]~175_combout\ & ( !\inputALU[12]~142_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # 
-- ((\inputALU[14]~164_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~153_combout\)))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( !\inputALU[12]~142_combout\ 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[14]~164_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[13]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[14]~164_combout\,
	datad => \ALT_INV_inputALU[13]~153_combout\,
	datae => \ALT_INV_inputALU[15]~175_combout\,
	dataf => \ALT_INV_inputALU[12]~142_combout\,
	combout => \ALU|ShiftLeft0~28_combout\);

-- Location: LABCELL_X33_Y17_N30
\ALU|ShiftLeft0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~21_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[8]~98_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[10]~120_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[9]~109_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[11]~131_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[11]~131_combout\,
	datab => \ALT_INV_inputALU[8]~98_combout\,
	datac => \ALT_INV_inputALU[9]~109_combout\,
	datad => \ALT_INV_inputALU[10]~120_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~21_combout\);

-- Location: MLABCELL_X28_Y17_N24
\ALU|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~0_combout\ = ( \ALU|ShiftLeft0~28_combout\ & ( \ALU|ShiftLeft0~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~35_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~15_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~28_combout\ & ( \ALU|ShiftLeft0~21_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~35_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~15_combout\)))) ) ) ) # ( \ALU|ShiftLeft0~28_combout\ & ( !\ALU|ShiftLeft0~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\ALU|ShiftLeft0~35_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~15_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~28_combout\ & ( !\ALU|ShiftLeft0~21_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~35_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~15_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~35_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~28_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~21_combout\,
	combout => \ALU|Mux12~0_combout\);

-- Location: MLABCELL_X28_Y18_N6
\ALU|ShiftLeft1~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~27_combout\ = ( \inputALU[19]~219_combout\ & ( \inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\) # ((\inputALU[18]~208_combout\)))) # (\REGFILE|Mux30~10_combout\ & (((\inputALU[17]~197_combout\)) 
-- # (\REGFILE|Mux31~10_combout\))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( \inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (\REGFILE|Mux31~10_combout\ & ((\inputALU[18]~208_combout\)))) # (\REGFILE|Mux30~10_combout\ & 
-- (((\inputALU[17]~197_combout\)) # (\REGFILE|Mux31~10_combout\))) ) ) ) # ( \inputALU[19]~219_combout\ & ( !\inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\) # ((\inputALU[18]~208_combout\)))) # 
-- (\REGFILE|Mux30~10_combout\ & (!\REGFILE|Mux31~10_combout\ & (\inputALU[17]~197_combout\))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( !\inputALU[16]~186_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (\REGFILE|Mux31~10_combout\ & 
-- ((\inputALU[18]~208_combout\)))) # (\REGFILE|Mux30~10_combout\ & (!\REGFILE|Mux31~10_combout\ & (\inputALU[17]~197_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \REGFILE|ALT_INV_Mux31~10_combout\,
	datac => \ALT_INV_inputALU[17]~197_combout\,
	datad => \ALT_INV_inputALU[18]~208_combout\,
	datae => \ALT_INV_inputALU[19]~219_combout\,
	dataf => \ALT_INV_inputALU[16]~186_combout\,
	combout => \ALU|ShiftLeft1~27_combout\);

-- Location: MLABCELL_X28_Y19_N15
\ALU|ShiftLeft1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~21_combout\ = ( \inputALU[14]~164_combout\ & ( \inputALU[15]~175_combout\ & ( (!\REGFILE|Mux30~10_combout\) # ((!\REGFILE|Mux31~10_combout\ & (\inputALU[13]~153_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[12]~142_combout\)))) ) 
-- ) ) # ( !\inputALU[14]~164_combout\ & ( \inputALU[15]~175_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((!\REGFILE|Mux31~10_combout\)))) # (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & (\inputALU[13]~153_combout\)) # 
-- (\REGFILE|Mux31~10_combout\ & ((\inputALU[12]~142_combout\))))) ) ) ) # ( \inputALU[14]~164_combout\ & ( !\inputALU[15]~175_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (((\REGFILE|Mux31~10_combout\)))) # (\REGFILE|Mux30~10_combout\ & 
-- ((!\REGFILE|Mux31~10_combout\ & (\inputALU[13]~153_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[12]~142_combout\))))) ) ) ) # ( !\inputALU[14]~164_combout\ & ( !\inputALU[15]~175_combout\ & ( (\REGFILE|Mux30~10_combout\ & 
-- ((!\REGFILE|Mux31~10_combout\ & (\inputALU[13]~153_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[12]~142_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \ALT_INV_inputALU[13]~153_combout\,
	datac => \ALT_INV_inputALU[12]~142_combout\,
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	datae => \ALT_INV_inputALU[14]~164_combout\,
	dataf => \ALT_INV_inputALU[15]~175_combout\,
	combout => \ALU|ShiftLeft1~21_combout\);

-- Location: LABCELL_X33_Y17_N33
\ALU|ShiftLeft1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~14_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[8]~98_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[10]~120_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ 
-- & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[9]~109_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[11]~131_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[11]~131_combout\,
	datab => \ALT_INV_inputALU[8]~98_combout\,
	datac => \ALT_INV_inputALU[10]~120_combout\,
	datad => \ALT_INV_inputALU[9]~109_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~14_combout\);

-- Location: LABCELL_X35_Y16_N15
\ALU|ShiftLeft1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~9_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[4]~54_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[6]~76_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ & 
-- ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[5]~65_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[7]~87_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[5]~65_combout\,
	datac => \ALT_INV_inputALU[7]~87_combout\,
	datad => \ALT_INV_inputALU[6]~76_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~9_combout\);

-- Location: MLABCELL_X28_Y17_N54
\ALU|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~1_combout\ = ( \ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~9_combout\ & ( ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~27_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~21_combout\)))) # (\REGFILE|Mux28~10_combout\) ) ) ) 
-- # ( !\ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~27_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~21_combout\))))) # 
-- (\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\)) ) ) ) # ( \ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~27_combout\)) # 
-- (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~21_combout\))))) # (\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\)) ) ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~27_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~21_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~27_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~21_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~14_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~9_combout\,
	combout => \ALU|Mux12~1_combout\);

-- Location: MLABCELL_X28_Y17_N12
\ALU|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~2_combout\ = ( \ALU|Mux12~1_combout\ & ( \ALU|ShiftRight1~29_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\ALU|Mux15~2_combout\ & ((!\ALU|Mux15~3_combout\) # (!\ALU|ShiftLeft1~5_combout\)))) ) ) ) # ( !\ALU|Mux12~1_combout\ & ( 
-- \ALU|ShiftRight1~29_combout\ & ( (!\CONTROL|ALUControl\(0) & ((!\ALU|Mux15~3_combout\) # (!\ALU|ShiftLeft1~5_combout\))) ) ) ) # ( \ALU|Mux12~1_combout\ & ( !\ALU|ShiftRight1~29_combout\ & ( (!\ALU|Mux15~2_combout\ & ((!\ALU|Mux15~3_combout\) # 
-- (!\ALU|ShiftLeft1~5_combout\))) ) ) ) # ( !\ALU|Mux12~1_combout\ & ( !\ALU|ShiftRight1~29_combout\ & ( (!\ALU|Mux15~3_combout\) # (!\ALU|ShiftLeft1~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111100001100000010101010100010001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \ALU|ALT_INV_Mux15~3_combout\,
	datac => \ALU|ALT_INV_Mux15~2_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	datae => \ALU|ALT_INV_Mux12~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~29_combout\,
	combout => \ALU|Mux12~2_combout\);

-- Location: MLABCELL_X28_Y17_N6
\ALU|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~3_combout\ = ( \ALU|ShiftRight0~30_combout\ & ( \ALU|Mux12~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (((\ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & (\ALU|Mux12~0_combout\)) # (\ALU|Mux28~20_combout\ & 
-- ((\ALU|ShiftLeft0~6_combout\))))) ) ) ) # ( !\ALU|ShiftRight0~30_combout\ & ( \ALU|Mux12~2_combout\ & ( (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & (\ALU|Mux12~0_combout\)) # (\ALU|Mux28~20_combout\ & ((\ALU|ShiftLeft0~6_combout\))))) ) ) ) # ( 
-- \ALU|ShiftRight0~30_combout\ & ( !\ALU|Mux12~2_combout\ & ( (!\ALU|Mux18~8_combout\) # ((!\ALU|Mux28~20_combout\ & (\ALU|Mux12~0_combout\)) # (\ALU|Mux28~20_combout\ & ((\ALU|ShiftLeft0~6_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~30_combout\ & ( 
-- !\ALU|Mux12~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (((!\ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & (\ALU|Mux12~0_combout\)) # (\ALU|Mux28~20_combout\ & ((\ALU|ShiftLeft0~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000011110111011100111100010001000000110001000111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux12~0_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~6_combout\,
	datad => \ALU|ALT_INV_Mux28~20_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~30_combout\,
	dataf => \ALU|ALT_INV_Mux12~2_combout\,
	combout => \ALU|Mux12~3_combout\);

-- Location: MLABCELL_X34_Y13_N9
\ALU|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux12~7_combout\ = ( \ALU|Mux12~6_combout\ & ( \ALU|Mux12~3_combout\ ) ) # ( !\ALU|Mux12~6_combout\ & ( \ALU|Mux12~3_combout\ & ( (\ALU|Mux15~6_combout\) # (\ALU|Mux12~5_combout\) ) ) ) # ( \ALU|Mux12~6_combout\ & ( !\ALU|Mux12~3_combout\ ) ) # ( 
-- !\ALU|Mux12~6_combout\ & ( !\ALU|Mux12~3_combout\ & ( \ALU|Mux12~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux12~5_combout\,
	datad => \ALU|ALT_INV_Mux15~6_combout\,
	datae => \ALU|ALT_INV_Mux12~6_combout\,
	dataf => \ALU|ALT_INV_Mux12~3_combout\,
	combout => \ALU|Mux12~7_combout\);

-- Location: FF_X33_Y21_N59
\REGFILE|registers[27][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][19]~q\);

-- Location: LABCELL_X33_Y22_N45
\REGFILE|registers[31][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[31][19]~feeder_combout\);

-- Location: FF_X33_Y22_N47
\REGFILE|registers[31][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][19]~q\);

-- Location: LABCELL_X33_Y22_N21
\REGFILE|registers[23][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[23][19]~feeder_combout\);

-- Location: FF_X33_Y22_N23
\REGFILE|registers[23][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][19]~q\);

-- Location: LABCELL_X37_Y21_N12
\REGFILE|Mux12~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~3_combout\ = ( \REGFILE|registers[23][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][19]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][19]~q\))) ) ) ) # ( !\REGFILE|registers[23][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][19]~q\))) ) ) ) # ( \REGFILE|registers[23][19]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[19][19]~q\) ) ) ) # ( !\REGFILE|registers[23][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & ( (\REGFILE|registers[19][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][19]~q\,
	datab => \REGFILE|ALT_INV_registers[19][19]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[31][19]~q\,
	datae => \REGFILE|ALT_INV_registers[23][19]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux12~3_combout\);

-- Location: LABCELL_X37_Y21_N48
\REGFILE|registers[21][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[21][19]~feeder_combout\);

-- Location: FF_X37_Y21_N50
\REGFILE|registers[21][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][19]~q\);

-- Location: LABCELL_X37_Y21_N42
\REGFILE|registers[17][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[17][19]~feeder_combout\);

-- Location: FF_X37_Y21_N44
\REGFILE|registers[17][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][19]~q\);

-- Location: LABCELL_X31_Y21_N39
\REGFILE|registers[25][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[25][19]~feeder_combout\);

-- Location: FF_X31_Y21_N41
\REGFILE|registers[25][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][19]~q\);

-- Location: LABCELL_X50_Y21_N27
\REGFILE|registers[29][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[29][19]~feeder_combout\);

-- Location: FF_X50_Y21_N29
\REGFILE|registers[29][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][19]~q\);

-- Location: LABCELL_X37_Y21_N3
\REGFILE|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][19]~q\,
	datab => \REGFILE|ALT_INV_registers[17][19]~q\,
	datac => \REGFILE|ALT_INV_registers[25][19]~q\,
	datad => \REGFILE|ALT_INV_registers[29][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux12~1_combout\);

-- Location: LABCELL_X31_Y21_N45
\REGFILE|registers[30][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[30][19]~feeder_combout\);

-- Location: FF_X31_Y21_N47
\REGFILE|registers[30][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][19]~q\);

-- Location: MLABCELL_X34_Y22_N45
\REGFILE|registers[18][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[18][19]~feeder_combout\);

-- Location: FF_X34_Y22_N47
\REGFILE|registers[18][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][19]~q\);

-- Location: LABCELL_X30_Y21_N12
\REGFILE|registers[22][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[22][19]~feeder_combout\);

-- Location: FF_X30_Y21_N14
\REGFILE|registers[22][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][19]~q\);

-- Location: LABCELL_X37_Y11_N18
\REGFILE|registers[26][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[26][19]~feeder_combout\);

-- Location: FF_X37_Y11_N20
\REGFILE|registers[26][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][19]~q\);

-- Location: LABCELL_X37_Y21_N54
\REGFILE|Mux12~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][19]~q\,
	datab => \REGFILE|ALT_INV_registers[18][19]~q\,
	datac => \REGFILE|ALT_INV_registers[22][19]~q\,
	datad => \REGFILE|ALT_INV_registers[26][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux12~2_combout\);

-- Location: LABCELL_X37_Y21_N24
\REGFILE|registers[16][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[16][19]~feeder_combout\);

-- Location: FF_X37_Y21_N26
\REGFILE|registers[16][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][19]~q\);

-- Location: LABCELL_X30_Y21_N57
\REGFILE|registers[24][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[24][19]~feeder_combout\);

-- Location: FF_X30_Y21_N59
\REGFILE|registers[24][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][19]~q\);

-- Location: MLABCELL_X39_Y12_N48
\REGFILE|registers[20][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[20][19]~feeder_combout\);

-- Location: FF_X39_Y12_N50
\REGFILE|registers[20][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][19]~q\);

-- Location: MLABCELL_X34_Y22_N27
\REGFILE|registers[28][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[28][19]~feeder_combout\);

-- Location: FF_X34_Y22_N29
\REGFILE|registers[28][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][19]~q\);

-- Location: LABCELL_X37_Y21_N18
\REGFILE|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][19]~q\,
	datab => \REGFILE|ALT_INV_registers[24][19]~q\,
	datac => \REGFILE|ALT_INV_registers[20][19]~q\,
	datad => \REGFILE|ALT_INV_registers[28][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux12~0_combout\);

-- Location: LABCELL_X37_Y21_N6
\REGFILE|Mux12~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~4_combout\ = ( \REGFILE|Mux12~2_combout\ & ( \REGFILE|Mux12~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux12~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux12~3_combout\))) ) ) ) # ( !\REGFILE|Mux12~2_combout\ & ( \REGFILE|Mux12~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux12~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux12~3_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- \REGFILE|Mux12~2_combout\ & ( !\REGFILE|Mux12~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux12~1_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux12~3_combout\))) ) ) ) # ( !\REGFILE|Mux12~2_combout\ & ( !\REGFILE|Mux12~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux12~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux12~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux12~3_combout\,
	datac => \REGFILE|ALT_INV_Mux12~1_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux12~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~0_combout\,
	combout => \REGFILE|Mux12~4_combout\);

-- Location: LABCELL_X37_Y21_N39
\REGFILE|Mux12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~5_combout\ = ( \REGFILE|registers[11][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[10][19]~q\) ) ) ) # ( 
-- !\REGFILE|registers[11][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[10][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[11][19]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[9][19]~q\))) ) ) ) # 
-- ( !\REGFILE|registers[11][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|registers[9][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][19]~q\,
	datab => \REGFILE|ALT_INV_registers[10][19]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[9][19]~q\,
	datae => \REGFILE|ALT_INV_registers[11][19]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux12~5_combout\);

-- Location: LABCELL_X37_Y21_N30
\REGFILE|Mux12~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~7_combout\ = ( \REGFILE|registers[7][19]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[6][19]~q\) ) ) ) # ( !\REGFILE|registers[7][19]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[6][19]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[7][19]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[5][19]~q\)) ) ) ) # ( !\REGFILE|registers[7][19]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][19]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[5][19]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][19]~q\,
	datab => \REGFILE|ALT_INV_registers[4][19]~q\,
	datac => \REGFILE|ALT_INV_registers[6][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[7][19]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux12~7_combout\);

-- Location: LABCELL_X40_Y22_N33
\REGFILE|Mux12~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][19]~q\,
	datab => \REGFILE|ALT_INV_registers[13][19]~q\,
	datac => \REGFILE|ALT_INV_registers[14][19]~q\,
	datad => \REGFILE|ALT_INV_registers[15][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux12~6_combout\);

-- Location: MLABCELL_X39_Y16_N42
\REGFILE|Mux12~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[3][19]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[0][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[2][19]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[1][19]~q\ & ( (\REGFILE|registers[3][19]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[1][19]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[0][19]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[2][19]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][19]~q\,
	datab => \REGFILE|ALT_INV_registers[3][19]~q\,
	datac => \REGFILE|ALT_INV_registers[2][19]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[1][19]~q\,
	combout => \REGFILE|Mux12~8_combout\);

-- Location: LABCELL_X37_Y21_N51
\REGFILE|Mux12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~9_combout\ = ( \REGFILE|Mux12~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux12~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux12~6_combout\)))) ) ) # ( !\REGFILE|Mux12~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux12~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux12~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux12~7_combout\,
	datad => \REGFILE|ALT_INV_Mux12~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux12~8_combout\,
	combout => \REGFILE|Mux12~9_combout\);

-- Location: LABCELL_X37_Y21_N27
\REGFILE|Mux12~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux12~10_combout\ = ( \REGFILE|Mux12~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\) # ((\REGFILE|Mux12~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux12~4_combout\)))) ) ) # ( !\REGFILE|Mux12~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux12~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux12~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001110101111001100111010111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~0_combout\,
	datab => \REGFILE|ALT_INV_Mux12~4_combout\,
	datac => \REGFILE|ALT_INV_Mux12~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux12~9_combout\,
	combout => \REGFILE|Mux12~10_combout\);

-- Location: LABCELL_X33_Y15_N0
\NEXT_PC[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[19]~19_combout\ = ( \Add1~69_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\Add1~69_sumout\ & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( \Add1~69_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~69_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux12~10_combout\)) ) ) ) # ( !\Add1~69_sumout\ & ( 
-- !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~69_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux12~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux12~10_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \ALT_INV_Add0~69_sumout\,
	datae => \ALT_INV_Add1~69_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[19]~19_combout\);

-- Location: FF_X33_Y15_N2
\PC|PC[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[19]~19_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(19));

-- Location: MLABCELL_X34_Y21_N9
\REGFILE|registers[19][19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][19]~feeder_combout\ = ( \Add0~69_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~69_sumout\,
	combout => \REGFILE|registers[19][19]~feeder_combout\);

-- Location: FF_X34_Y21_N11
\REGFILE|registers[19][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][19]~feeder_combout\,
	asdata => \ALU|Mux12~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][19]~q\);

-- Location: LABCELL_X35_Y21_N54
\inputALU[19]~212\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~212_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][19]~q\,
	datab => \REGFILE|ALT_INV_registers[31][19]~q\,
	datac => \REGFILE|ALT_INV_registers[27][19]~q\,
	datad => \REGFILE|ALT_INV_registers[23][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[19]~212_combout\);

-- Location: LABCELL_X37_Y21_N21
\inputALU[19]~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~209_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][19]~q\,
	datab => \REGFILE|ALT_INV_registers[24][19]~q\,
	datac => \REGFILE|ALT_INV_registers[28][19]~q\,
	datad => \REGFILE|ALT_INV_registers[20][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[19]~209_combout\);

-- Location: LABCELL_X37_Y21_N0
\inputALU[19]~210\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~210_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][19]~q\,
	datab => \REGFILE|ALT_INV_registers[17][19]~q\,
	datac => \REGFILE|ALT_INV_registers[29][19]~q\,
	datad => \REGFILE|ALT_INV_registers[25][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[19]~210_combout\);

-- Location: LABCELL_X37_Y21_N57
\inputALU[19]~211\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~211_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][19]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][19]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][19]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][19]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][19]~q\,
	datab => \REGFILE|ALT_INV_registers[18][19]~q\,
	datac => \REGFILE|ALT_INV_registers[26][19]~q\,
	datad => \REGFILE|ALT_INV_registers[22][19]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[19]~211_combout\);

-- Location: LABCELL_X36_Y18_N36
\inputALU[19]~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~213_combout\ = ( \inputALU[19]~210_combout\ & ( \inputALU[19]~211_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[19]~209_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[19]~212_combout\))) ) ) ) # ( !\inputALU[19]~210_combout\ & ( \inputALU[19]~211_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \inputALU[19]~209_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[19]~212_combout\))) ) ) ) # ( \inputALU[19]~210_combout\ & ( !\inputALU[19]~211_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\inputALU[19]~209_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[19]~212_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( 
-- !\inputALU[19]~210_combout\ & ( !\inputALU[19]~211_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \inputALU[19]~209_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[19]~212_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110100001000010111010101101010001111100010101101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ALT_INV_inputALU[19]~212_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \ALT_INV_inputALU[19]~209_combout\,
	datae => \ALT_INV_inputALU[19]~210_combout\,
	dataf => \ALT_INV_inputALU[19]~211_combout\,
	combout => \inputALU[19]~213_combout\);

-- Location: LABCELL_X36_Y18_N24
\inputALU[19]~219\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[19]~219_combout\ = ( \inputALU[19]~218_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[19]~213_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inputALU[19]~218_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[19]~213_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \ALT_INV_inputALU[19]~213_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[19]~218_combout\,
	combout => \inputALU[19]~219_combout\);

-- Location: LABCELL_X33_Y18_N42
\ALU|ShiftLeft0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~35_combout\ = ( \inputALU[18]~208_combout\ & ( \inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~219_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[16]~186_combout\)))) ) ) ) # ( !\inputALU[18]~208_combout\ & ( \inputALU[17]~197_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[19]~219_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~186_combout\))) ) ) ) # ( \inputALU[18]~208_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[19]~219_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((\inputALU[16]~186_combout\)))) ) ) ) # ( 
-- !\inputALU[18]~208_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[19]~219_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[16]~186_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[16]~186_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[18]~208_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftLeft0~35_combout\);

-- Location: LABCELL_X29_Y17_N39
\ALU|ShiftLeft0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~45_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[24]~274_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[25]~285_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[26]~296_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[27]~307_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[26]~296_combout\,
	datab => \ALT_INV_inputALU[24]~274_combout\,
	datac => \ALT_INV_inputALU[27]~307_combout\,
	datad => \ALT_INV_inputALU[25]~285_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftLeft0~45_combout\);

-- Location: LABCELL_X30_Y19_N48
\ALU|ShiftLeft0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~39_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[20]~230_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[22]~252_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[21]~241_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[23]~263_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[20]~230_combout\,
	datab => \ALT_INV_inputALU[22]~252_combout\,
	datac => \ALT_INV_inputALU[21]~241_combout\,
	datad => \ALT_INV_inputALU[23]~263_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftLeft0~39_combout\);

-- Location: LABCELL_X29_Y17_N18
\ALU|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~0_combout\ = ( \ALU|ShiftLeft0~28_combout\ & ( \ALU|ShiftLeft0~39_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~45_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftLeft0~35_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ALU|ShiftLeft0~28_combout\ & ( \ALU|ShiftLeft0~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~45_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~35_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \ALU|ShiftLeft0~28_combout\ & ( !\ALU|ShiftLeft0~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) 
-- & ((\ALU|ShiftLeft0~45_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~35_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) 
-- # ( !\ALU|ShiftLeft0~28_combout\ & ( !\ALU|ShiftLeft0~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~45_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~35_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_ShiftLeft0~45_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~28_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~39_combout\,
	combout => \ALU|Mux4~0_combout\);

-- Location: LABCELL_X30_Y19_N9
\ALU|ShiftRight0~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~43_combout\ = ( \ALU|ShiftLeft0~2_combout\ & ( \ALU|ShiftRight0~29_combout\ ) ) # ( !\ALU|ShiftLeft0~2_combout\ & ( \ALU|ShiftRight0~29_combout\ & ( \inputALU[31]~351_combout\ ) ) ) # ( !\ALU|ShiftLeft0~2_combout\ & ( 
-- !\ALU|ShiftRight0~29_combout\ & ( \inputALU[31]~351_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~29_combout\,
	combout => \ALU|ShiftRight0~43_combout\);

-- Location: LABCELL_X29_Y17_N15
\ALU|ShiftRight1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~44_combout\ = ( \ALU|ShiftLeft1~1_combout\ & ( \ALU|ShiftRight1~28_combout\ ) ) # ( !\ALU|ShiftLeft1~1_combout\ & ( \inputALU[31]~351_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_ShiftRight1~28_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	combout => \ALU|ShiftRight1~44_combout\);

-- Location: LABCELL_X29_Y17_N36
\ALU|ShiftLeft1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~42_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[24]~274_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[25]~285_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[26]~296_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[27]~307_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[26]~296_combout\,
	datab => \ALT_INV_inputALU[24]~274_combout\,
	datac => \ALT_INV_inputALU[25]~285_combout\,
	datad => \ALT_INV_inputALU[27]~307_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftLeft1~42_combout\);

-- Location: LABCELL_X30_Y19_N51
\ALU|ShiftLeft1~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~35_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[20]~230_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[22]~252_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[21]~241_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[23]~263_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[20]~230_combout\,
	datab => \ALT_INV_inputALU[22]~252_combout\,
	datac => \ALT_INV_inputALU[23]~263_combout\,
	datad => \ALT_INV_inputALU[21]~241_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~35_combout\);

-- Location: LABCELL_X29_Y17_N0
\ALU|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~1_combout\ = ( \ALU|ShiftLeft1~42_combout\ & ( \ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~27_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~21_combout\))) ) ) ) 
-- # ( !\ALU|ShiftLeft1~42_combout\ & ( \ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~27_combout\))) # 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~21_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~42_combout\ & ( !\ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~27_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~21_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~42_combout\ & ( !\ALU|ShiftLeft1~35_combout\ & ( (\REGFILE|Mux28~10_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~27_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~21_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~27_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~42_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~35_combout\,
	combout => \ALU|Mux4~1_combout\);

-- Location: LABCELL_X29_Y17_N42
\ALU|ShiftLeft1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~41_combout\ = ( \ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & \ALU|ShiftLeft1~5_combout\)) ) ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( 
-- \ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~5_combout\ & \REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\))) ) ) ) # ( \ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~9_combout\ 
-- & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftLeft1~5_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~5_combout\ & 
-- \REGFILE|Mux28~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100110011000000110000110011000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~14_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~9_combout\,
	combout => \ALU|ShiftLeft1~41_combout\);

-- Location: LABCELL_X29_Y17_N54
\ALU|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~2_combout\ = ( \ALU|Mux4~1_combout\ & ( \ALU|ShiftLeft1~41_combout\ & ( (!\ALU|Mux9~4_combout\ & ((\ALU|ShiftRight1~44_combout\) # (\ALU|Mux9~3_combout\))) # (\ALU|Mux9~4_combout\ & (!\ALU|Mux9~3_combout\)) ) ) ) # ( !\ALU|Mux4~1_combout\ & ( 
-- \ALU|ShiftLeft1~41_combout\ & ( (!\ALU|Mux9~4_combout\ & ((\ALU|ShiftRight1~44_combout\) # (\ALU|Mux9~3_combout\))) ) ) ) # ( \ALU|Mux4~1_combout\ & ( !\ALU|ShiftLeft1~41_combout\ & ( (!\ALU|Mux9~3_combout\ & ((\ALU|ShiftRight1~44_combout\) # 
-- (\ALU|Mux9~4_combout\))) ) ) ) # ( !\ALU|Mux4~1_combout\ & ( !\ALU|ShiftLeft1~41_combout\ & ( (!\ALU|Mux9~4_combout\ & (!\ALU|Mux9~3_combout\ & \ALU|ShiftRight1~44_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000010100001111000000001010101010100101101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~4_combout\,
	datac => \ALU|ALT_INV_Mux9~3_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~44_combout\,
	datae => \ALU|ALT_INV_Mux4~1_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~41_combout\,
	combout => \ALU|Mux4~2_combout\);

-- Location: LABCELL_X29_Y17_N12
\ALU|ShiftLeft0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~46_combout\ = ( \ALU|ShiftLeft0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~21_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~15_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) # ( !\ALU|ShiftLeft0~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~21_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~15_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001001100011011100100110001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~21_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ALU|ShiftLeft0~46_combout\);

-- Location: LABCELL_X29_Y17_N24
\ALU|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~3_combout\ = ( \ALU|Mux4~2_combout\ & ( \ALU|ShiftLeft0~46_combout\ & ( (!\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\) # ((\ALU|Mux4~0_combout\)))) # (\ALU|Mux28~20_combout\ & (((\ALU|ShiftRight0~43_combout\)) # (\ALU|Mux18~8_combout\))) ) 
-- ) ) # ( !\ALU|Mux4~2_combout\ & ( \ALU|ShiftLeft0~46_combout\ & ( (!\ALU|Mux28~20_combout\ & (\ALU|Mux18~8_combout\ & (\ALU|Mux4~0_combout\))) # (\ALU|Mux28~20_combout\ & (((\ALU|ShiftRight0~43_combout\)) # (\ALU|Mux18~8_combout\))) ) ) ) # ( 
-- \ALU|Mux4~2_combout\ & ( !\ALU|ShiftLeft0~46_combout\ & ( (!\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\) # ((\ALU|Mux4~0_combout\)))) # (\ALU|Mux28~20_combout\ & (!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~43_combout\)))) ) ) ) # ( 
-- !\ALU|Mux4~2_combout\ & ( !\ALU|ShiftLeft0~46_combout\ & ( (!\ALU|Mux28~20_combout\ & (\ALU|Mux18~8_combout\ & (\ALU|Mux4~0_combout\))) # (\ALU|Mux28~20_combout\ & (!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~43_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~20_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_Mux4~0_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~43_combout\,
	datae => \ALU|ALT_INV_Mux4~2_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~46_combout\,
	combout => \ALU|Mux4~3_combout\);

-- Location: LABCELL_X30_Y13_N12
\ALU|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux4~8_combout\ = ( \ALU|Mux4~3_combout\ & ( (((\ALU|Mux8~5_combout\ & \ALU|Add0~109_sumout\)) # (\ALU|Mux4~7_combout\)) # (\ALU|Mux15~6_combout\) ) ) # ( !\ALU|Mux4~3_combout\ & ( ((\ALU|Mux8~5_combout\ & \ALU|Add0~109_sumout\)) # 
-- (\ALU|Mux4~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~5_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Add0~109_sumout\,
	datad => \ALU|ALT_INV_Mux4~7_combout\,
	dataf => \ALU|ALT_INV_Mux4~3_combout\,
	combout => \ALU|Mux4~8_combout\);

-- Location: FF_X30_Y20_N56
\REGFILE|registers[14][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][27]~q\);

-- Location: LABCELL_X35_Y10_N6
\REGFILE|registers[15][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[15][27]~feeder_combout\);

-- Location: FF_X35_Y10_N8
\REGFILE|registers[15][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][27]~q\);

-- Location: LABCELL_X29_Y20_N51
\REGFILE|registers[12][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[12][27]~feeder_combout\);

-- Location: FF_X29_Y20_N53
\REGFILE|registers[12][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][27]~q\);

-- Location: LABCELL_X30_Y20_N24
\REGFILE|registers[13][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[13][27]~feeder_combout\);

-- Location: FF_X30_Y20_N26
\REGFILE|registers[13][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][27]~q\);

-- Location: LABCELL_X30_Y12_N54
\REGFILE|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][27]~q\,
	datab => \REGFILE|ALT_INV_registers[15][27]~q\,
	datac => \REGFILE|ALT_INV_registers[12][27]~q\,
	datad => \REGFILE|ALT_INV_registers[13][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux4~7_combout\);

-- Location: LABCELL_X30_Y13_N36
\REGFILE|registers[9][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[9][27]~feeder_combout\);

-- Location: FF_X30_Y13_N38
\REGFILE|registers[9][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][27]~q\);

-- Location: LABCELL_X30_Y13_N15
\REGFILE|registers[11][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[11][27]~feeder_combout\);

-- Location: FF_X30_Y13_N17
\REGFILE|registers[11][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][27]~q\);

-- Location: LABCELL_X43_Y13_N21
\REGFILE|registers[10][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[10][27]~feeder_combout\);

-- Location: FF_X43_Y13_N23
\REGFILE|registers[10][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][27]~q\);

-- Location: LABCELL_X30_Y13_N3
\REGFILE|registers[8][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[8][27]~feeder_combout\);

-- Location: FF_X30_Y13_N5
\REGFILE|registers[8][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][27]~q\);

-- Location: LABCELL_X30_Y13_N27
\REGFILE|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][27]~q\,
	datab => \REGFILE|ALT_INV_registers[11][27]~q\,
	datac => \REGFILE|ALT_INV_registers[10][27]~q\,
	datad => \REGFILE|ALT_INV_registers[8][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux4~5_combout\);

-- Location: FF_X42_Y16_N17
\REGFILE|registers[7][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~101_sumout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][27]~q\);

-- Location: LABCELL_X33_Y12_N12
\REGFILE|registers[5][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[5][27]~feeder_combout\);

-- Location: FF_X33_Y12_N14
\REGFILE|registers[5][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][27]~q\);

-- Location: LABCELL_X33_Y12_N57
\REGFILE|registers[4][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[4][27]~feeder_combout\);

-- Location: FF_X33_Y12_N59
\REGFILE|registers[4][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][27]~q\);

-- Location: MLABCELL_X39_Y12_N3
\REGFILE|Mux4~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][27]~q\,
	datab => \REGFILE|ALT_INV_registers[5][27]~q\,
	datac => \REGFILE|ALT_INV_registers[4][27]~q\,
	datad => \REGFILE|ALT_INV_registers[6][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux4~8_combout\);

-- Location: MLABCELL_X39_Y12_N24
\REGFILE|registers[2][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[2][27]~feeder_combout\);

-- Location: FF_X39_Y12_N26
\REGFILE|registers[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][27]~q\);

-- Location: LABCELL_X31_Y12_N54
\REGFILE|registers[0][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[0][27]~feeder_combout\);

-- Location: FF_X31_Y12_N56
\REGFILE|registers[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][27]~q\);

-- Location: LABCELL_X40_Y12_N42
\REGFILE|registers[3][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][27]~feeder_combout\ = \Add0~101_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[3][27]~feeder_combout\);

-- Location: FF_X40_Y12_N44
\REGFILE|registers[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][27]~q\);

-- Location: LABCELL_X31_Y12_N27
\REGFILE|registers[1][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[1][27]~feeder_combout\);

-- Location: FF_X31_Y12_N29
\REGFILE|registers[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][27]~q\);

-- Location: MLABCELL_X39_Y12_N57
\REGFILE|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][27]~q\,
	datab => \REGFILE|ALT_INV_registers[0][27]~q\,
	datac => \REGFILE|ALT_INV_registers[3][27]~q\,
	datad => \REGFILE|ALT_INV_registers[1][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux4~6_combout\);

-- Location: LABCELL_X30_Y13_N6
\REGFILE|Mux4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~9_combout\ = ( \REGFILE|Mux4~8_combout\ & ( \REGFILE|Mux4~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~7_combout\))) ) ) ) # ( !\REGFILE|Mux4~8_combout\ & ( \REGFILE|Mux4~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~7_combout\)))) ) ) ) # ( \REGFILE|Mux4~8_combout\ & ( !\REGFILE|Mux4~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~7_combout\)))) ) ) ) # ( !\REGFILE|Mux4~8_combout\ & ( !\REGFILE|Mux4~6_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux4~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux4~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux4~7_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux4~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux4~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~6_combout\,
	combout => \REGFILE|Mux4~9_combout\);

-- Location: MLABCELL_X34_Y11_N33
\REGFILE|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][27]~q\,
	datab => \REGFILE|ALT_INV_registers[24][27]~q\,
	datac => \REGFILE|ALT_INV_registers[20][27]~q\,
	datad => \REGFILE|ALT_INV_registers[16][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux4~0_combout\);

-- Location: MLABCELL_X34_Y11_N45
\REGFILE|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][27]~q\,
	datab => \REGFILE|ALT_INV_registers[30][27]~q\,
	datac => \REGFILE|ALT_INV_registers[26][27]~q\,
	datad => \REGFILE|ALT_INV_registers[22][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux4~2_combout\);

-- Location: MLABCELL_X34_Y11_N54
\REGFILE|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][27]~q\,
	datab => \REGFILE|ALT_INV_registers[25][27]~q\,
	datac => \REGFILE|ALT_INV_registers[29][27]~q\,
	datad => \REGFILE|ALT_INV_registers[21][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux4~1_combout\);

-- Location: LABCELL_X31_Y13_N24
\REGFILE|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][27]~q\,
	datab => \REGFILE|ALT_INV_registers[27][27]~q\,
	datac => \REGFILE|ALT_INV_registers[31][27]~q\,
	datad => \REGFILE|ALT_INV_registers[23][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux4~3_combout\);

-- Location: MLABCELL_X34_Y11_N36
\REGFILE|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~4_combout\ = ( \REGFILE|Mux4~1_combout\ & ( \REGFILE|Mux4~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux4~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|Mux4~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux4~1_combout\ & ( \REGFILE|Mux4~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux4~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux4~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( 
-- \REGFILE|Mux4~1_combout\ & ( !\REGFILE|Mux4~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux4~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux4~2_combout\)))) ) ) ) # ( !\REGFILE|Mux4~1_combout\ & ( !\REGFILE|Mux4~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux4~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux4~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux4~0_combout\,
	datad => \REGFILE|ALT_INV_Mux4~2_combout\,
	datae => \REGFILE|ALT_INV_Mux4~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~3_combout\,
	combout => \REGFILE|Mux4~4_combout\);

-- Location: MLABCELL_X34_Y13_N15
\REGFILE|Mux4~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux4~10_combout\ = ( \REGFILE|Mux4~4_combout\ & ( (\REGFILE|Mux4~9_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( !\REGFILE|Mux4~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux4~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux4~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux4~4_combout\,
	combout => \REGFILE|Mux4~10_combout\);

-- Location: LABCELL_X35_Y13_N24
\NEXT_PC[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[27]~28_combout\ = ( \Add1~101_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\Add1~101_sumout\ & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \Add1~101_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~101_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux4~10_combout\)) ) ) ) # ( !\Add1~101_sumout\ & ( 
-- !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~101_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux4~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \REGFILE|ALT_INV_Mux4~10_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \ALT_INV_Add0~101_sumout\,
	datae => \ALT_INV_Add1~101_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[27]~28_combout\);

-- Location: FF_X35_Y13_N26
\PC|PC[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[27]~28_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(27));

-- Location: LABCELL_X33_Y12_N18
\REGFILE|registers[6][27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][27]~feeder_combout\ = ( \Add0~101_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~101_sumout\,
	combout => \REGFILE|registers[6][27]~feeder_combout\);

-- Location: FF_X33_Y12_N20
\REGFILE|registers[6][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][27]~feeder_combout\,
	asdata => \ALU|Mux4~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][27]~q\);

-- Location: MLABCELL_X34_Y13_N27
\inputALU[27]~303\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~303_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][27]~q\,
	datab => \REGFILE|ALT_INV_registers[5][27]~q\,
	datac => \REGFILE|ALT_INV_registers[7][27]~q\,
	datad => \REGFILE|ALT_INV_registers[4][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[27]~303_combout\);

-- Location: LABCELL_X30_Y13_N48
\inputALU[27]~304\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~304_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][27]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][27]~q\,
	datab => \REGFILE|ALT_INV_registers[11][27]~q\,
	datac => \REGFILE|ALT_INV_registers[9][27]~q\,
	datad => \REGFILE|ALT_INV_registers[10][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[27]~304_combout\);

-- Location: LABCELL_X37_Y12_N21
\inputALU[27]~302\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~302_combout\ = ( \REGFILE|registers[1][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[2][27]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][27]~q\))) ) ) ) # ( !\REGFILE|registers[1][27]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & (\REGFILE|registers[2][27]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[3][27]~q\))) ) ) ) # ( \REGFILE|registers[1][27]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[0][27]~q\) ) ) ) # ( !\REGFILE|registers[1][27]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[0][27]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][27]~q\,
	datab => \REGFILE|ALT_INV_registers[0][27]~q\,
	datac => \REGFILE|ALT_INV_registers[3][27]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \REGFILE|ALT_INV_registers[1][27]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[27]~302_combout\);

-- Location: LABCELL_X30_Y20_N48
\inputALU[27]~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~305_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][27]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][27]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][27]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][27]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][27]~q\,
	datab => \REGFILE|ALT_INV_registers[12][27]~q\,
	datac => \REGFILE|ALT_INV_registers[14][27]~q\,
	datad => \REGFILE|ALT_INV_registers[15][27]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[27]~305_combout\);

-- Location: LABCELL_X31_Y13_N0
\inputALU[27]~306\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~306_combout\ = ( \inputALU[27]~302_combout\ & ( \inputALU[27]~305_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((\inputALU[27]~303_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[27]~304_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\inputALU[27]~302_combout\ & ( \inputALU[27]~305_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[27]~303_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[27]~304_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( \inputALU[27]~302_combout\ & ( !\inputALU[27]~305_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # 
-- ((\inputALU[27]~303_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[27]~304_combout\)))) ) ) ) # ( !\inputALU[27]~302_combout\ & ( 
-- !\inputALU[27]~305_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[27]~303_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[27]~304_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110100010101100111000010011010101111001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[27]~303_combout\,
	datad => \ALT_INV_inputALU[27]~304_combout\,
	datae => \ALT_INV_inputALU[27]~302_combout\,
	dataf => \ALT_INV_inputALU[27]~305_combout\,
	combout => \inputALU[27]~306_combout\);

-- Location: LABCELL_X31_Y13_N57
\inputALU[27]~307\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[27]~307_combout\ = ( \inputALU[27]~301_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))) # (\inputALU[27]~306_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[27]~301_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\inputALU[27]~306_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001111010001000000111101110111000011110111011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~306_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[27]~301_combout\,
	combout => \inputALU[27]~307_combout\);

-- Location: LABCELL_X30_Y19_N54
\ALU|ShiftRight0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~2_combout\ = ( \inputALU[26]~296_combout\ & ( \inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[24]~274_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[27]~307_combout\)))) ) ) ) # ( !\inputALU[26]~296_combout\ & ( \inputALU[25]~285_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[24]~274_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~307_combout\))) ) ) ) # ( \inputALU[26]~296_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[24]~274_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) # ((\inputALU[27]~307_combout\)))) ) ) ) # ( 
-- !\inputALU[26]~296_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[24]~274_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[27]~307_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[27]~307_combout\,
	datad => \ALT_INV_inputALU[24]~274_combout\,
	datae => \ALT_INV_inputALU[26]~296_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|ShiftRight0~2_combout\);

-- Location: LABCELL_X30_Y19_N36
\ALU|ShiftRight0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~1_combout\ = ( \inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~230_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((\inputALU[22]~252_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)) ) ) ) # ( !\inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (((\inputALU[20]~230_combout\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[22]~252_combout\)))) ) ) ) # ( \inputALU[23]~263_combout\ & ( 
-- !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[20]~230_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (((\inputALU[22]~252_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[20]~230_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((\inputALU[22]~252_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[20]~230_combout\,
	datad => \ALT_INV_inputALU[22]~252_combout\,
	datae => \ALT_INV_inputALU[23]~263_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight0~1_combout\);

-- Location: LABCELL_X30_Y19_N0
\ALU|ShiftRight0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~34_combout\ = ( \ALU|ShiftRight0~1_combout\ & ( \ALU|ShiftRight0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight0~1_combout\ & ( \ALU|ShiftRight0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~2_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\inputALU[31]~351_combout\))) ) ) ) # ( \ALU|ShiftRight0~1_combout\ & ( 
-- !\ALU|ShiftRight0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\ALU|ShiftRight0~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\inputALU[31]~351_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALU|ShiftRight0~1_combout\ & ( !\ALU|ShiftRight0~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~2_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALU|ALT_INV_ShiftRight0~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~3_combout\,
	combout => \ALU|ShiftRight0~34_combout\);

-- Location: LABCELL_X35_Y19_N30
\ALU|ShiftLeft0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~8_combout\ = ( \ALU|ShiftLeft0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\ALU|ShiftLeft0~1_combout\))) ) ) # ( !\ALU|ShiftLeft0~7_combout\ & ( 
-- (\ALU|ShiftLeft0~1_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000011110011000000001111001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	combout => \ALU|ShiftLeft0~8_combout\);

-- Location: MLABCELL_X28_Y18_N54
\ALU|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~0_combout\ = ( \ALU|ShiftLeft0~22_combout\ & ( \ALU|ShiftLeft0~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~36_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~16_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~22_combout\ & ( \ALU|ShiftLeft0~31_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~36_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~16_combout\)))) ) ) ) # ( \ALU|ShiftLeft0~22_combout\ & ( !\ALU|ShiftLeft0~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~36_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~16_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~22_combout\ & ( !\ALU|ShiftLeft0~31_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~36_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~16_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~36_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~16_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~22_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~31_combout\,
	combout => \ALU|Mux11~0_combout\);

-- Location: MLABCELL_X28_Y16_N15
\ALU|ShiftLeft1~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~28_combout\ = ( \ALU|ShiftLeft1~0_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~6_combout\))) ) ) # ( !\ALU|ShiftLeft1~0_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~6_combout\ 
-- & !\REGFILE|Mux29~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~6_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~0_combout\,
	combout => \ALU|ShiftLeft1~28_combout\);

-- Location: LABCELL_X33_Y14_N54
\ALU|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~1_combout\ = ( \ALU|ShiftLeft1~24_combout\ & ( \ALU|ShiftLeft1~29_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~15_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~10_combout\))) ) ) 
-- ) # ( !\ALU|ShiftLeft1~24_combout\ & ( \ALU|ShiftLeft1~29_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftLeft1~15_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~10_combout\ & 
-- ((\REGFILE|Mux28~10_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~24_combout\ & ( !\ALU|ShiftLeft1~29_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftLeft1~15_combout\ & \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (((!\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftLeft1~10_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~24_combout\ & ( !\ALU|ShiftLeft1~29_combout\ & ( (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~15_combout\))) # 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~15_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~24_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~29_combout\,
	combout => \ALU|Mux11~1_combout\);

-- Location: LABCELL_X31_Y19_N6
\ALU|ShiftRight1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~1_combout\ = ( \inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( ((!\REGFILE|Mux30~10_combout\ & (\inputALU[20]~230_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[22]~252_combout\)))) # (\REGFILE|Mux31~10_combout\) ) ) 
-- ) # ( !\inputALU[23]~263_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[20]~230_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[22]~252_combout\))))) # 
-- (\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)))) ) ) ) # ( \inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[20]~230_combout\)) # 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[22]~252_combout\))))) # (\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\)))) ) ) ) # ( !\inputALU[23]~263_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[20]~230_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[22]~252_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \ALT_INV_inputALU[20]~230_combout\,
	datac => \REGFILE|ALT_INV_Mux30~10_combout\,
	datad => \ALT_INV_inputALU[22]~252_combout\,
	datae => \ALT_INV_inputALU[23]~263_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|ShiftRight1~1_combout\);

-- Location: LABCELL_X31_Y18_N54
\ALU|ShiftRight1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~33_combout\ = ( \ALU|ShiftRight1~3_combout\ & ( \ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~2_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~3_combout\ & ( \ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftRight1~2_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (\inputALU[31]~351_combout\ & ((\REGFILE|Mux29~10_combout\)))) ) ) ) # ( \ALU|ShiftRight1~3_combout\ & ( !\ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftRight1~2_combout\ & \REGFILE|Mux29~10_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)) # (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~3_combout\ & ( !\ALU|ShiftRight1~1_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & 
-- ((\ALU|ShiftRight1~2_combout\))) # (\REGFILE|Mux28~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~2_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~3_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~1_combout\,
	combout => \ALU|ShiftRight1~33_combout\);

-- Location: LABCELL_X33_Y14_N24
\ALU|Mux11~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~2_combout\ = ( \ALU|Mux11~1_combout\ & ( \ALU|ShiftRight1~33_combout\ & ( ((!\ALU|Mux9~4_combout\ & (\ALU|ShiftLeft1~28_combout\ & \ALU|Mux9~3_combout\)) # (\ALU|Mux9~4_combout\ & ((!\ALU|Mux9~3_combout\)))) # (\CONTROL|ALUControl\(0)) ) ) ) # 
-- ( !\ALU|Mux11~1_combout\ & ( \ALU|ShiftRight1~33_combout\ & ( ((!\ALU|Mux9~4_combout\ & (\ALU|ShiftLeft1~28_combout\ & \ALU|Mux9~3_combout\))) # (\CONTROL|ALUControl\(0)) ) ) ) # ( \ALU|Mux11~1_combout\ & ( !\ALU|ShiftRight1~33_combout\ & ( 
-- (!\ALU|Mux9~4_combout\ & (\ALU|ShiftLeft1~28_combout\ & \ALU|Mux9~3_combout\)) # (\ALU|Mux9~4_combout\ & ((!\ALU|Mux9~3_combout\))) ) ) ) # ( !\ALU|Mux11~1_combout\ & ( !\ALU|ShiftRight1~33_combout\ & ( (!\ALU|Mux9~4_combout\ & 
-- (\ALU|ShiftLeft1~28_combout\ & \ALU|Mux9~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010010101010000101000110011001110110111011100111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~4_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_ShiftLeft1~28_combout\,
	datad => \ALU|ALT_INV_Mux9~3_combout\,
	datae => \ALU|ALT_INV_Mux11~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~33_combout\,
	combout => \ALU|Mux11~2_combout\);

-- Location: LABCELL_X33_Y14_N18
\ALU|Mux11~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux11~3_combout\ = ( \ALU|Mux11~0_combout\ & ( \ALU|Mux11~2_combout\ & ( (!\ALU|Mux28~20_combout\) # ((!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~34_combout\)) # (\ALU|Mux18~8_combout\ & ((\ALU|ShiftLeft0~8_combout\)))) ) ) ) # ( 
-- !\ALU|Mux11~0_combout\ & ( \ALU|Mux11~2_combout\ & ( (!\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\) # ((\ALU|ShiftRight0~34_combout\)))) # (\ALU|Mux18~8_combout\ & (\ALU|Mux28~20_combout\ & ((\ALU|ShiftLeft0~8_combout\)))) ) ) ) # ( 
-- \ALU|Mux11~0_combout\ & ( !\ALU|Mux11~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (\ALU|Mux28~20_combout\ & (\ALU|ShiftRight0~34_combout\))) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\) # ((\ALU|ShiftLeft0~8_combout\)))) ) ) ) # ( 
-- !\ALU|Mux11~0_combout\ & ( !\ALU|Mux11~2_combout\ & ( (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~34_combout\)) # (\ALU|Mux18~8_combout\ & ((\ALU|ShiftLeft0~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux18~8_combout\,
	datab => \ALU|ALT_INV_Mux28~20_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~34_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~8_combout\,
	datae => \ALU|ALT_INV_Mux11~0_combout\,
	dataf => \ALU|ALT_INV_Mux11~2_combout\,
	combout => \ALU|Mux11~3_combout\);

-- Location: LABCELL_X33_Y14_N30
\ALU|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~6_combout\ = ( \ALU|Mux9~8_combout\ & ( \ALU|Mux9~10_combout\ & ( (!\ALU|Mux15~6_combout\ & (!\ALU|Mux11~6_combout\ & !\ALU|Mux11~5_combout\)) ) ) ) # ( !\ALU|Mux9~8_combout\ & ( \ALU|Mux9~10_combout\ & ( (!\ALU|Mux11~6_combout\ & 
-- (!\ALU|Mux11~5_combout\ & ((!\ALU|Mux11~3_combout\) # (!\ALU|Mux15~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux11~3_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux11~6_combout\,
	datad => \ALU|ALT_INV_Mux11~5_combout\,
	datae => \ALU|ALT_INV_Mux9~8_combout\,
	dataf => \ALU|ALT_INV_Mux9~10_combout\,
	combout => \ALU|Equal0~6_combout\);

-- Location: MLABCELL_X34_Y13_N0
\ALU|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~5_combout\ = ( \ALU|Mux12~3_combout\ & ( \ALU|Mux10~3_combout\ & ( (!\ALU|Mux15~6_combout\ & (!\ALU|Mux12~5_combout\ & (\ALU|Mux10~7_combout\ & !\ALU|Mux12~6_combout\))) ) ) ) # ( !\ALU|Mux12~3_combout\ & ( \ALU|Mux10~3_combout\ & ( 
-- (!\ALU|Mux15~6_combout\ & (!\ALU|Mux12~5_combout\ & (\ALU|Mux10~7_combout\ & !\ALU|Mux12~6_combout\))) ) ) ) # ( \ALU|Mux12~3_combout\ & ( !\ALU|Mux10~3_combout\ & ( (!\ALU|Mux15~6_combout\ & (!\ALU|Mux12~5_combout\ & (\ALU|Mux10~7_combout\ & 
-- !\ALU|Mux12~6_combout\))) ) ) ) # ( !\ALU|Mux12~3_combout\ & ( !\ALU|Mux10~3_combout\ & ( (!\ALU|Mux12~5_combout\ & (\ALU|Mux10~7_combout\ & !\ALU|Mux12~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~6_combout\,
	datab => \ALU|ALT_INV_Mux12~5_combout\,
	datac => \ALU|ALT_INV_Mux10~7_combout\,
	datad => \ALU|ALT_INV_Mux12~6_combout\,
	datae => \ALU|ALT_INV_Mux12~3_combout\,
	dataf => \ALU|ALT_INV_Mux10~3_combout\,
	combout => \ALU|Equal0~5_combout\);

-- Location: LABCELL_X46_Y21_N33
\REGFILE|registers[19][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][31]~feeder_combout\ = \Add0~117_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[19][31]~feeder_combout\);

-- Location: FF_X46_Y21_N35
\REGFILE|registers[19][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][31]~q\);

-- Location: LABCELL_X46_Y22_N57
\REGFILE|registers[31][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[31][31]~feeder_combout\);

-- Location: FF_X46_Y22_N59
\REGFILE|registers[31][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][31]~q\);

-- Location: LABCELL_X50_Y18_N27
\REGFILE|registers[23][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[23][31]~feeder_combout\);

-- Location: FF_X50_Y18_N29
\REGFILE|registers[23][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][31]~q\);

-- Location: MLABCELL_X47_Y18_N21
\inputALU[31]~344\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~344_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][31]~q\,
	datab => \REGFILE|ALT_INV_registers[19][31]~q\,
	datac => \REGFILE|ALT_INV_registers[31][31]~q\,
	datad => \REGFILE|ALT_INV_registers[23][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[31]~344_combout\);

-- Location: MLABCELL_X47_Y21_N24
\REGFILE|registers[20][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[20][31]~feeder_combout\);

-- Location: FF_X47_Y21_N26
\REGFILE|registers[20][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][31]~q\);

-- Location: LABCELL_X43_Y20_N12
\REGFILE|registers[28][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[28][31]~feeder_combout\);

-- Location: FF_X43_Y20_N14
\REGFILE|registers[28][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][31]~q\);

-- Location: LABCELL_X46_Y22_N3
\REGFILE|registers[16][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[16][31]~feeder_combout\);

-- Location: FF_X46_Y22_N5
\REGFILE|registers[16][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][31]~q\);

-- Location: MLABCELL_X47_Y21_N57
\REGFILE|registers[24][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[24][31]~feeder_combout\);

-- Location: FF_X47_Y21_N59
\REGFILE|registers[24][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][31]~q\);

-- Location: MLABCELL_X47_Y18_N42
\inputALU[31]~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~341_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][31]~q\,
	datab => \REGFILE|ALT_INV_registers[28][31]~q\,
	datac => \REGFILE|ALT_INV_registers[16][31]~q\,
	datad => \REGFILE|ALT_INV_registers[24][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[31]~341_combout\);

-- Location: MLABCELL_X47_Y21_N12
\REGFILE|registers[18][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[18][31]~feeder_combout\);

-- Location: FF_X47_Y21_N14
\REGFILE|registers[18][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][31]~q\);

-- Location: LABCELL_X50_Y17_N48
\REGFILE|registers[26][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][31]~feeder_combout\ = \Add0~117_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[26][31]~feeder_combout\);

-- Location: FF_X50_Y17_N50
\REGFILE|registers[26][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][31]~q\);

-- Location: LABCELL_X46_Y14_N39
\REGFILE|registers[22][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][31]~feeder_combout\ = \Add0~117_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[22][31]~feeder_combout\);

-- Location: FF_X46_Y14_N41
\REGFILE|registers[22][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][31]~q\);

-- Location: MLABCELL_X47_Y22_N24
\REGFILE|registers[30][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[30][31]~feeder_combout\);

-- Location: FF_X47_Y22_N26
\REGFILE|registers[30][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][31]~q\);

-- Location: MLABCELL_X47_Y18_N36
\inputALU[31]~343\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~343_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][31]~q\,
	datab => \REGFILE|ALT_INV_registers[26][31]~q\,
	datac => \REGFILE|ALT_INV_registers[22][31]~q\,
	datad => \REGFILE|ALT_INV_registers[30][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[31]~343_combout\);

-- Location: LABCELL_X43_Y20_N21
\REGFILE|registers[29][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[29][31]~feeder_combout\);

-- Location: FF_X43_Y20_N23
\REGFILE|registers[29][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][31]~q\);

-- Location: LABCELL_X50_Y19_N30
\REGFILE|registers[25][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[25][31]~feeder_combout\);

-- Location: FF_X50_Y19_N32
\REGFILE|registers[25][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][31]~q\);

-- Location: MLABCELL_X47_Y19_N3
\REGFILE|registers[17][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][31]~feeder_combout\ = \Add0~117_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[17][31]~feeder_combout\);

-- Location: FF_X47_Y19_N5
\REGFILE|registers[17][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][31]~q\);

-- Location: LABCELL_X48_Y14_N33
\REGFILE|registers[21][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[21][31]~feeder_combout\);

-- Location: FF_X48_Y14_N35
\REGFILE|registers[21][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][31]~q\);

-- Location: MLABCELL_X47_Y18_N33
\inputALU[31]~342\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~342_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][31]~q\,
	datab => \REGFILE|ALT_INV_registers[25][31]~q\,
	datac => \REGFILE|ALT_INV_registers[17][31]~q\,
	datad => \REGFILE|ALT_INV_registers[21][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[31]~342_combout\);

-- Location: MLABCELL_X47_Y18_N0
\inputALU[31]~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~345_combout\ = ( \inputALU[31]~343_combout\ & ( \inputALU[31]~342_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[31]~341_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[31]~344_combout\)))) ) ) ) # ( !\inputALU[31]~343_combout\ & ( \inputALU[31]~342_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[31]~341_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((\inputALU[31]~344_combout\)))) ) ) ) # ( \inputALU[31]~343_combout\ & ( !\inputALU[31]~342_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\inputALU[31]~341_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[31]~344_combout\))) ) ) ) # ( 
-- !\inputALU[31]~343_combout\ & ( !\inputALU[31]~342_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[31]~341_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[31]~344_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[31]~344_combout\,
	datad => \ALT_INV_inputALU[31]~341_combout\,
	datae => \ALT_INV_inputALU[31]~343_combout\,
	dataf => \ALT_INV_inputALU[31]~342_combout\,
	combout => \inputALU[31]~345_combout\);

-- Location: LABCELL_X42_Y18_N12
\inputALU[31]~383\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~383_combout\ = ( \inputALU[31]~345_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[31]~350_combout\) ) ) # ( !\inputALU[31]~345_combout\ & ( (\inputALU[31]~350_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[31]~350_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[31]~345_combout\,
	combout => \inputALU[31]~383_combout\);

-- Location: MLABCELL_X39_Y14_N51
\inputALU[30]~382\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~382_combout\ = ( \inputALU[30]~339_combout\ & ( \inputALU[30]~334_combout\ ) ) # ( !\inputALU[30]~339_combout\ & ( \inputALU[30]~334_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \inputALU[30]~339_combout\ & 
-- ( !\inputALU[30]~334_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ALT_INV_inputALU[30]~339_combout\,
	dataf => \ALT_INV_inputALU[30]~334_combout\,
	combout => \inputALU[30]~382_combout\);

-- Location: MLABCELL_X34_Y13_N30
\inputALU[29]~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[29]~381_combout\ = ( \inputALU[29]~323_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[29]~328_combout\) ) ) # ( !\inputALU[29]~323_combout\ & ( (\inputALU[29]~328_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[29]~328_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[29]~323_combout\,
	combout => \inputALU[29]~381_combout\);

-- Location: LABCELL_X37_Y14_N30
\ALU|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~117_sumout\ = SUM(( \REGFILE|Mux2~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[29]~381_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~114\ ))
-- \ALU|Add0~118\ = CARRY(( \REGFILE|Mux2~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[29]~381_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux2~10_combout\,
	dataf => \ALT_INV_inputALU[29]~381_combout\,
	cin => \ALU|Add0~114\,
	sumout => \ALU|Add0~117_sumout\,
	cout => \ALU|Add0~118\);

-- Location: LABCELL_X37_Y14_N33
\ALU|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~121_sumout\ = SUM(( \REGFILE|Mux1~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[30]~382_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~118\ ))
-- \ALU|Add0~122\ = CARRY(( \REGFILE|Mux1~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[30]~382_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( 
-- \ALU|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \REGFILE|ALT_INV_Mux1~10_combout\,
	dataf => \ALT_INV_inputALU[30]~382_combout\,
	cin => \ALU|Add0~118\,
	sumout => \ALU|Add0~121_sumout\,
	cout => \ALU|Add0~122\);

-- Location: LABCELL_X37_Y14_N36
\ALU|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~125_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[31]~383_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) + ( \REGFILE|Mux0~11_combout\ ) + ( 
-- \ALU|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011011000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_Mux4~0_combout\,
	datad => \ALT_INV_inputALU[31]~383_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~11_combout\,
	cin => \ALU|Add0~122\,
	sumout => \ALU|Add0~125_sumout\);

-- Location: LABCELL_X31_Y16_N24
\ALU|Mux27~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~13_combout\ = ( \REGFILE|Mux26~10_combout\ & ( (\CONTROL|ALUControl\(0) & \inputALU[31]~351_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux27~13_combout\);

-- Location: LABCELL_X31_Y19_N57
\ALU|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~2_combout\ = ( !\REGFILE|Mux26~10_combout\ & ( (\CONTROL|ALUControl\(0) & \REGFILE|Mux27~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux23~2_combout\);

-- Location: LABCELL_X31_Y17_N12
\ALU|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~0_combout\ = ( \CONTROL|ALUControl\(0) & ( \REGFILE|Mux27~10_combout\ & ( (\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(3))) ) ) ) # ( !\CONTROL|ALUControl\(0) & ( \REGFILE|Mux27~10_combout\ & ( 
-- (\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(3))) ) ) ) # ( \CONTROL|ALUControl\(0) & ( !\REGFILE|Mux27~10_combout\ & ( (\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(3))) ) ) ) # ( 
-- !\CONTROL|ALUControl\(0) & ( !\REGFILE|Mux27~10_combout\ & ( (\CONTROL|ALUControl\(1) & (\REGFILE|Mux26~10_combout\ & (!\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000101000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \REGFILE|ALT_INV_Mux26~10_combout\,
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \REGFILE|ALT_INV_Mux27~10_combout\,
	combout => \ALU|Mux17~0_combout\);

-- Location: LABCELL_X37_Y18_N21
\ALU|ShiftRight1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~17_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[16]~186_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[14]~164_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[15]~175_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[13]~153_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[14]~164_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[15]~175_combout\,
	datad => \ALT_INV_inputALU[13]~153_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftRight1~17_combout\);

-- Location: LABCELL_X31_Y17_N54
\ALU|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~2_combout\ = ( \ALU|ShiftRight1~11_combout\ & ( \ALU|ShiftRight1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~12_combout\))) 
-- ) ) ) # ( !\ALU|ShiftRight1~11_combout\ & ( \ALU|ShiftRight1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~10_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~12_combout\)))) ) ) ) # ( \ALU|ShiftRight1~11_combout\ & ( !\ALU|ShiftRight1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~12_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~11_combout\ & ( !\ALU|ShiftRight1~17_combout\ & ( (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~12_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~11_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~17_combout\,
	combout => \ALU|Mux18~2_combout\);

-- Location: LABCELL_X30_Y18_N33
\ALU|ShiftRight1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~40_combout\ = (!\ALU|ShiftLeft1~1_combout\ & (\inputALU[31]~351_combout\)) # (\ALU|ShiftLeft1~1_combout\ & ((\ALU|ShiftRight1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~13_combout\,
	combout => \ALU|ShiftRight1~40_combout\);

-- Location: LABCELL_X31_Y17_N36
\ALU|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~3_combout\ = ( \ALU|Mux18~2_combout\ & ( \ALU|ShiftRight1~40_combout\ & ( (\ALU|Mux17~0_combout\ & (((\ALU|Mux23~2_combout\) # (\ALU|Mux27~13_combout\)) # (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( !\ALU|Mux18~2_combout\ & ( 
-- \ALU|ShiftRight1~40_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux23~2_combout\) # (\ALU|Mux27~13_combout\))) ) ) ) # ( \ALU|Mux18~2_combout\ & ( !\ALU|ShiftRight1~40_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux27~13_combout\) # 
-- (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( !\ALU|Mux18~2_combout\ & ( !\ALU|ShiftRight1~40_combout\ & ( (\ALU|Mux27~13_combout\ & \ALU|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000111011100000000001111110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	datab => \ALU|ALT_INV_Mux27~13_combout\,
	datac => \ALU|ALT_INV_Mux23~2_combout\,
	datad => \ALU|ALT_INV_Mux17~0_combout\,
	datae => \ALU|ALT_INV_Mux18~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~40_combout\,
	combout => \ALU|Mux18~3_combout\);

-- Location: LABCELL_X33_Y19_N21
\ALU|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~1_combout\ = ( !\CONTROL|ALUControl\(2) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	combout => \ALU|Mux17~1_combout\);

-- Location: MLABCELL_X34_Y17_N36
\ALU|ShiftLeft0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~25_combout\ = ( \ALU|ShiftLeft0~9_combout\ & ( \ALU|ShiftLeft0~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~17_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|ShiftLeft0~9_combout\ & ( \ALU|ShiftLeft0~24_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~10_combout\))) ) ) ) # ( \ALU|ShiftLeft0~9_combout\ & ( !\ALU|ShiftLeft0~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftLeft0~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~9_combout\ & ( !\ALU|ShiftLeft0~24_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~17_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~17_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~9_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~24_combout\,
	combout => \ALU|ShiftLeft0~25_combout\);

-- Location: LABCELL_X37_Y15_N15
\ALU|Mux18~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~5_combout\ = ( \inputALU[13]~153_combout\ & ( \CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(1))) ) ) ) # ( !\inputALU[13]~153_combout\ & ( \CONTROL|ALUControl\(0) & ( 
-- (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & \REGFILE|Mux18~10_combout\))) ) ) ) # ( \inputALU[13]~153_combout\ & ( !\CONTROL|ALUControl\(0) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & 
-- (!\CONTROL|ALUControl\(1) & \REGFILE|Mux18~10_combout\))) ) ) ) # ( !\inputALU[13]~153_combout\ & ( !\CONTROL|ALUControl\(0) & ( (\CONTROL|ALUControl\(3) & (\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & !\REGFILE|Mux18~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000001000000000000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \REGFILE|ALT_INV_Mux18~10_combout\,
	datae => \ALT_INV_inputALU[13]~153_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	combout => \ALU|Mux18~5_combout\);

-- Location: LABCELL_X37_Y18_N18
\ALU|ShiftRight0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~18_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[16]~186_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[14]~164_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[15]~175_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[13]~153_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[14]~164_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[13]~153_combout\,
	datad => \ALT_INV_inputALU[15]~175_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftRight0~18_combout\);

-- Location: MLABCELL_X28_Y16_N24
\ALU|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~4_combout\ = ( \ALU|ShiftRight0~12_combout\ & ( \ALU|ShiftRight0~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~10_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~11_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|ShiftRight0~12_combout\ & ( \ALU|ShiftRight0~18_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~10_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~11_combout\)))) ) ) ) # ( \ALU|ShiftRight0~12_combout\ & ( !\ALU|ShiftRight0~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~10_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~11_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~12_combout\ & ( !\ALU|ShiftRight0~18_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~10_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~11_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~12_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~18_combout\,
	combout => \ALU|Mux18~4_combout\);

-- Location: MLABCELL_X34_Y17_N6
\ALU|Mux18~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~6_combout\ = ( \ALU|Mux18~4_combout\ & ( (!\ALU|Mux18~5_combout\ & ((!\ALU|Mux17~1_combout\) # ((!\CONTROL|ALUControl\(0) & !\ALU|ShiftLeft0~25_combout\)))) ) ) # ( !\ALU|Mux18~4_combout\ & ( (!\ALU|Mux18~5_combout\ & ((!\ALU|Mux17~1_combout\) 
-- # ((!\ALU|ShiftLeft0~25_combout\) # (\CONTROL|ALUControl\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011101010000000001110101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux17~1_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_ShiftLeft0~25_combout\,
	datad => \ALU|ALT_INV_Mux18~5_combout\,
	dataf => \ALU|ALT_INV_Mux18~4_combout\,
	combout => \ALU|Mux18~6_combout\);

-- Location: LABCELL_X31_Y17_N42
\ALU|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~4_combout\ = ( \ALU|ShiftRight1~19_combout\ & ( \ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~20_combout\))) 
-- ) ) ) # ( !\ALU|ShiftRight1~19_combout\ & ( \ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~20_combout\)))) ) ) ) # ( \ALU|ShiftRight1~19_combout\ & ( !\ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~20_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~19_combout\ & ( !\ALU|ShiftRight1~25_combout\ & ( (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~20_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~18_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~19_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~25_combout\,
	combout => \ALU|Mux17~4_combout\);

-- Location: LABCELL_X30_Y17_N42
\ALU|ShiftRight1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~41_combout\ = ( \REGFILE|Mux28~10_combout\ & ( \inputALU[30]~340_combout\ & ( \inputALU[31]~351_combout\ ) ) ) # ( !\REGFILE|Mux28~10_combout\ & ( \inputALU[30]~340_combout\ & ( ((!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux31~10_combout\ 
-- & !\REGFILE|Mux30~10_combout\))) # (\inputALU[31]~351_combout\) ) ) ) # ( \REGFILE|Mux28~10_combout\ & ( !\inputALU[30]~340_combout\ & ( \inputALU[31]~351_combout\ ) ) ) # ( !\REGFILE|Mux28~10_combout\ & ( !\inputALU[30]~340_combout\ & ( 
-- (\inputALU[31]~351_combout\ & (((\REGFILE|Mux30~10_combout\) # (\REGFILE|Mux31~10_combout\)) # (\REGFILE|Mux29~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010101010101010101010101010111010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \REGFILE|ALT_INV_Mux31~10_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	datae => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALT_INV_inputALU[30]~340_combout\,
	combout => \ALU|ShiftRight1~41_combout\);

-- Location: LABCELL_X31_Y17_N39
\ALU|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~5_combout\ = ( \ALU|Mux17~4_combout\ & ( \ALU|ShiftRight1~41_combout\ & ( (\ALU|Mux17~0_combout\ & (((\ALU|Mux23~2_combout\) # (\ALU|Mux27~13_combout\)) # (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( !\ALU|Mux17~4_combout\ & ( 
-- \ALU|ShiftRight1~41_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux23~2_combout\) # (\ALU|Mux27~13_combout\))) ) ) ) # ( \ALU|Mux17~4_combout\ & ( !\ALU|ShiftRight1~41_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux27~13_combout\) # 
-- (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( !\ALU|Mux17~4_combout\ & ( !\ALU|ShiftRight1~41_combout\ & ( (\ALU|Mux27~13_combout\ & \ALU|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001110000011100000011000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	datab => \ALU|ALT_INV_Mux27~13_combout\,
	datac => \ALU|ALT_INV_Mux17~0_combout\,
	datad => \ALU|ALT_INV_Mux23~2_combout\,
	datae => \ALU|ALT_INV_Mux17~4_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~41_combout\,
	combout => \ALU|Mux17~5_combout\);

-- Location: MLABCELL_X34_Y17_N48
\ALU|ShiftLeft0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~27_combout\ = ( \ALU|ShiftLeft0~13_combout\ & ( \ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~19_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~12_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~13_combout\ & ( \ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~19_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~12_combout\)))) ) ) ) # 
-- ( \ALU|ShiftLeft0~13_combout\ & ( !\ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~19_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~12_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~13_combout\ & ( !\ALU|ShiftLeft0~26_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~19_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~19_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~12_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~26_combout\,
	combout => \ALU|ShiftLeft0~27_combout\);

-- Location: LABCELL_X33_Y19_N42
\ALU|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~7_combout\ = ( \REGFILE|Mux17~10_combout\ & ( \inputALU[14]~164_combout\ & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(3))) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & ( \inputALU[14]~164_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(3)))) ) ) ) # ( \REGFILE|Mux17~10_combout\ & ( !\inputALU[14]~164_combout\ & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & 
-- (\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(3)))) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & ( !\inputALU[14]~164_combout\ & ( (\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(0) & \CONTROL|ALUControl\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000010000000000000001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \ALT_INV_inputALU[14]~164_combout\,
	combout => \ALU|Mux17~7_combout\);

-- Location: LABCELL_X30_Y15_N18
\ALU|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~6_combout\ = ( \ALU|ShiftRight0~26_combout\ & ( \ALU|ShiftRight0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~20_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~21_combout\))) ) ) ) # ( !\ALU|ShiftRight0~26_combout\ & ( \ALU|ShiftRight0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftRight0~20_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) # (\ALU|ShiftRight0~21_combout\))) ) ) ) 
-- # ( \ALU|ShiftRight0~26_combout\ & ( !\ALU|ShiftRight0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\ALU|ShiftRight0~20_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~21_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ALU|ShiftRight0~26_combout\ & ( !\ALU|ShiftRight0~19_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~20_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALU|ALT_INV_ShiftRight0~21_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_ShiftRight0~20_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~26_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~19_combout\,
	combout => \ALU|Mux17~6_combout\);

-- Location: MLABCELL_X34_Y17_N9
\ALU|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~8_combout\ = ( \ALU|Mux17~6_combout\ & ( (!\ALU|Mux17~7_combout\ & ((!\ALU|Mux17~1_combout\) # ((!\CONTROL|ALUControl\(0) & !\ALU|ShiftLeft0~27_combout\)))) ) ) # ( !\ALU|Mux17~6_combout\ & ( (!\ALU|Mux17~7_combout\ & ((!\ALU|Mux17~1_combout\) 
-- # ((!\ALU|ShiftLeft0~27_combout\) # (\CONTROL|ALUControl\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101100000000111110110000000011101010000000001110101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux17~1_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_ShiftLeft0~27_combout\,
	datad => \ALU|ALT_INV_Mux17~7_combout\,
	dataf => \ALU|ALT_INV_Mux17~6_combout\,
	combout => \ALU|Mux17~8_combout\);

-- Location: MLABCELL_X34_Y17_N0
\ALU|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~10_combout\ = ( \ALU|Mux17~2_combout\ & ( \ALU|ShiftLeft1~20_combout\ & ( ((\ALU|Add0~57_sumout\ & \ALU|Mux28~8_combout\)) # (\ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux17~2_combout\ & ( \ALU|ShiftLeft1~20_combout\ & ( (!\ALU|Mux27~3_combout\ & 
-- (\ALU|Add0~57_sumout\ & (\ALU|Mux28~8_combout\))) # (\ALU|Mux27~3_combout\ & (((\ALU|Add0~57_sumout\ & \ALU|Mux28~8_combout\)) # (\ALU|Mux27~5_combout\))) ) ) ) # ( \ALU|Mux17~2_combout\ & ( !\ALU|ShiftLeft1~20_combout\ & ( ((\ALU|Add0~57_sumout\ & 
-- \ALU|Mux28~8_combout\)) # (\ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux17~2_combout\ & ( !\ALU|ShiftLeft1~20_combout\ & ( (\ALU|Add0~57_sumout\ & \ALU|Mux28~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110101011100000011010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Add0~57_sumout\,
	datac => \ALU|ALT_INV_Mux28~8_combout\,
	datad => \ALU|ALT_INV_Mux27~5_combout\,
	datae => \ALU|ALT_INV_Mux17~2_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~20_combout\,
	combout => \ALU|Mux17~10_combout\);

-- Location: LABCELL_X31_Y14_N18
\ALU|ShiftLeft1~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~18_combout\ = ( \ALU|ShiftLeft1~3_combout\ & ( \ALU|ShiftLeft1~12_combout\ & ( ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~7_combout\)))) # (\REGFILE|Mux29~10_combout\) ) 
-- ) ) # ( !\ALU|ShiftLeft1~3_combout\ & ( \ALU|ShiftLeft1~12_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~7_combout\))))) # 
-- (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~3_combout\ & ( !\ALU|ShiftLeft1~12_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~7_combout\))))) # (\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~3_combout\ & ( !\ALU|ShiftLeft1~12_combout\ & ( (!\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~17_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~17_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~7_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~12_combout\,
	combout => \ALU|ShiftLeft1~18_combout\);

-- Location: MLABCELL_X34_Y17_N42
\ALU|Mux18~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~9_combout\ = ( \ALU|Add0~53_sumout\ & ( \ALU|ShiftLeft1~18_combout\ & ( ((\ALU|Mux27~3_combout\ & ((\ALU|Mux18~0_combout\) # (\ALU|Mux27~5_combout\)))) # (\ALU|Mux28~8_combout\) ) ) ) # ( !\ALU|Add0~53_sumout\ & ( \ALU|ShiftLeft1~18_combout\ & 
-- ( (\ALU|Mux27~3_combout\ & ((\ALU|Mux18~0_combout\) # (\ALU|Mux27~5_combout\))) ) ) ) # ( \ALU|Add0~53_sumout\ & ( !\ALU|ShiftLeft1~18_combout\ & ( ((\ALU|Mux27~3_combout\ & \ALU|Mux18~0_combout\)) # (\ALU|Mux28~8_combout\) ) ) ) # ( !\ALU|Add0~53_sumout\ 
-- & ( !\ALU|ShiftLeft1~18_combout\ & ( (\ALU|Mux27~3_combout\ & \ALU|Mux18~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110101111100010001010101010001111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux27~5_combout\,
	datac => \ALU|ALT_INV_Mux28~8_combout\,
	datad => \ALU|ALT_INV_Mux18~0_combout\,
	datae => \ALU|ALT_INV_Add0~53_sumout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~18_combout\,
	combout => \ALU|Mux18~9_combout\);

-- Location: MLABCELL_X34_Y17_N30
\ALU|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~3_combout\ = ( !\ALU|Mux17~10_combout\ & ( !\ALU|Mux18~9_combout\ & ( (!\ALU|Mux18~3_combout\ & (\ALU|Mux18~6_combout\ & (!\ALU|Mux17~5_combout\ & \ALU|Mux17~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux18~3_combout\,
	datab => \ALU|ALT_INV_Mux18~6_combout\,
	datac => \ALU|ALT_INV_Mux17~5_combout\,
	datad => \ALU|ALT_INV_Mux17~8_combout\,
	datae => \ALU|ALT_INV_Mux17~10_combout\,
	dataf => \ALU|ALT_INV_Mux18~9_combout\,
	combout => \ALU|Equal0~3_combout\);

-- Location: LABCELL_X31_Y19_N42
\ALU|ShiftRight1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~8_combout\ = ( \inputALU[12]~142_combout\ & ( \inputALU[14]~164_combout\ & ( (!\REGFILE|Mux31~10_combout\) # ((!\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[15]~175_combout\)))) ) 
-- ) ) # ( !\inputALU[12]~142_combout\ & ( \inputALU[14]~164_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)) # 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[15]~175_combout\))))) ) ) ) # ( \inputALU[12]~142_combout\ & ( !\inputALU[14]~164_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (((!\REGFILE|Mux30~10_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[15]~175_combout\))))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( !\inputALU[14]~164_combout\ & ( (\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[13]~153_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[15]~175_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[13]~153_combout\,
	datab => \REGFILE|ALT_INV_Mux31~10_combout\,
	datac => \ALT_INV_inputALU[15]~175_combout\,
	datad => \REGFILE|ALT_INV_Mux30~10_combout\,
	datae => \ALT_INV_inputALU[12]~142_combout\,
	dataf => \ALT_INV_inputALU[14]~164_combout\,
	combout => \ALU|ShiftRight1~8_combout\);

-- Location: LABCELL_X31_Y19_N48
\ALU|ShiftRight1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~0_combout\ = ( \inputALU[16]~186_combout\ & ( \inputALU[17]~197_combout\ & ( (!\REGFILE|Mux30~10_combout\) # ((!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\)) # (\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\)))) ) 
-- ) ) # ( !\inputALU[16]~186_combout\ & ( \inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\ & (\inputALU[18]~208_combout\))) # (\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # 
-- ((\inputALU[19]~219_combout\)))) ) ) ) # ( \inputALU[16]~186_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\) # ((\inputALU[18]~208_combout\)))) # (\REGFILE|Mux31~10_combout\ & 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[19]~219_combout\)))) ) ) ) # ( !\inputALU[16]~186_combout\ & ( !\inputALU[17]~197_combout\ & ( (\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\ & (\inputALU[18]~208_combout\)) # 
-- (\REGFILE|Mux31~10_combout\ & ((\inputALU[19]~219_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[16]~186_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftRight1~0_combout\);

-- Location: LABCELL_X33_Y17_N15
\ALU|ShiftRight1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~7_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[11]~131_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[9]~109_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[10]~120_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[8]~98_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[11]~131_combout\,
	datab => \ALT_INV_inputALU[10]~120_combout\,
	datac => \ALT_INV_inputALU[9]~109_combout\,
	datad => \ALT_INV_inputALU[8]~98_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftRight1~7_combout\);

-- Location: LABCELL_X31_Y19_N24
\ALU|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~3_combout\ = ( \ALU|ShiftRight1~7_combout\ & ( \ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~0_combout\)))) # (\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)) # 
-- (\ALU|ShiftRight1~8_combout\))) ) ) ) # ( !\ALU|ShiftRight1~7_combout\ & ( \ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~0_combout\ & \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (((\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftRight1~8_combout\))) ) ) ) # ( \ALU|ShiftRight1~7_combout\ & ( !\ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~0_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~8_combout\ & ((!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~7_combout\ & ( !\ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~0_combout\ & 
-- \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~8_combout\ & ((!\REGFILE|Mux28~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~8_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~0_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~7_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~1_combout\,
	combout => \ALU|Mux23~3_combout\);

-- Location: LABCELL_X31_Y19_N36
\ALU|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~4_combout\ = ( \ALU|ShiftRight1~37_combout\ & ( \ALU|Mux23~3_combout\ & ( (\ALU|Mux17~0_combout\ & (((\ALU|Mux23~2_combout\) # (\ALU|Mux27~13_combout\)) # (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( !\ALU|ShiftRight1~37_combout\ & ( 
-- \ALU|Mux23~3_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux27~13_combout\) # (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( \ALU|ShiftRight1~37_combout\ & ( !\ALU|Mux23~3_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux23~2_combout\) # 
-- (\ALU|Mux27~13_combout\))) ) ) ) # ( !\ALU|ShiftRight1~37_combout\ & ( !\ALU|Mux23~3_combout\ & ( (\ALU|Mux27~13_combout\ & \ALU|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000111100000111000001110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	datab => \ALU|ALT_INV_Mux27~13_combout\,
	datac => \ALU|ALT_INV_Mux17~0_combout\,
	datad => \ALU|ALT_INV_Mux23~2_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~37_combout\,
	dataf => \ALU|ALT_INV_Mux23~3_combout\,
	combout => \ALU|Mux23~4_combout\);

-- Location: LABCELL_X36_Y19_N0
\ALU|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~7_combout\ = ( \CONTROL|ALUControl\(3) & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) $ (\CONTROL|ALUControl\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000010000001000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	dataf => \CONTROL|ALT_INV_ALUControl\(3),
	combout => \ALU|Mux23~7_combout\);

-- Location: LABCELL_X37_Y16_N6
\inputALU[8]~360\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[8]~360_combout\ = ( \inputALU[8]~97_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[8]~92_combout\) ) ) # ( !\inputALU[8]~97_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- \inputALU[8]~92_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datad => \ALT_INV_inputALU[8]~92_combout\,
	dataf => \ALT_INV_inputALU[8]~97_combout\,
	combout => \inputALU[8]~360_combout\);

-- Location: LABCELL_X42_Y19_N48
\inputALU[7]~359\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[7]~359_combout\ = ( \inputALU[7]~86_combout\ & ( \inputALU[7]~81_combout\ ) ) # ( !\inputALU[7]~86_combout\ & ( \inputALU[7]~81_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) ) # ( \inputALU[7]~86_combout\ & ( 
-- !\inputALU[7]~81_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datae => \ALT_INV_inputALU[7]~86_combout\,
	dataf => \ALT_INV_inputALU[7]~81_combout\,
	combout => \inputALU[7]~359_combout\);

-- Location: LABCELL_X45_Y19_N21
\REGFILE|registers[10][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[10][6]~feeder_combout\);

-- Location: FF_X45_Y19_N23
\REGFILE|registers[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][6]~q\);

-- Location: LABCELL_X43_Y13_N39
\REGFILE|registers[11][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[11][6]~feeder_combout\);

-- Location: FF_X43_Y13_N41
\REGFILE|registers[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][6]~q\);

-- Location: LABCELL_X45_Y19_N3
\REGFILE|registers[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[9][6]~feeder_combout\);

-- Location: FF_X45_Y19_N5
\REGFILE|registers[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][6]~q\);

-- Location: LABCELL_X45_Y19_N24
\REGFILE|registers[8][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[8][6]~feeder_combout\);

-- Location: FF_X45_Y19_N26
\REGFILE|registers[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][6]~q\);

-- Location: LABCELL_X42_Y20_N42
\REGFILE|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][6]~q\,
	datab => \REGFILE|ALT_INV_registers[11][6]~q\,
	datac => \REGFILE|ALT_INV_registers[9][6]~q\,
	datad => \REGFILE|ALT_INV_registers[8][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux25~5_combout\);

-- Location: MLABCELL_X39_Y21_N33
\REGFILE|registers[12][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[12][6]~feeder_combout\);

-- Location: FF_X39_Y21_N35
\REGFILE|registers[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][6]~q\);

-- Location: LABCELL_X42_Y11_N21
\REGFILE|registers[13][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[13][6]~feeder_combout\);

-- Location: FF_X42_Y11_N23
\REGFILE|registers[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][6]~q\);

-- Location: LABCELL_X42_Y11_N51
\REGFILE|registers[14][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[14][6]~feeder_combout\);

-- Location: FF_X42_Y11_N53
\REGFILE|registers[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][6]~q\);

-- Location: MLABCELL_X39_Y14_N9
\REGFILE|registers[15][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[15][6]~feeder_combout\);

-- Location: FF_X39_Y14_N11
\REGFILE|registers[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][6]~q\);

-- Location: LABCELL_X42_Y20_N30
\REGFILE|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][6]~q\,
	datab => \REGFILE|ALT_INV_registers[13][6]~q\,
	datac => \REGFILE|ALT_INV_registers[14][6]~q\,
	datad => \REGFILE|ALT_INV_registers[15][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux25~6_combout\);

-- Location: MLABCELL_X47_Y20_N30
\REGFILE|registers[5][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[5][6]~feeder_combout\);

-- Location: FF_X47_Y20_N32
\REGFILE|registers[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][6]~q\);

-- Location: LABCELL_X42_Y21_N12
\REGFILE|registers[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[6][6]~feeder_combout\);

-- Location: FF_X42_Y21_N14
\REGFILE|registers[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][6]~q\);

-- Location: LABCELL_X36_Y22_N36
\REGFILE|registers[4][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[4][6]~feeder_combout\);

-- Location: FF_X36_Y22_N38
\REGFILE|registers[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][6]~q\);

-- Location: LABCELL_X45_Y20_N54
\REGFILE|registers[7][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[7][6]~feeder_combout\);

-- Location: FF_X45_Y20_N56
\REGFILE|registers[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][6]~q\);

-- Location: LABCELL_X42_Y20_N27
\REGFILE|Mux25~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][6]~q\,
	datab => \REGFILE|ALT_INV_registers[6][6]~q\,
	datac => \REGFILE|ALT_INV_registers[4][6]~q\,
	datad => \REGFILE|ALT_INV_registers[7][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux25~7_combout\);

-- Location: LABCELL_X43_Y14_N39
\REGFILE|registers[1][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[1][6]~feeder_combout\);

-- Location: FF_X43_Y14_N41
\REGFILE|registers[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][6]~q\);

-- Location: FF_X42_Y17_N14
\REGFILE|registers[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][6]~q\);

-- Location: LABCELL_X46_Y13_N30
\REGFILE|registers[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[2][6]~feeder_combout\);

-- Location: FF_X46_Y13_N32
\REGFILE|registers[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][6]~q\);

-- Location: LABCELL_X43_Y14_N15
\REGFILE|registers[0][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[0][6]~feeder_combout\);

-- Location: FF_X43_Y14_N17
\REGFILE|registers[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][6]~q\);

-- Location: LABCELL_X42_Y20_N9
\REGFILE|Mux25~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][6]~q\,
	datab => \REGFILE|ALT_INV_registers[3][6]~q\,
	datac => \REGFILE|ALT_INV_registers[2][6]~q\,
	datad => \REGFILE|ALT_INV_registers[0][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux25~8_combout\);

-- Location: LABCELL_X42_Y20_N57
\REGFILE|Mux25~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~9_combout\ = ( \REGFILE|Mux25~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux25~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux25~6_combout\)))) ) ) # ( !\REGFILE|Mux25~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux25~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux25~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux25~6_combout\,
	datad => \REGFILE|ALT_INV_Mux25~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~8_combout\,
	combout => \REGFILE|Mux25~9_combout\);

-- Location: LABCELL_X40_Y20_N33
\REGFILE|registers[29][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[29][6]~feeder_combout\);

-- Location: FF_X40_Y20_N35
\REGFILE|registers[29][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][6]~q\);

-- Location: LABCELL_X43_Y22_N45
\REGFILE|registers[21][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[21][6]~feeder_combout\);

-- Location: FF_X43_Y22_N47
\REGFILE|registers[21][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][6]~q\);

-- Location: LABCELL_X40_Y20_N9
\REGFILE|registers[25][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[25][6]~feeder_combout\);

-- Location: FF_X40_Y20_N11
\REGFILE|registers[25][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][6]~q\);

-- Location: LABCELL_X42_Y22_N36
\REGFILE|registers[17][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[17][6]~feeder_combout\);

-- Location: FF_X42_Y22_N38
\REGFILE|registers[17][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][6]~q\);

-- Location: LABCELL_X40_Y20_N21
\REGFILE|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][6]~q\,
	datab => \REGFILE|ALT_INV_registers[21][6]~q\,
	datac => \REGFILE|ALT_INV_registers[25][6]~q\,
	datad => \REGFILE|ALT_INV_registers[17][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux25~1_combout\);

-- Location: LABCELL_X40_Y21_N0
\REGFILE|registers[31][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[31][6]~feeder_combout\);

-- Location: FF_X40_Y21_N2
\REGFILE|registers[31][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][6]~q\);

-- Location: MLABCELL_X39_Y21_N45
\REGFILE|registers[23][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[23][6]~feeder_combout\);

-- Location: FF_X39_Y21_N47
\REGFILE|registers[23][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][6]~q\);

-- Location: MLABCELL_X34_Y21_N48
\REGFILE|registers[19][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[19][6]~feeder_combout\);

-- Location: FF_X34_Y21_N50
\REGFILE|registers[19][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][6]~q\);

-- Location: LABCELL_X36_Y22_N9
\REGFILE|registers[27][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[27][6]~feeder_combout\);

-- Location: FF_X36_Y22_N11
\REGFILE|registers[27][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][6]~q\);

-- Location: MLABCELL_X39_Y21_N6
\REGFILE|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[31][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[23][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[27][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][6]~q\,
	datab => \REGFILE|ALT_INV_registers[23][6]~q\,
	datac => \REGFILE|ALT_INV_registers[19][6]~q\,
	datad => \REGFILE|ALT_INV_registers[27][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux25~3_combout\);

-- Location: MLABCELL_X39_Y24_N27
\REGFILE|registers[24][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[24][6]~feeder_combout\);

-- Location: FF_X39_Y24_N29
\REGFILE|registers[24][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][6]~q\);

-- Location: MLABCELL_X39_Y24_N51
\REGFILE|registers[20][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[20][6]~feeder_combout\);

-- Location: FF_X39_Y24_N53
\REGFILE|registers[20][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][6]~q\);

-- Location: LABCELL_X46_Y20_N36
\REGFILE|registers[16][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[16][6]~feeder_combout\);

-- Location: FF_X46_Y20_N38
\REGFILE|registers[16][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][6]~q\);

-- Location: LABCELL_X40_Y20_N27
\REGFILE|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][6]~q\,
	datab => \REGFILE|ALT_INV_registers[24][6]~q\,
	datac => \REGFILE|ALT_INV_registers[20][6]~q\,
	datad => \REGFILE|ALT_INV_registers[16][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux25~0_combout\);

-- Location: MLABCELL_X39_Y24_N54
\REGFILE|registers[18][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][6]~feeder_combout\ = \Add0~17_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[18][6]~feeder_combout\);

-- Location: FF_X39_Y24_N56
\REGFILE|registers[18][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][6]~q\);

-- Location: LABCELL_X43_Y17_N9
\REGFILE|registers[26][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[26][6]~feeder_combout\);

-- Location: FF_X43_Y17_N11
\REGFILE|registers[26][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][6]~q\);

-- Location: LABCELL_X43_Y22_N9
\REGFILE|registers[30][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[30][6]~feeder_combout\);

-- Location: FF_X43_Y22_N11
\REGFILE|registers[30][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][6]~q\);

-- Location: LABCELL_X45_Y13_N30
\REGFILE|registers[22][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][6]~feeder_combout\ = ( \Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~17_sumout\,
	combout => \REGFILE|registers[22][6]~feeder_combout\);

-- Location: FF_X45_Y13_N32
\REGFILE|registers[22][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][6]~q\);

-- Location: LABCELL_X40_Y20_N51
\REGFILE|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][6]~q\,
	datab => \REGFILE|ALT_INV_registers[26][6]~q\,
	datac => \REGFILE|ALT_INV_registers[30][6]~q\,
	datad => \REGFILE|ALT_INV_registers[22][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux25~2_combout\);

-- Location: LABCELL_X40_Y20_N12
\REGFILE|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~4_combout\ = ( \REGFILE|Mux25~0_combout\ & ( \REGFILE|Mux25~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux25~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux25~3_combout\)))) ) ) ) # ( !\REGFILE|Mux25~0_combout\ & ( \REGFILE|Mux25~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux25~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux25~3_combout\))))) ) ) ) # ( \REGFILE|Mux25~0_combout\ & ( !\REGFILE|Mux25~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux25~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux25~3_combout\))))) ) ) ) # ( !\REGFILE|Mux25~0_combout\ & ( !\REGFILE|Mux25~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux25~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux25~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux25~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux25~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux25~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~2_combout\,
	combout => \REGFILE|Mux25~4_combout\);

-- Location: LABCELL_X42_Y20_N3
\REGFILE|Mux25~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux25~10_combout\ = ( \REGFILE|Mux25~9_combout\ & ( \REGFILE|Mux25~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux25~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux25~9_combout\ & ( 
-- \REGFILE|Mux25~4_combout\ & ( ((\REGFILE|Mux25~5_combout\ & \REGFILE|Mux0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux25~9_combout\ & ( !\REGFILE|Mux25~4_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux25~5_combout\))) ) ) ) # ( !\REGFILE|Mux25~9_combout\ & ( !\REGFILE|Mux25~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REGFILE|Mux25~5_combout\ & \REGFILE|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux25~5_combout\,
	datad => \REGFILE|ALT_INV_Mux0~0_combout\,
	datae => \REGFILE|ALT_INV_Mux25~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux25~4_combout\,
	combout => \REGFILE|Mux25~10_combout\);

-- Location: LABCELL_X42_Y20_N24
\inputALU[6]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~72_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][6]~q\,
	datab => \REGFILE|ALT_INV_registers[6][6]~q\,
	datac => \REGFILE|ALT_INV_registers[7][6]~q\,
	datad => \REGFILE|ALT_INV_registers[4][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[6]~72_combout\);

-- Location: LABCELL_X42_Y20_N6
\inputALU[6]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~71_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][6]~q\,
	datab => \REGFILE|ALT_INV_registers[3][6]~q\,
	datac => \REGFILE|ALT_INV_registers[0][6]~q\,
	datad => \REGFILE|ALT_INV_registers[2][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[6]~71_combout\);

-- Location: LABCELL_X42_Y20_N45
\inputALU[6]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~73_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][6]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][6]~q\,
	datab => \REGFILE|ALT_INV_registers[11][6]~q\,
	datac => \REGFILE|ALT_INV_registers[8][6]~q\,
	datad => \REGFILE|ALT_INV_registers[9][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[6]~73_combout\);

-- Location: LABCELL_X42_Y20_N33
\inputALU[6]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~74_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][6]~q\,
	datab => \REGFILE|ALT_INV_registers[13][6]~q\,
	datac => \REGFILE|ALT_INV_registers[15][6]~q\,
	datad => \REGFILE|ALT_INV_registers[14][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[6]~74_combout\);

-- Location: LABCELL_X42_Y20_N12
\inputALU[6]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~75_combout\ = ( \inputALU[6]~73_combout\ & ( \inputALU[6]~74_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[6]~71_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[6]~72_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[6]~73_combout\ & ( \inputALU[6]~74_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[6]~71_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[6]~72_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) ) ) ) # ( 
-- \inputALU[6]~73_combout\ & ( !\inputALU[6]~74_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[6]~71_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[6]~72_combout\))) ) ) ) # ( !\inputALU[6]~73_combout\ & ( !\inputALU[6]~74_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[6]~71_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[6]~72_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[6]~72_combout\,
	datad => \ALT_INV_inputALU[6]~71_combout\,
	datae => \ALT_INV_inputALU[6]~73_combout\,
	dataf => \ALT_INV_inputALU[6]~74_combout\,
	combout => \inputALU[6]~75_combout\);

-- Location: LABCELL_X40_Y20_N57
\inputALU[6]~358\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~358_combout\ = ( \inputALU[6]~75_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[6]~70_combout\) ) ) # ( !\inputALU[6]~75_combout\ & ( (\inputALU[6]~70_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[6]~70_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[6]~75_combout\,
	combout => \inputALU[6]~358_combout\);

-- Location: LABCELL_X36_Y20_N36
\inputALU[5]~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[5]~357_combout\ = ( \inputALU[5]~64_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[5]~59_combout\) ) ) # ( !\inputALU[5]~64_combout\ & ( (\inputALU[5]~59_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[5]~59_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[5]~64_combout\,
	combout => \inputALU[5]~357_combout\);

-- Location: MLABCELL_X39_Y19_N48
\inputALU[4]~356\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[4]~356_combout\ = ( \inputALU[4]~53_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[4]~48_combout\) ) ) # ( !\inputALU[4]~53_combout\ & ( (\inputALU[4]~48_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[4]~48_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[4]~53_combout\,
	combout => \inputALU[4]~356_combout\);

-- Location: LABCELL_X37_Y16_N45
\ALU|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~17_sumout\ = SUM(( \REGFILE|Mux27~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[4]~356_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) ) + ( 
-- \ALU|Add0~14\ ))
-- \ALU|Add0~18\ = CARRY(( \REGFILE|Mux27~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[4]~356_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(4))))) ) + ( 
-- \ALU|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \ALT_INV_inputALU[4]~356_combout\,
	cin => \ALU|Add0~14\,
	sumout => \ALU|Add0~17_sumout\,
	cout => \ALU|Add0~18\);

-- Location: LABCELL_X37_Y16_N48
\ALU|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~21_sumout\ = SUM(( \REGFILE|Mux26~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[5]~357_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) + ( 
-- \ALU|Add0~18\ ))
-- \ALU|Add0~22\ = CARRY(( \REGFILE|Mux26~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[5]~357_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))))) ) + ( 
-- \ALU|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \ALT_INV_inputALU[5]~357_combout\,
	cin => \ALU|Add0~18\,
	sumout => \ALU|Add0~21_sumout\,
	cout => \ALU|Add0~22\);

-- Location: LABCELL_X37_Y16_N51
\ALU|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~25_sumout\ = SUM(( \REGFILE|Mux25~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[6]~358_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) + ( 
-- \ALU|Add0~22\ ))
-- \ALU|Add0~26\ = CARRY(( \REGFILE|Mux25~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[6]~358_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) + ( 
-- \ALU|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \REGFILE|ALT_INV_Mux25~10_combout\,
	dataf => \ALT_INV_inputALU[6]~358_combout\,
	cin => \ALU|Add0~22\,
	sumout => \ALU|Add0~25_sumout\,
	cout => \ALU|Add0~26\);

-- Location: LABCELL_X37_Y16_N54
\ALU|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~29_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[7]~359_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) + ( \REGFILE|Mux24~10_combout\ ) + ( 
-- \ALU|Add0~26\ ))
-- \ALU|Add0~30\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[7]~359_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) + ( \REGFILE|Mux24~10_combout\ ) + ( 
-- \ALU|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datad => \ALT_INV_inputALU[7]~359_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~10_combout\,
	cin => \ALU|Add0~26\,
	sumout => \ALU|Add0~29_sumout\,
	cout => \ALU|Add0~30\);

-- Location: LABCELL_X37_Y16_N57
\ALU|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~33_sumout\ = SUM(( \REGFILE|Mux23~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[8]~360_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) + ( 
-- \ALU|Add0~30\ ))
-- \ALU|Add0~34\ = CARRY(( \REGFILE|Mux23~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[8]~360_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) + ( 
-- \ALU|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	dataf => \ALT_INV_inputALU[8]~360_combout\,
	cin => \ALU|Add0~30\,
	sumout => \ALU|Add0~33_sumout\,
	cout => \ALU|Add0~34\);

-- Location: LABCELL_X36_Y19_N21
\ALU|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~8_combout\ = ( \REGFILE|Mux23~10_combout\ & ( \inputALU[8]~98_combout\ & ( (!\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(3))) ) ) ) # ( !\REGFILE|Mux23~10_combout\ & ( \inputALU[8]~98_combout\ & ( 
-- (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(3)))) ) ) ) # ( \REGFILE|Mux23~10_combout\ & ( !\inputALU[8]~98_combout\ & ( (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(0) & 
-- (!\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(3)))) ) ) ) # ( !\REGFILE|Mux23~10_combout\ & ( !\inputALU[8]~98_combout\ & ( (!\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(0) & (\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000001000000000000000100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \REGFILE|ALT_INV_Mux23~10_combout\,
	dataf => \ALT_INV_inputALU[8]~98_combout\,
	combout => \ALU|Mux23~8_combout\);

-- Location: LABCELL_X30_Y19_N30
\ALU|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~5_combout\ = ( \ALU|ShiftRight0~2_combout\ & ( \ALU|ShiftRight0~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\inputALU[31]~351_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~2_combout\ & ( \ALU|ShiftRight0~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\)))) ) ) ) # ( \ALU|ShiftRight0~2_combout\ & ( !\ALU|ShiftRight0~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~2_combout\ & ( 
-- !\ALU|ShiftRight0~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \inputALU[31]~351_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001001000110000000100000001001000110010001100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALU|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~3_combout\,
	combout => \ALU|Mux23~5_combout\);

-- Location: LABCELL_X35_Y19_N12
\ALU|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|ShiftLeft0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\ALU|ShiftLeft0~1_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( \ALU|ShiftLeft0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\ALU|ShiftLeft0~7_combout\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\ALU|ShiftLeft0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\ALU|ShiftLeft0~1_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( !\ALU|ShiftLeft0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftLeft0~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010001000000010000010100000101010100010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALU|ALT_INV_ShiftLeft0~7_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftLeft0~16_combout\,
	combout => \ALU|Mux23~6_combout\);

-- Location: LABCELL_X36_Y19_N54
\ALU|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~9_combout\ = ( \ALU|Mux23~5_combout\ & ( \ALU|Mux23~6_combout\ & ( (!\ALU|Mux23~7_combout\ & (!\ALU|Mux23~8_combout\ & ((!\ALU|Add0~33_sumout\) # (!\ALU|Mux28~8_combout\)))) ) ) ) # ( !\ALU|Mux23~5_combout\ & ( \ALU|Mux23~6_combout\ & ( 
-- (!\ALU|Mux23~7_combout\ & (!\ALU|Mux23~8_combout\ & ((!\ALU|Add0~33_sumout\) # (!\ALU|Mux28~8_combout\)))) ) ) ) # ( \ALU|Mux23~5_combout\ & ( !\ALU|Mux23~6_combout\ & ( (!\ALU|Mux23~7_combout\ & (!\ALU|Mux23~8_combout\ & ((!\ALU|Add0~33_sumout\) # 
-- (!\ALU|Mux28~8_combout\)))) ) ) ) # ( !\ALU|Mux23~5_combout\ & ( !\ALU|Mux23~6_combout\ & ( (!\ALU|Mux23~8_combout\ & ((!\ALU|Add0~33_sumout\) # (!\ALU|Mux28~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000101000001000000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux23~7_combout\,
	datab => \ALU|ALT_INV_Add0~33_sumout\,
	datac => \ALU|ALT_INV_Mux23~8_combout\,
	datad => \ALU|ALT_INV_Mux28~8_combout\,
	datae => \ALU|ALT_INV_Mux23~5_combout\,
	dataf => \ALU|ALT_INV_Mux23~6_combout\,
	combout => \ALU|Mux23~9_combout\);

-- Location: LABCELL_X33_Y19_N57
\ALU|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~5_combout\ = ( \inputALU[12]~142_combout\ & ( \REGFILE|Mux19~10_combout\ & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & !\CONTROL|ALUControl\(3))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( \REGFILE|Mux19~10_combout\ & ( 
-- (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(3) & \CONTROL|ALUControl\(0)))) ) ) ) # ( \inputALU[12]~142_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & 
-- (!\CONTROL|ALUControl\(3) & \CONTROL|ALUControl\(0)))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( (\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(3) & !\CONTROL|ALUControl\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000001000000000000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(3),
	datad => \CONTROL|ALT_INV_ALUControl\(0),
	datae => \ALT_INV_inputALU[12]~142_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~10_combout\,
	combout => \ALU|Mux19~5_combout\);

-- Location: LABCELL_X33_Y19_N6
\ALU|ShiftRight0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~8_combout\ = ( \inputALU[12]~142_combout\ & ( \inputALU[13]~153_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[14]~164_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[15]~175_combout\))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( \inputALU[13]~153_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((\inputALU[14]~164_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))) # (\inputALU[15]~175_combout\))) ) ) ) # ( \inputALU[12]~142_combout\ & ( 
-- !\inputALU[13]~153_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (\inputALU[14]~164_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & 
-- (\inputALU[15]~175_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\inputALU[12]~142_combout\ & ( !\inputALU[13]~153_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[14]~164_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[15]~175_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \ALT_INV_inputALU[15]~175_combout\,
	datac => \ALT_INV_inputALU[14]~164_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datae => \ALT_INV_inputALU[12]~142_combout\,
	dataf => \ALT_INV_inputALU[13]~153_combout\,
	combout => \ALU|ShiftRight0~8_combout\);

-- Location: LABCELL_X30_Y19_N12
\ALU|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~4_combout\ = ( \ALU|ShiftRight0~2_combout\ & ( \ALU|ShiftRight0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~0_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|ShiftRight0~2_combout\ & ( \ALU|ShiftRight0~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~1_combout\))) ) ) ) # ( \ALU|ShiftRight0~2_combout\ & ( !\ALU|ShiftRight0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~2_combout\ & ( !\ALU|ShiftRight0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~0_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~1_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~8_combout\,
	combout => \ALU|Mux19~4_combout\);

-- Location: LABCELL_X36_Y19_N12
\ALU|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~6_combout\ = ( \ALU|ShiftLeft0~23_combout\ & ( (!\ALU|Mux19~5_combout\ & ((!\ALU|Mux17~1_combout\) # ((\CONTROL|ALUControl\(0) & !\ALU|Mux19~4_combout\)))) ) ) # ( !\ALU|ShiftLeft0~23_combout\ & ( (!\ALU|Mux19~5_combout\ & 
-- ((!\CONTROL|ALUControl\(0)) # ((!\ALU|Mux19~4_combout\) # (!\ALU|Mux17~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011001100010000001100110001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \ALU|ALT_INV_Mux19~5_combout\,
	datac => \ALU|ALT_INV_Mux19~4_combout\,
	datad => \ALU|ALT_INV_Mux17~1_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~23_combout\,
	combout => \ALU|Mux19~6_combout\);

-- Location: LABCELL_X31_Y19_N30
\ALU|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~2_combout\ = ( \REGFILE|Mux28~10_combout\ & ( \ALU|ShiftRight1~2_combout\ & ( (\ALU|ShiftRight1~1_combout\) # (\REGFILE|Mux29~10_combout\) ) ) ) # ( !\REGFILE|Mux28~10_combout\ & ( \ALU|ShiftRight1~2_combout\ & ( (!\REGFILE|Mux29~10_combout\ & 
-- ((\ALU|ShiftRight1~8_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~0_combout\)) ) ) ) # ( \REGFILE|Mux28~10_combout\ & ( !\ALU|ShiftRight1~2_combout\ & ( (!\REGFILE|Mux29~10_combout\ & \ALU|ShiftRight1~1_combout\) ) ) ) # ( 
-- !\REGFILE|Mux28~10_combout\ & ( !\ALU|ShiftRight1~2_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~8_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000101101011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~1_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~0_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~8_combout\,
	datae => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~2_combout\,
	combout => \ALU|Mux19~2_combout\);

-- Location: LABCELL_X31_Y19_N39
\ALU|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~3_combout\ = ( \ALU|ShiftRight1~39_combout\ & ( \ALU|Mux19~2_combout\ & ( (\ALU|Mux17~0_combout\ & (((\ALU|Mux23~2_combout\) # (\ALU|Mux27~13_combout\)) # (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( !\ALU|ShiftRight1~39_combout\ & ( 
-- \ALU|Mux19~2_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux27~13_combout\) # (\ALU|ShiftLeft1~2_combout\))) ) ) ) # ( \ALU|ShiftRight1~39_combout\ & ( !\ALU|Mux19~2_combout\ & ( (\ALU|Mux17~0_combout\ & ((\ALU|Mux23~2_combout\) # 
-- (\ALU|Mux27~13_combout\))) ) ) ) # ( !\ALU|ShiftRight1~39_combout\ & ( !\ALU|Mux19~2_combout\ & ( (\ALU|Mux27~13_combout\ & \ALU|Mux17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011111100000000011101110000000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	datab => \ALU|ALT_INV_Mux27~13_combout\,
	datac => \ALU|ALT_INV_Mux23~2_combout\,
	datad => \ALU|ALT_INV_Mux17~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~39_combout\,
	dataf => \ALU|ALT_INV_Mux19~2_combout\,
	combout => \ALU|Mux19~3_combout\);

-- Location: LABCELL_X31_Y18_N30
\ALU|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~0_combout\ = ( \ALU|ShiftRight0~3_combout\ & ( (\ALU|Mux27~4_combout\ & ((\ALU|ShiftLeft0~2_combout\) # (\inputALU[31]~351_combout\))) ) ) # ( !\ALU|ShiftRight0~3_combout\ & ( (\inputALU[31]~351_combout\ & (\ALU|Mux27~4_combout\ & 
-- !\ALU|ShiftLeft0~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_Mux27~4_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~3_combout\,
	combout => \ALU|Mux19~0_combout\);

-- Location: LABCELL_X36_Y19_N6
\ALU|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~8_combout\ = ( \ALU|ShiftLeft1~16_combout\ & ( \ALU|Add0~49_sumout\ & ( ((\ALU|Mux27~3_combout\ & ((\ALU|Mux27~5_combout\) # (\ALU|Mux19~0_combout\)))) # (\ALU|Mux28~8_combout\) ) ) ) # ( !\ALU|ShiftLeft1~16_combout\ & ( \ALU|Add0~49_sumout\ & 
-- ( ((\ALU|Mux27~3_combout\ & \ALU|Mux19~0_combout\)) # (\ALU|Mux28~8_combout\) ) ) ) # ( \ALU|ShiftLeft1~16_combout\ & ( !\ALU|Add0~49_sumout\ & ( (\ALU|Mux27~3_combout\ & ((\ALU|Mux27~5_combout\) # (\ALU|Mux19~0_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft1~16_combout\ & ( !\ALU|Add0~49_sumout\ & ( (\ALU|Mux27~3_combout\ & \ALU|Mux19~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010101010100110111001101110011011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux28~8_combout\,
	datac => \ALU|ALT_INV_Mux19~0_combout\,
	datad => \ALU|ALT_INV_Mux27~5_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~16_combout\,
	dataf => \ALU|ALT_INV_Add0~49_sumout\,
	combout => \ALU|Mux19~8_combout\);

-- Location: LABCELL_X36_Y19_N36
\ALU|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~2_combout\ = ( !\ALU|Mux19~3_combout\ & ( !\ALU|Mux19~8_combout\ & ( (!\ALU|Mux23~1_combout\ & (!\ALU|Mux23~4_combout\ & (\ALU|Mux23~9_combout\ & \ALU|Mux19~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux23~1_combout\,
	datab => \ALU|ALT_INV_Mux23~4_combout\,
	datac => \ALU|ALT_INV_Mux23~9_combout\,
	datad => \ALU|ALT_INV_Mux19~6_combout\,
	datae => \ALU|ALT_INV_Mux19~3_combout\,
	dataf => \ALU|ALT_INV_Mux19~8_combout\,
	combout => \ALU|Equal0~2_combout\);

-- Location: LABCELL_X35_Y17_N0
\ALU|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~4_combout\ = ( \ALU|Equal0~2_combout\ & ( !\ALU|Mux20~7_combout\ & ( (\ALU|Equal0~3_combout\ & (\ALU|Mux0~4_combout\ & ((!\ALU|Add0~125_sumout\) # (!\ALU|Mux8~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~125_sumout\,
	datab => \ALU|ALT_INV_Mux8~5_combout\,
	datac => \ALU|ALT_INV_Equal0~3_combout\,
	datad => \ALU|ALT_INV_Mux0~4_combout\,
	datae => \ALU|ALT_INV_Equal0~2_combout\,
	dataf => \ALU|ALT_INV_Mux20~7_combout\,
	combout => \ALU|Equal0~4_combout\);

-- Location: MLABCELL_X28_Y15_N9
\ALU|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~6_combout\ = ( !\REGFILE|Mux8~10_combout\ & ( (!\inputALU[23]~263_combout\ & \ALU|Mux8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[23]~263_combout\,
	datad => \ALU|ALT_INV_Mux8~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~10_combout\,
	combout => \ALU|Mux8~6_combout\);

-- Location: MLABCELL_X28_Y15_N24
\ALU|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~7_combout\ = ( \inputALU[7]~87_combout\ & ( (!\CONTROL|ALUControl\(2) & (\inputALU[31]~351_combout\)) # (\CONTROL|ALUControl\(2) & (((\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))))) ) ) # ( !\inputALU[7]~87_combout\ & ( 
-- (\inputALU[31]~351_combout\ & !\CONTROL|ALUControl\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000111010001000100011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALT_INV_inputALU[7]~87_combout\,
	combout => \ALU|Mux8~7_combout\);

-- Location: MLABCELL_X28_Y15_N30
\ALU|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~9_combout\ = ( \ALU|Mux10~6_combout\ & ( (!\inputALU[23]~263_combout\ & (\REGFILE|Mux8~10_combout\ & \ALU|Mux8~8_combout\)) # (\inputALU[23]~263_combout\ & ((\ALU|Mux8~8_combout\) # (\REGFILE|Mux8~10_combout\))) ) ) # ( !\ALU|Mux10~6_combout\ & 
-- ( (\ALU|Mux8~8_combout\ & ((\REGFILE|Mux8~10_combout\) # (\inputALU[23]~263_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[23]~263_combout\,
	datac => \REGFILE|ALT_INV_Mux8~10_combout\,
	datad => \ALU|ALT_INV_Mux8~8_combout\,
	dataf => \ALU|ALT_INV_Mux10~6_combout\,
	combout => \ALU|Mux8~9_combout\);

-- Location: MLABCELL_X28_Y15_N6
\ALU|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~10_combout\ = ( !\ALU|Mux8~9_combout\ & ( (!\CONTROL|ALUControl\(3)) # ((!\ALU|Mux9~0_combout\) # ((!\ALU|Mux8~6_combout\ & !\ALU|Mux8~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101010111111111110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \ALU|ALT_INV_Mux8~6_combout\,
	datac => \ALU|ALT_INV_Mux8~7_combout\,
	datad => \ALU|ALT_INV_Mux9~0_combout\,
	dataf => \ALU|ALT_INV_Mux8~9_combout\,
	combout => \ALU|Mux8~10_combout\);

-- Location: LABCELL_X29_Y15_N3
\ALU|Mux8~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~11_combout\ = ( \ALU|Add0~93_sumout\ & ( (!\ALU|Mux8~5_combout\ & \ALU|Mux8~10_combout\) ) ) # ( !\ALU|Add0~93_sumout\ & ( \ALU|Mux8~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~5_combout\,
	datad => \ALU|ALT_INV_Mux8~10_combout\,
	dataf => \ALU|ALT_INV_Add0~93_sumout\,
	combout => \ALU|Mux8~11_combout\);

-- Location: LABCELL_X29_Y15_N42
\ALU|Mux7~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux7~8_combout\ = ( \ALU|Add0~97_sumout\ & ( (!\ALU|Mux8~5_combout\ & \ALU|Mux7~7_combout\) ) ) # ( !\ALU|Add0~97_sumout\ & ( \ALU|Mux7~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~5_combout\,
	datac => \ALU|ALT_INV_Mux7~7_combout\,
	dataf => \ALU|ALT_INV_Add0~97_sumout\,
	combout => \ALU|Mux7~8_combout\);

-- Location: LABCELL_X29_Y15_N9
\ALU|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~0_combout\ = ( \ALU|Mux8~11_combout\ & ( \ALU|Mux7~8_combout\ & ( (!\ALU|Mux15~6_combout\) # ((!\ALU|Mux8~4_combout\ & !\ALU|Mux7~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux8~4_combout\,
	datad => \ALU|ALT_INV_Mux7~3_combout\,
	datae => \ALU|ALT_INV_Mux8~11_combout\,
	dataf => \ALU|ALT_INV_Mux7~8_combout\,
	combout => \ALU|Equal0~0_combout\);

-- Location: LABCELL_X35_Y14_N24
\ALU|ShiftRight0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~40_combout\ = ( \ALU|ShiftRight0~29_combout\ & ( \ALU|ShiftRight0~28_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\ALU|ShiftRight0~27_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\ALU|ShiftRight0~29_combout\ & ( \ALU|ShiftRight0~28_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\ALU|ShiftRight0~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~27_combout\)))) ) ) ) 
-- # ( \ALU|ShiftRight0~29_combout\ & ( !\ALU|ShiftRight0~28_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~33_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~27_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ALU|ShiftRight0~29_combout\ & ( !\ALU|ShiftRight0~28_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~27_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~33_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~27_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~29_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~28_combout\,
	combout => \ALU|ShiftRight0~40_combout\);

-- Location: LABCELL_X35_Y14_N42
\ALU|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~1_combout\ = ( \inputALU[15]~175_combout\ & ( \ALU|ShiftRight0~40_combout\ & ( (\CONTROL|ALUControl\(3) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\inputALU[31]~351_combout\)) ) ) ) # ( !\inputALU[15]~175_combout\ & ( 
-- \ALU|ShiftRight0~40_combout\ & ( (!\CONTROL|ALUControl\(3) & (!\REGFILE|Mux16~10_combout\)) # (\CONTROL|ALUControl\(3) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\inputALU[31]~351_combout\)))) ) ) ) # ( \inputALU[15]~175_combout\ & ( 
-- !\ALU|ShiftRight0~40_combout\ & ( (\CONTROL|ALUControl\(3) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\inputALU[31]~351_combout\))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( !\ALU|ShiftRight0~40_combout\ & ( 
-- (!\CONTROL|ALUControl\(3) & (!\REGFILE|Mux16~10_combout\)) # (\CONTROL|ALUControl\(3) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) # (!\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111000001100110011000010001011100010000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux16~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \ALT_INV_inputALU[15]~175_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~40_combout\,
	combout => \ALU|Mux16~1_combout\);

-- Location: LABCELL_X35_Y14_N6
\ALU|ShiftRight1~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~42_combout\ = ( \ALU|ShiftRight1~32_combout\ & ( \ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~26_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (\ALU|ShiftRight1~28_combout\))) ) ) ) # ( !\ALU|ShiftRight1~32_combout\ & ( \ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~26_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\) # ((\ALU|ShiftRight1~28_combout\)))) ) ) ) # ( \ALU|ShiftRight1~32_combout\ & ( !\ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\) # ((\ALU|ShiftRight1~26_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~28_combout\))) ) ) ) # ( !\ALU|ShiftRight1~32_combout\ & ( !\ALU|ShiftRight1~27_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & 
-- ((\ALU|ShiftRight1~26_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~28_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~26_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~32_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~27_combout\,
	combout => \ALU|ShiftRight1~42_combout\);

-- Location: LABCELL_X35_Y14_N0
\ALU|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~2_combout\ = ( \ALU|ShiftRight1~42_combout\ & ( (\CONTROL|ALUControl\(3) & (\CONTROL|ALUControl\(1) & ((\ALU|ShiftLeft1~2_combout\) # (\inputALU[31]~351_combout\)))) ) ) # ( !\ALU|ShiftRight1~42_combout\ & ( (\CONTROL|ALUControl\(3) & 
-- (\CONTROL|ALUControl\(1) & (\inputALU[31]~351_combout\ & !\ALU|ShiftLeft1~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~42_combout\,
	combout => \ALU|Mux16~2_combout\);

-- Location: LABCELL_X35_Y14_N48
\ALU|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~4_combout\ = ( \ALU|Mux16~2_combout\ & ( \CONTROL|ALUControl\(2) & ( !\ALU|Mux16~6_combout\ ) ) ) # ( !\ALU|Mux16~2_combout\ & ( \CONTROL|ALUControl\(2) & ( !\ALU|Mux16~6_combout\ ) ) ) # ( \ALU|Mux16~2_combout\ & ( !\CONTROL|ALUControl\(2) & ( 
-- (!\CONTROL|ALUControl\(0) & !\ALU|Mux16~6_combout\) ) ) ) # ( !\ALU|Mux16~2_combout\ & ( !\CONTROL|ALUControl\(2) & ( (!\ALU|Mux16~6_combout\ & ((!\CONTROL|ALUControl\(0)) # ((\ALU|Mux16~1_combout\) # (\CONTROL|ALUControl\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000011110000101000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \ALU|ALT_INV_Mux16~6_combout\,
	datad => \ALU|ALT_INV_Mux16~1_combout\,
	datae => \ALU|ALT_INV_Mux16~2_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	combout => \ALU|Mux16~4_combout\);

-- Location: LABCELL_X35_Y14_N3
\ALU|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux6~8_combout\ = ( \ALU|Mux6~7_combout\ & ( (!\ALU|Add0~101_sumout\) # (!\ALU|Mux8~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Add0~101_sumout\,
	datad => \ALU|ALT_INV_Mux8~5_combout\,
	dataf => \ALU|ALT_INV_Mux6~7_combout\,
	combout => \ALU|Mux6~8_combout\);

-- Location: LABCELL_X29_Y17_N48
\ALU|ShiftLeft1~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~22_combout\ = ( \ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~5_combout\ & ( ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~21_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~9_combout\)))) # (\REGFILE|Mux29~10_combout\) ) 
-- ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~5_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~21_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~9_combout\))))) # 
-- (\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~5_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~21_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~9_combout\))))) # (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~5_combout\ & ( (!\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~21_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~9_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~21_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~9_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~14_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	combout => \ALU|ShiftLeft1~22_combout\);

-- Location: MLABCELL_X34_Y14_N30
\ALU|ShiftLeft1~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~23_combout\ = ( \ALU|ShiftLeft1~2_combout\ & ( \ALU|ShiftLeft1~22_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALU|ALT_INV_ShiftLeft1~2_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~22_combout\,
	combout => \ALU|ShiftLeft1~23_combout\);

-- Location: LABCELL_X30_Y17_N24
\ALU|ShiftLeft0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~29_combout\ = ( \ALU|ShiftLeft0~15_combout\ & ( \ALU|ShiftLeft0~5_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~28_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftLeft0~21_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) ) ) ) # ( !\ALU|ShiftLeft0~15_combout\ & ( \ALU|ShiftLeft0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftLeft0~21_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # 
-- ( \ALU|ShiftLeft0~15_combout\ & ( !\ALU|ShiftLeft0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftLeft0~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~21_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout\ & ( !\ALU|ShiftLeft0~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~28_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~21_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~28_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ALU|ShiftLeft0~29_combout\);

-- Location: LABCELL_X35_Y14_N18
\ALU|ShiftLeft0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~30_combout\ = ( \ALU|ShiftLeft0~29_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_ShiftLeft0~29_combout\,
	combout => \ALU|ShiftLeft0~30_combout\);

-- Location: LABCELL_X35_Y14_N54
\ALU|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~10_combout\ = ( !\CONTROL|ALUControl\(1) & ( ((!\CONTROL|ALUControl\(3) & (\inputALU[15]~175_combout\ & (\REGFILE|Mux16~10_combout\))) # (\CONTROL|ALUControl\(3) & (((\ALU|ShiftLeft0~30_combout\))))) ) ) # ( \CONTROL|ALUControl\(1) & ( 
-- (!\CONTROL|ALUControl\(3) & (((\ALU|Add0~61_sumout\)))) # (\CONTROL|ALUControl\(3) & (\ALU|ShiftLeft1~23_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001100000111010001110100110011001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~23_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Add0~61_sumout\,
	datad => \REGFILE|ALT_INV_Mux16~10_combout\,
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALU|ALT_INV_ShiftLeft0~30_combout\,
	datag => \ALT_INV_inputALU[15]~175_combout\,
	combout => \ALU|Mux16~10_combout\);

-- Location: LABCELL_X35_Y14_N30
\ALU|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~1_combout\ = ( \ALU|Mux6~8_combout\ & ( \ALU|Mux16~10_combout\ & ( (\ALU|Mux16~4_combout\ & (!\ALU|Mux16~0_combout\ & ((!\ALU|Mux15~6_combout\) # (!\ALU|Mux6~3_combout\)))) ) ) ) # ( \ALU|Mux6~8_combout\ & ( !\ALU|Mux16~10_combout\ & ( 
-- (\ALU|Mux16~4_combout\ & ((!\ALU|Mux15~6_combout\) # (!\ALU|Mux6~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101000101010000000000000000000101010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux16~4_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux6~3_combout\,
	datad => \ALU|ALT_INV_Mux16~0_combout\,
	datae => \ALU|ALT_INV_Mux6~8_combout\,
	dataf => \ALU|ALT_INV_Mux16~10_combout\,
	combout => \ALU|Equal0~1_combout\);

-- Location: MLABCELL_X34_Y15_N48
\ALU|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Equal0~7_combout\ = ( \ALU|Equal0~0_combout\ & ( \ALU|Equal0~1_combout\ & ( (\ALU|Equal0~6_combout\ & (\ALU|Equal0~5_combout\ & (\ALU|Equal0~4_combout\ & !\ALU|Mux4~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Equal0~6_combout\,
	datab => \ALU|ALT_INV_Equal0~5_combout\,
	datac => \ALU|ALT_INV_Equal0~4_combout\,
	datad => \ALU|ALT_INV_Mux4~8_combout\,
	datae => \ALU|ALT_INV_Equal0~0_combout\,
	dataf => \ALU|ALT_INV_Equal0~1_combout\,
	combout => \ALU|Equal0~7_combout\);

-- Location: MLABCELL_X34_Y15_N54
\PC|PC[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|PC[2]~1_combout\ = ( \PC|PC[1]~0_combout\ & ( \ALU|Equal0~13_combout\ & ( !\CONTROL|Mux7~0_combout\ ) ) ) # ( !\PC|PC[1]~0_combout\ & ( \ALU|Equal0~13_combout\ & ( (\ADD_MUX~0_combout\ & (!\CONTROL|Mux7~0_combout\ & (!\ALU|Equal0~7_combout\ $ 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))))) ) ) ) # ( \PC|PC[1]~0_combout\ & ( !\ALU|Equal0~13_combout\ & ( !\CONTROL|Mux7~0_combout\ ) ) ) # ( !\PC|PC[1]~0_combout\ & ( !\ALU|Equal0~13_combout\ & ( (\ADD_MUX~0_combout\ & 
-- (!\CONTROL|Mux7~0_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000110011001100110001000000000001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_ADD_MUX~0_combout\,
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	datac => \ALU|ALT_INV_Equal0~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datae => \PC|ALT_INV_PC[1]~0_combout\,
	dataf => \ALU|ALT_INV_Equal0~13_combout\,
	combout => \PC|PC[2]~1_combout\);

-- Location: LABCELL_X33_Y15_N42
\NEXT_PC[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[25]~26_combout\ = ( \Add0~93_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~93_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( !\Add0~93_sumout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~93_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) ) ) ) # ( \Add0~93_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux6~10_combout\) ) ) ) # ( !\Add0~93_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux6~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \REGFILE|ALT_INV_Mux6~10_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \ALT_INV_Add1~93_sumout\,
	datae => \ALT_INV_Add0~93_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[25]~26_combout\);

-- Location: FF_X33_Y15_N44
\PC|PC[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[25]~26_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(25));

-- Location: MLABCELL_X39_Y11_N57
\REGFILE|registers[27][25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][25]~feeder_combout\ = ( \Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~93_sumout\,
	combout => \REGFILE|registers[27][25]~feeder_combout\);

-- Location: FF_X39_Y11_N59
\REGFILE|registers[27][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][25]~feeder_combout\,
	asdata => \ALU|Mux6~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][25]~q\);

-- Location: MLABCELL_X39_Y15_N15
\REGFILE|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][25]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][25]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][25]~q\ & ( (\REGFILE|registers[19][25]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[23][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[27][25]~q\)) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[31][25]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[23][25]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[19][25]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[27][25]~q\,
	datac => \REGFILE|ALT_INV_registers[19][25]~q\,
	datad => \REGFILE|ALT_INV_registers[31][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[23][25]~q\,
	combout => \REGFILE|Mux6~3_combout\);

-- Location: LABCELL_X45_Y17_N57
\REGFILE|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][25]~q\ & ( (\REGFILE|registers[21][25]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[17][25]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[25][25]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[29][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[21][25]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[29][25]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[17][25]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[25][25]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000010100000101000010001101110110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_registers[25][25]~q\,
	datac => \REGFILE|ALT_INV_registers[21][25]~q\,
	datad => \REGFILE|ALT_INV_registers[17][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[29][25]~q\,
	combout => \REGFILE|Mux6~1_combout\);

-- Location: LABCELL_X40_Y16_N57
\REGFILE|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][25]~q\,
	datab => \REGFILE|ALT_INV_registers[20][25]~q\,
	datac => \REGFILE|ALT_INV_registers[28][25]~q\,
	datad => \REGFILE|ALT_INV_registers[24][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux6~0_combout\);

-- Location: LABCELL_X45_Y13_N42
\REGFILE|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][25]~q\,
	datab => \REGFILE|ALT_INV_registers[18][25]~q\,
	datac => \REGFILE|ALT_INV_registers[26][25]~q\,
	datad => \REGFILE|ALT_INV_registers[30][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux6~2_combout\);

-- Location: LABCELL_X40_Y16_N0
\REGFILE|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~4_combout\ = ( \REGFILE|Mux6~0_combout\ & ( \REGFILE|Mux6~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux6~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux6~3_combout\))) ) ) ) # ( !\REGFILE|Mux6~0_combout\ & ( \REGFILE|Mux6~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux6~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux6~3_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux6~0_combout\ & ( !\REGFILE|Mux6~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux6~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux6~3_combout\))) ) ) ) # ( !\REGFILE|Mux6~0_combout\ & ( !\REGFILE|Mux6~2_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux6~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux6~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux6~3_combout\,
	datad => \REGFILE|ALT_INV_Mux6~1_combout\,
	datae => \REGFILE|ALT_INV_Mux6~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux6~2_combout\,
	combout => \REGFILE|Mux6~4_combout\);

-- Location: LABCELL_X40_Y9_N54
\REGFILE|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][25]~q\,
	datab => \REGFILE|ALT_INV_registers[8][25]~q\,
	datac => \REGFILE|ALT_INV_registers[11][25]~q\,
	datad => \REGFILE|ALT_INV_registers[10][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux6~5_combout\);

-- Location: LABCELL_X40_Y9_N42
\REGFILE|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][25]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][25]~q\,
	datab => \REGFILE|ALT_INV_registers[13][25]~q\,
	datac => \REGFILE|ALT_INV_registers[15][25]~q\,
	datad => \REGFILE|ALT_INV_registers[14][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux6~7_combout\);

-- Location: LABCELL_X40_Y9_N3
\REGFILE|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][25]~q\,
	datab => \REGFILE|ALT_INV_registers[3][25]~q\,
	datac => \REGFILE|ALT_INV_registers[1][25]~q\,
	datad => \REGFILE|ALT_INV_registers[0][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux6~6_combout\);

-- Location: LABCELL_X40_Y9_N24
\REGFILE|Mux6~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][25]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][25]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][25]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][25]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][25]~q\,
	datab => \REGFILE|ALT_INV_registers[5][25]~q\,
	datac => \REGFILE|ALT_INV_registers[7][25]~q\,
	datad => \REGFILE|ALT_INV_registers[6][25]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux6~8_combout\);

-- Location: LABCELL_X40_Y9_N30
\REGFILE|Mux6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~9_combout\ = ( \REGFILE|Mux6~6_combout\ & ( \REGFILE|Mux6~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux6~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux6~7_combout\)))) ) ) ) # ( !\REGFILE|Mux6~6_combout\ & ( \REGFILE|Mux6~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux6~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux6~7_combout\))))) ) ) ) # ( \REGFILE|Mux6~6_combout\ & ( !\REGFILE|Mux6~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux6~5_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux6~7_combout\))))) ) ) ) # ( !\REGFILE|Mux6~6_combout\ & ( !\REGFILE|Mux6~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux6~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux6~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux6~5_combout\,
	datad => \REGFILE|ALT_INV_Mux6~7_combout\,
	datae => \REGFILE|ALT_INV_Mux6~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux6~8_combout\,
	combout => \REGFILE|Mux6~9_combout\);

-- Location: LABCELL_X40_Y16_N9
\REGFILE|Mux6~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux6~10_combout\ = ( \REGFILE|Mux6~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux6~4_combout\) ) ) # ( !\REGFILE|Mux6~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux6~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux6~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux6~9_combout\,
	combout => \REGFILE|Mux6~10_combout\);

-- Location: LABCELL_X37_Y18_N42
\ALU|ShiftLeft0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~20_combout\ = ( \ALU|ShiftLeft0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftLeft0~12_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~13_combout\)))) ) ) # ( !\ALU|ShiftLeft0~19_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~12_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~13_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011010001010110011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~12_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~19_combout\,
	combout => \ALU|ShiftLeft0~20_combout\);

-- Location: LABCELL_X30_Y16_N33
\ALU|ShiftLeft0~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~44_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[23]~263_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[24]~274_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[25]~285_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[26]~296_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~274_combout\,
	datab => \ALT_INV_inputALU[23]~263_combout\,
	datac => \ALT_INV_inputALU[26]~296_combout\,
	datad => \ALT_INV_inputALU[25]~285_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftLeft0~44_combout\);

-- Location: MLABCELL_X34_Y16_N42
\ALU|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~0_combout\ = ( \ALU|ShiftLeft0~38_combout\ & ( \ALU|ShiftLeft0~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftLeft0~44_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftLeft0~26_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~38_combout\ & ( \ALU|ShiftLeft0~34_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftLeft0~44_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~26_combout\))) ) ) ) # ( \ALU|ShiftLeft0~38_combout\ & ( !\ALU|ShiftLeft0~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~44_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftLeft0~26_combout\)))) ) ) ) # 
-- ( !\ALU|ShiftLeft0~38_combout\ & ( !\ALU|ShiftLeft0~34_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~44_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~26_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~44_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~38_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~34_combout\,
	combout => \ALU|Mux5~0_combout\);

-- Location: LABCELL_X30_Y17_N30
\ALU|ShiftRight0~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~39_combout\ = ( \inputALU[30]~340_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~0_combout\) # (\inputALU[31]~351_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~351_combout\)))) ) ) # ( !\inputALU[30]~340_combout\ & ( (\inputALU[31]~351_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & !\ALU|ShiftLeft0~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000011000001110000001100000111010001110000011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ALT_INV_inputALU[30]~340_combout\,
	combout => \ALU|ShiftRight0~39_combout\);

-- Location: LABCELL_X30_Y17_N3
\ALU|ShiftRight0~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~42_combout\ = ( !\ALU|ShiftRight0~39_combout\ & ( (!\ALU|ShiftLeft0~2_combout\) # (!\ALU|ShiftRight0~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~21_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~39_combout\,
	combout => \ALU|ShiftRight0~42_combout\);

-- Location: LABCELL_X30_Y16_N39
\ALU|ShiftRight1~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~38_combout\ = ( \ALU|ShiftRight1~20_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\) # ((\ALU|ShiftRight1~21_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((\inputALU[31]~351_combout\)))) ) ) # ( 
-- !\ALU|ShiftRight1~20_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~21_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((\inputALU[31]~351_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001110101111001100111010111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~21_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~20_combout\,
	combout => \ALU|ShiftRight1~38_combout\);

-- Location: LABCELL_X30_Y16_N30
\ALU|ShiftLeft1~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~40_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[23]~263_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[24]~274_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[25]~285_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[26]~296_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~274_combout\,
	datab => \ALT_INV_inputALU[23]~263_combout\,
	datac => \ALT_INV_inputALU[25]~285_combout\,
	datad => \ALT_INV_inputALU[26]~296_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftLeft1~40_combout\);

-- Location: LABCELL_X29_Y16_N18
\ALU|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~1_combout\ = ( \ALU|ShiftLeft1~26_combout\ & ( \ALU|ShiftLeft1~40_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~33_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\))) ) ) ) 
-- # ( !\ALU|ShiftLeft1~26_combout\ & ( \ALU|ShiftLeft1~40_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~33_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\ & 
-- ((\REGFILE|Mux29~10_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~26_combout\ & ( !\ALU|ShiftLeft1~40_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftLeft1~33_combout\ & \REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~19_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~26_combout\ & ( !\ALU|ShiftLeft1~40_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~33_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~19_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~33_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~26_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~40_combout\,
	combout => \ALU|Mux5~1_combout\);

-- Location: LABCELL_X35_Y16_N48
\ALU|ShiftLeft1~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~39_combout\ = ( \ALU|ShiftLeft1~8_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~13_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~4_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (!\REGFILE|Mux28~10_combout\)) ) ) # ( !\ALU|ShiftLeft1~8_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~13_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001000110110011100100011011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~13_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~8_combout\,
	combout => \ALU|ShiftLeft1~39_combout\);

-- Location: LABCELL_X35_Y16_N18
\ALU|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~2_combout\ = ( \ALU|ShiftLeft1~39_combout\ & ( (!\ALU|Mux9~4_combout\ & (((\ALU|ShiftRight1~38_combout\)) # (\ALU|Mux9~3_combout\))) # (\ALU|Mux9~4_combout\ & (!\ALU|Mux9~3_combout\ & ((\ALU|Mux5~1_combout\)))) ) ) # ( 
-- !\ALU|ShiftLeft1~39_combout\ & ( (!\ALU|Mux9~3_combout\ & ((!\ALU|Mux9~4_combout\ & (\ALU|ShiftRight1~38_combout\)) # (\ALU|Mux9~4_combout\ & ((\ALU|Mux5~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux9~4_combout\,
	datab => \ALU|ALT_INV_Mux9~3_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~38_combout\,
	datad => \ALU|ALT_INV_Mux5~1_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~39_combout\,
	combout => \ALU|Mux5~2_combout\);

-- Location: LABCELL_X35_Y16_N54
\ALU|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~3_combout\ = ( \ALU|ShiftRight0~42_combout\ & ( \ALU|Mux5~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (!\ALU|Mux28~20_combout\)) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux5~0_combout\))) # (\ALU|Mux28~20_combout\ & 
-- (\ALU|ShiftLeft0~20_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~42_combout\ & ( \ALU|Mux5~2_combout\ & ( (!\ALU|Mux18~8_combout\) # ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux5~0_combout\))) # (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~20_combout\))) ) ) ) # ( 
-- \ALU|ShiftRight0~42_combout\ & ( !\ALU|Mux5~2_combout\ & ( (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux5~0_combout\))) # (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~20_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~42_combout\ & ( 
-- !\ALU|Mux5~2_combout\ & ( (!\ALU|Mux18~8_combout\ & (\ALU|Mux28~20_combout\)) # (\ALU|Mux18~8_combout\ & ((!\ALU|Mux28~20_combout\ & ((\ALU|Mux5~0_combout\))) # (\ALU|Mux28~20_combout\ & (\ALU|ShiftLeft0~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001101100111000000010100010110101011111011111000100111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux18~8_combout\,
	datab => \ALU|ALT_INV_Mux28~20_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~20_combout\,
	datad => \ALU|ALT_INV_Mux5~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~42_combout\,
	dataf => \ALU|ALT_INV_Mux5~2_combout\,
	combout => \ALU|Mux5~3_combout\);

-- Location: LABCELL_X36_Y16_N42
\ALU|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux5~8_combout\ = ( \ALU|Mux5~3_combout\ & ( (((\ALU|Mux8~5_combout\ & \ALU|Add0~105_sumout\)) # (\ALU|Mux15~6_combout\)) # (\ALU|Mux5~7_combout\) ) ) # ( !\ALU|Mux5~3_combout\ & ( ((\ALU|Mux8~5_combout\ & \ALU|Add0~105_sumout\)) # 
-- (\ALU|Mux5~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux5~7_combout\,
	datab => \ALU|ALT_INV_Mux8~5_combout\,
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Add0~105_sumout\,
	dataf => \ALU|ALT_INV_Mux5~3_combout\,
	combout => \ALU|Mux5~8_combout\);

-- Location: FF_X39_Y20_N26
\REGFILE|registers[28][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][26]~q\);

-- Location: LABCELL_X40_Y14_N6
\REGFILE|registers[24][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[24][26]~feeder_combout\);

-- Location: FF_X40_Y14_N8
\REGFILE|registers[24][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][26]~q\);

-- Location: MLABCELL_X39_Y12_N12
\REGFILE|registers[20][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[20][26]~feeder_combout\);

-- Location: FF_X39_Y12_N14
\REGFILE|registers[20][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][26]~q\);

-- Location: LABCELL_X45_Y13_N48
\REGFILE|registers[16][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[16][26]~feeder_combout\);

-- Location: FF_X45_Y13_N50
\REGFILE|registers[16][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][26]~q\);

-- Location: LABCELL_X40_Y14_N0
\REGFILE|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][26]~q\,
	datab => \REGFILE|ALT_INV_registers[24][26]~q\,
	datac => \REGFILE|ALT_INV_registers[20][26]~q\,
	datad => \REGFILE|ALT_INV_registers[16][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux5~0_combout\);

-- Location: LABCELL_X37_Y10_N15
\REGFILE|registers[18][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[18][26]~feeder_combout\);

-- Location: FF_X37_Y10_N17
\REGFILE|registers[18][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][26]~q\);

-- Location: MLABCELL_X39_Y14_N45
\REGFILE|registers[30][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[30][26]~feeder_combout\);

-- Location: FF_X39_Y14_N47
\REGFILE|registers[30][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][26]~q\);

-- Location: LABCELL_X35_Y10_N12
\REGFILE|registers[22][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[22][26]~feeder_combout\);

-- Location: FF_X35_Y10_N14
\REGFILE|registers[22][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][26]~q\);

-- Location: LABCELL_X40_Y14_N15
\REGFILE|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][26]~q\,
	datab => \REGFILE|ALT_INV_registers[18][26]~q\,
	datac => \REGFILE|ALT_INV_registers[30][26]~q\,
	datad => \REGFILE|ALT_INV_registers[22][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux5~2_combout\);

-- Location: LABCELL_X36_Y22_N54
\REGFILE|registers[27][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[27][26]~feeder_combout\);

-- Location: FF_X36_Y22_N56
\REGFILE|registers[27][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][26]~q\);

-- Location: LABCELL_X42_Y12_N0
\REGFILE|registers[19][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[19][26]~feeder_combout\);

-- Location: FF_X42_Y12_N2
\REGFILE|registers[19][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][26]~q\);

-- Location: LABCELL_X43_Y14_N3
\REGFILE|registers[31][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[31][26]~feeder_combout\);

-- Location: FF_X43_Y14_N5
\REGFILE|registers[31][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][26]~q\);

-- Location: LABCELL_X35_Y10_N18
\REGFILE|registers[23][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[23][26]~feeder_combout\);

-- Location: FF_X35_Y10_N20
\REGFILE|registers[23][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][26]~q\);

-- Location: LABCELL_X42_Y10_N6
\REGFILE|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][26]~q\,
	datab => \REGFILE|ALT_INV_registers[19][26]~q\,
	datac => \REGFILE|ALT_INV_registers[31][26]~q\,
	datad => \REGFILE|ALT_INV_registers[23][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux5~3_combout\);

-- Location: MLABCELL_X39_Y18_N51
\REGFILE|registers[29][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][26]~feeder_combout\ = ( \Add0~97_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[29][26]~feeder_combout\);

-- Location: FF_X39_Y18_N53
\REGFILE|registers[29][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][26]~q\);

-- Location: LABCELL_X37_Y10_N9
\REGFILE|registers[17][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[17][26]~feeder_combout\);

-- Location: FF_X37_Y10_N11
\REGFILE|registers[17][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][26]~q\);

-- Location: MLABCELL_X39_Y20_N54
\REGFILE|registers[25][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[25][26]~feeder_combout\);

-- Location: FF_X39_Y20_N56
\REGFILE|registers[25][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][26]~q\);

-- Location: LABCELL_X42_Y12_N27
\REGFILE|registers[21][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[21][26]~feeder_combout\);

-- Location: FF_X42_Y12_N29
\REGFILE|registers[21][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][26]~q\);

-- Location: MLABCELL_X39_Y10_N30
\REGFILE|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][26]~q\,
	datab => \REGFILE|ALT_INV_registers[17][26]~q\,
	datac => \REGFILE|ALT_INV_registers[25][26]~q\,
	datad => \REGFILE|ALT_INV_registers[21][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux5~1_combout\);

-- Location: LABCELL_X42_Y12_N54
\REGFILE|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~4_combout\ = ( \REGFILE|Mux5~3_combout\ & ( \REGFILE|Mux5~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux5~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|Mux5~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux5~3_combout\ & ( \REGFILE|Mux5~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux5~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|Mux5~2_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux5~3_combout\ & ( !\REGFILE|Mux5~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux5~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux5~2_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REGFILE|Mux5~3_combout\ & ( !\REGFILE|Mux5~1_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux5~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux5~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \REGFILE|ALT_INV_Mux5~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux5~2_combout\,
	datae => \REGFILE|ALT_INV_Mux5~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~1_combout\,
	combout => \REGFILE|Mux5~4_combout\);

-- Location: MLABCELL_X39_Y16_N57
\REGFILE|Mux5~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][26]~q\,
	datab => \REGFILE|ALT_INV_registers[5][26]~q\,
	datac => \REGFILE|ALT_INV_registers[4][26]~q\,
	datad => \REGFILE|ALT_INV_registers[6][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux5~8_combout\);

-- Location: MLABCELL_X39_Y16_N21
\REGFILE|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][26]~q\,
	datab => \REGFILE|ALT_INV_registers[1][26]~q\,
	datac => \REGFILE|ALT_INV_registers[2][26]~q\,
	datad => \REGFILE|ALT_INV_registers[3][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux5~6_combout\);

-- Location: MLABCELL_X39_Y16_N3
\REGFILE|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][26]~q\,
	datab => \REGFILE|ALT_INV_registers[14][26]~q\,
	datac => \REGFILE|ALT_INV_registers[12][26]~q\,
	datad => \REGFILE|ALT_INV_registers[13][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux5~7_combout\);

-- Location: MLABCELL_X39_Y16_N15
\REGFILE|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][26]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][26]~q\,
	datab => \REGFILE|ALT_INV_registers[9][26]~q\,
	datac => \REGFILE|ALT_INV_registers[10][26]~q\,
	datad => \REGFILE|ALT_INV_registers[8][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux5~5_combout\);

-- Location: LABCELL_X42_Y12_N42
\REGFILE|Mux5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~9_combout\ = ( \REGFILE|Mux5~7_combout\ & ( \REGFILE|Mux5~5_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux5~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux5~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux5~7_combout\ & ( \REGFILE|Mux5~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux5~6_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux5~8_combout\))) ) ) ) # ( \REGFILE|Mux5~7_combout\ & ( 
-- !\REGFILE|Mux5~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux5~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (((\REGFILE|Mux5~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)))) ) ) ) # ( !\REGFILE|Mux5~7_combout\ & ( !\REGFILE|Mux5~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux5~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux5~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux5~8_combout\,
	datad => \REGFILE|ALT_INV_Mux5~6_combout\,
	datae => \REGFILE|ALT_INV_Mux5~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~5_combout\,
	combout => \REGFILE|Mux5~9_combout\);

-- Location: LABCELL_X42_Y12_N30
\REGFILE|Mux5~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux5~10_combout\ = ( \REGFILE|Mux5~4_combout\ & ( \REGFILE|Mux5~9_combout\ ) ) # ( !\REGFILE|Mux5~4_combout\ & ( \REGFILE|Mux5~9_combout\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) ) # ( \REGFILE|Mux5~4_combout\ & ( 
-- !\REGFILE|Mux5~9_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(25) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux5~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~9_combout\,
	combout => \REGFILE|Mux5~10_combout\);

-- Location: LABCELL_X35_Y13_N42
\NEXT_PC[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[26]~27_combout\ = ( \Add1~97_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\Add1~97_sumout\ & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \Add1~97_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~97_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux5~10_combout\))) ) ) ) # ( !\Add1~97_sumout\ & ( 
-- !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~97_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux5~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \ALT_INV_Add0~97_sumout\,
	datac => \REGFILE|ALT_INV_Mux5~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \ALT_INV_Add1~97_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[26]~27_combout\);

-- Location: FF_X35_Y13_N44
\PC|PC[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[26]~27_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(26));

-- Location: LABCELL_X40_Y14_N36
\REGFILE|registers[26][26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][26]~feeder_combout\ = \Add0~97_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~97_sumout\,
	combout => \REGFILE|registers[26][26]~feeder_combout\);

-- Location: FF_X40_Y14_N38
\REGFILE|registers[26][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][26]~feeder_combout\,
	asdata => \ALU|Mux5~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][26]~q\);

-- Location: LABCELL_X40_Y14_N54
\inputALU[26]~288\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~288_combout\ = ( \REGFILE|registers[22][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][26]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][26]~q\))) ) ) ) # ( !\REGFILE|registers[22][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][26]~q\))) ) ) ) # ( \REGFILE|registers[22][26]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[18][26]~q\) ) ) ) # ( !\REGFILE|registers[22][26]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & ( (\REGFILE|registers[18][26]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][26]~q\,
	datab => \REGFILE|ALT_INV_registers[18][26]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[30][26]~q\,
	datae => \REGFILE|ALT_INV_registers[22][26]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[26]~288_combout\);

-- Location: LABCELL_X40_Y14_N27
\inputALU[26]~287\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~287_combout\ = ( \REGFILE|registers[25][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[29][26]~q\) ) ) ) # ( 
-- !\REGFILE|registers[25][26]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[29][26]~q\) ) ) ) # ( \REGFILE|registers[25][26]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[21][26]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[25][26]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[17][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[21][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[29][26]~q\,
	datac => \REGFILE|ALT_INV_registers[17][26]~q\,
	datad => \REGFILE|ALT_INV_registers[21][26]~q\,
	datae => \REGFILE|ALT_INV_registers[25][26]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[26]~287_combout\);

-- Location: LABCELL_X40_Y14_N3
\inputALU[26]~286\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~286_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][26]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][26]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][26]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][26]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][26]~q\,
	datab => \REGFILE|ALT_INV_registers[24][26]~q\,
	datac => \REGFILE|ALT_INV_registers[16][26]~q\,
	datad => \REGFILE|ALT_INV_registers[20][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[26]~286_combout\);

-- Location: LABCELL_X40_Y14_N48
\inputALU[26]~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~289_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[31][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[19][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[23][26]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[27][26]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[31][26]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( !\REGFILE|registers[27][26]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[19][26]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[23][26]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[19][26]~q\,
	datac => \REGFILE|ALT_INV_registers[31][26]~q\,
	datad => \REGFILE|ALT_INV_registers[23][26]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	dataf => \REGFILE|ALT_INV_registers[27][26]~q\,
	combout => \inputALU[26]~289_combout\);

-- Location: LABCELL_X40_Y14_N18
\inputALU[26]~290\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~290_combout\ = ( \inputALU[26]~286_combout\ & ( \inputALU[26]~289_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[26]~287_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[26]~288_combout\))) ) ) ) # ( !\inputALU[26]~286_combout\ & ( \inputALU[26]~289_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[26]~287_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[26]~288_combout\))) ) ) ) # ( \inputALU[26]~286_combout\ & ( !\inputALU[26]~289_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[26]~287_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[26]~288_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) 
-- # ( !\inputALU[26]~286_combout\ & ( !\inputALU[26]~289_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[26]~287_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[26]~288_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[26]~288_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[26]~287_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[26]~286_combout\,
	dataf => \ALT_INV_inputALU[26]~289_combout\,
	combout => \inputALU[26]~290_combout\);

-- Location: LABCELL_X30_Y16_N57
\inputALU[26]~296\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[26]~296_combout\ = ( \inputALU[26]~295_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[26]~290_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[26]~295_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[26]~290_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[26]~290_combout\,
	dataf => \ALT_INV_inputALU[26]~295_combout\,
	combout => \inputALU[26]~296_combout\);

-- Location: LABCELL_X30_Y16_N21
\ALU|ShiftRight0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~28_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[26]~296_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[25]~285_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[24]~274_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[23]~263_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~274_combout\,
	datab => \ALT_INV_inputALU[26]~296_combout\,
	datac => \ALT_INV_inputALU[23]~263_combout\,
	datad => \ALT_INV_inputALU[25]~285_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~28_combout\);

-- Location: LABCELL_X30_Y16_N42
\ALU|ShiftRight0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~37_combout\ = ( \ALU|ShiftRight0~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~28_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~351_combout\)))) ) ) # ( !\ALU|ShiftRight0~29_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((\ALU|ShiftRight0~28_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\inputALU[31]~351_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011000010100011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~28_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftRight0~29_combout\,
	combout => \ALU|ShiftRight0~37_combout\);

-- Location: MLABCELL_X28_Y17_N0
\ALU|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~1_combout\ = ( \ALU|ShiftLeft0~28_combout\ & ( \ALU|ShiftLeft0~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~35_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~21_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~28_combout\ & ( \ALU|ShiftLeft0~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~35_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftLeft0~21_combout\))) ) ) ) # ( 
-- \ALU|ShiftLeft0~28_combout\ & ( !\ALU|ShiftLeft0~39_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~35_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftLeft0~21_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~28_combout\ & ( !\ALU|ShiftLeft0~39_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~35_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftLeft0~21_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~35_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~28_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~39_combout\,
	combout => \ALU|Mux8~1_combout\);

-- Location: LABCELL_X30_Y16_N36
\ALU|ShiftRight1~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~36_combout\ = ( \ALU|ShiftRight1~28_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftRight1~27_combout\)) # (\REGFILE|Mux29~10_combout\))) # (\REGFILE|Mux28~10_combout\ & (((\inputALU[31]~351_combout\)))) ) ) # ( 
-- !\ALU|ShiftRight1~28_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~27_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((\inputALU[31]~351_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000110011000010100011001101011111001100110101111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~27_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~28_combout\,
	combout => \ALU|ShiftRight1~36_combout\);

-- Location: LABCELL_X29_Y18_N33
\ALU|ShiftLeft1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~34_combout\ = ( \ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~5_combout\))) ) ) # ( !\ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- (\ALU|ShiftLeft1~5_combout\ & \REGFILE|Mux29~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011001100000011001100110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~9_combout\,
	combout => \ALU|ShiftLeft1~34_combout\);

-- Location: MLABCELL_X28_Y17_N30
\ALU|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~2_combout\ = ( \ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\) # ((\ALU|ShiftLeft1~27_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftLeft1~21_combout\)) # 
-- (\REGFILE|Mux29~10_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( \ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\) # ((\ALU|ShiftLeft1~27_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~21_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~27_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftLeft1~21_combout\)) # (\REGFILE|Mux29~10_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~14_combout\ & ( !\ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\ & 
-- (\ALU|ShiftLeft1~27_combout\))) # (\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~21_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~27_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~21_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~14_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~35_combout\,
	combout => \ALU|Mux8~2_combout\);

-- Location: MLABCELL_X28_Y17_N36
\ALU|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~3_combout\ = ( \ALU|ShiftLeft1~34_combout\ & ( \ALU|Mux8~2_combout\ & ( (!\ALU|Mux9~4_combout\ & ((\ALU|Mux9~3_combout\) # (\ALU|ShiftRight1~36_combout\))) # (\ALU|Mux9~4_combout\ & ((!\ALU|Mux9~3_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft1~34_combout\ & ( \ALU|Mux8~2_combout\ & ( (!\ALU|Mux9~3_combout\ & ((\ALU|ShiftRight1~36_combout\) # (\ALU|Mux9~4_combout\))) ) ) ) # ( \ALU|ShiftLeft1~34_combout\ & ( !\ALU|Mux8~2_combout\ & ( (!\ALU|Mux9~4_combout\ & 
-- ((\ALU|Mux9~3_combout\) # (\ALU|ShiftRight1~36_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~34_combout\ & ( !\ALU|Mux8~2_combout\ & ( (!\ALU|Mux9~4_combout\ & (\ALU|ShiftRight1~36_combout\ & !\ALU|Mux9~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011001100110000111111000000000011111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux9~4_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~36_combout\,
	datad => \ALU|ALT_INV_Mux9~3_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~34_combout\,
	dataf => \ALU|ALT_INV_Mux8~2_combout\,
	combout => \ALU|Mux8~3_combout\);

-- Location: MLABCELL_X28_Y17_N48
\ALU|ShiftLeft0~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~40_combout\ = ( \ALU|ShiftLeft0~5_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~15_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) # ( !\ALU|ShiftLeft0~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & \ALU|ShiftLeft0~15_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ALU|ShiftLeft0~40_combout\);

-- Location: MLABCELL_X28_Y17_N42
\ALU|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~4_combout\ = ( \ALU|Mux8~3_combout\ & ( \ALU|ShiftLeft0~40_combout\ & ( (!\ALU|Mux18~8_combout\ & (((!\ALU|Mux28~20_combout\)) # (\ALU|ShiftRight0~37_combout\))) # (\ALU|Mux18~8_combout\ & (((\ALU|Mux28~20_combout\) # (\ALU|Mux8~1_combout\)))) ) 
-- ) ) # ( !\ALU|Mux8~3_combout\ & ( \ALU|ShiftLeft0~40_combout\ & ( (!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~37_combout\ & ((\ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & (((\ALU|Mux28~20_combout\) # (\ALU|Mux8~1_combout\)))) ) ) ) # ( 
-- \ALU|Mux8~3_combout\ & ( !\ALU|ShiftLeft0~40_combout\ & ( (!\ALU|Mux18~8_combout\ & (((!\ALU|Mux28~20_combout\)) # (\ALU|ShiftRight0~37_combout\))) # (\ALU|Mux18~8_combout\ & (((\ALU|Mux8~1_combout\ & !\ALU|Mux28~20_combout\)))) ) ) ) # ( 
-- !\ALU|Mux8~3_combout\ & ( !\ALU|ShiftLeft0~40_combout\ & ( (!\ALU|Mux18~8_combout\ & (\ALU|ShiftRight0~37_combout\ & ((\ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & (((\ALU|Mux8~1_combout\ & !\ALU|Mux28~20_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100110011110100010000000011011101111100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~37_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_Mux8~1_combout\,
	datad => \ALU|ALT_INV_Mux28~20_combout\,
	datae => \ALU|ALT_INV_Mux8~3_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~40_combout\,
	combout => \ALU|Mux8~4_combout\);

-- Location: LABCELL_X29_Y15_N39
\ALU|Mux8~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux8~12_combout\ = ( \ALU|Add0~93_sumout\ & ( ((!\ALU|Mux8~10_combout\) # ((\ALU|Mux15~6_combout\ & \ALU|Mux8~4_combout\))) # (\ALU|Mux8~5_combout\) ) ) # ( !\ALU|Add0~93_sumout\ & ( (!\ALU|Mux8~10_combout\) # ((\ALU|Mux15~6_combout\ & 
-- \ALU|Mux8~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~5_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux8~4_combout\,
	datad => \ALU|ALT_INV_Mux8~10_combout\,
	dataf => \ALU|ALT_INV_Add0~93_sumout\,
	combout => \ALU|Mux8~12_combout\);

-- Location: FF_X29_Y14_N26
\REGFILE|registers[26][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][23]~feeder_combout\,
	asdata => \ALU|Mux8~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][23]~q\);

-- Location: LABCELL_X29_Y14_N0
\REGFILE|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][23]~q\,
	datab => \REGFILE|ALT_INV_registers[22][23]~q\,
	datac => \REGFILE|ALT_INV_registers[18][23]~q\,
	datad => \REGFILE|ALT_INV_registers[30][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux8~2_combout\);

-- Location: LABCELL_X29_Y14_N45
\REGFILE|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][23]~q\,
	datab => \REGFILE|ALT_INV_registers[29][23]~q\,
	datac => \REGFILE|ALT_INV_registers[21][23]~q\,
	datad => \REGFILE|ALT_INV_registers[25][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux8~1_combout\);

-- Location: MLABCELL_X47_Y14_N33
\REGFILE|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][23]~q\,
	datab => \REGFILE|ALT_INV_registers[28][23]~q\,
	datac => \REGFILE|ALT_INV_registers[20][23]~q\,
	datad => \REGFILE|ALT_INV_registers[16][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux8~0_combout\);

-- Location: LABCELL_X53_Y14_N21
\REGFILE|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][23]~q\,
	datab => \REGFILE|ALT_INV_registers[27][23]~q\,
	datac => \REGFILE|ALT_INV_registers[31][23]~q\,
	datad => \REGFILE|ALT_INV_registers[23][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux8~3_combout\);

-- Location: LABCELL_X29_Y14_N12
\REGFILE|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~4_combout\ = ( \REGFILE|Mux8~0_combout\ & ( \REGFILE|Mux8~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux8~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux8~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( !\REGFILE|Mux8~0_combout\ & ( \REGFILE|Mux8~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux8~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\REGFILE|Mux8~2_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)))) ) ) ) # ( \REGFILE|Mux8~0_combout\ & ( !\REGFILE|Mux8~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # 
-- ((\REGFILE|Mux8~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux8~2_combout\))) ) ) ) # ( !\REGFILE|Mux8~0_combout\ & ( !\REGFILE|Mux8~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux8~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux8~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux8~2_combout\,
	datad => \REGFILE|ALT_INV_Mux8~1_combout\,
	datae => \REGFILE|ALT_INV_Mux8~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~3_combout\,
	combout => \REGFILE|Mux8~4_combout\);

-- Location: LABCELL_X29_Y15_N33
\REGFILE|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][23]~q\,
	datab => \REGFILE|ALT_INV_registers[8][23]~q\,
	datac => \REGFILE|ALT_INV_registers[10][23]~q\,
	datad => \REGFILE|ALT_INV_registers[9][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux8~5_combout\);

-- Location: LABCELL_X29_Y15_N27
\REGFILE|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][23]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][23]~q\,
	datab => \REGFILE|ALT_INV_registers[2][23]~q\,
	datac => \REGFILE|ALT_INV_registers[3][23]~q\,
	datad => \REGFILE|ALT_INV_registers[0][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux8~6_combout\);

-- Location: LABCELL_X29_Y15_N57
\REGFILE|Mux8~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][23]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][23]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][23]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][23]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][23]~q\,
	datab => \REGFILE|ALT_INV_registers[12][23]~q\,
	datac => \REGFILE|ALT_INV_registers[13][23]~q\,
	datad => \REGFILE|ALT_INV_registers[15][23]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux8~7_combout\);

-- Location: LABCELL_X30_Y20_N9
\REGFILE|Mux8~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~8_combout\ = ( \REGFILE|registers[7][23]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[6][23]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[7][23]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[6][23]~q\) ) ) ) # ( \REGFILE|registers[7][23]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][23]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[5][23]~q\)) ) ) ) # ( !\REGFILE|registers[7][23]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[4][23]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[5][23]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[5][23]~q\,
	datac => \REGFILE|ALT_INV_registers[4][23]~q\,
	datad => \REGFILE|ALT_INV_registers[6][23]~q\,
	datae => \REGFILE|ALT_INV_registers[7][23]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux8~8_combout\);

-- Location: LABCELL_X29_Y15_N12
\REGFILE|Mux8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~9_combout\ = ( \REGFILE|Mux8~7_combout\ & ( \REGFILE|Mux8~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux8~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux8~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux8~7_combout\ & ( \REGFILE|Mux8~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux8~6_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux8~5_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) ) ) ) # ( 
-- \REGFILE|Mux8~7_combout\ & ( !\REGFILE|Mux8~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux8~6_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux8~5_combout\))) ) ) ) # ( !\REGFILE|Mux8~7_combout\ & ( !\REGFILE|Mux8~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux8~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux8~5_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux8~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux8~6_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux8~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux8~8_combout\,
	combout => \REGFILE|Mux8~9_combout\);

-- Location: LABCELL_X29_Y14_N57
\REGFILE|Mux8~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux8~10_combout\ = ( \REGFILE|Mux8~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux8~4_combout\) ) ) # ( !\REGFILE|Mux8~9_combout\ & ( (\REGFILE|Mux8~4_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux8~4_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux8~9_combout\,
	combout => \REGFILE|Mux8~10_combout\);

-- Location: LABCELL_X27_Y14_N3
\Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~85_sumout\ = SUM(( \Add0~85_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~82\ ))
-- \Add1~86\ = CARRY(( \Add0~85_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~85_sumout\,
	cin => \Add1~82\,
	sumout => \Add1~85_sumout\,
	cout => \Add1~86\);

-- Location: MLABCELL_X34_Y15_N18
\NEXT_PC[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[23]~24_combout\ = ( \PC|PC[2]~1_combout\ & ( \Add1~85_sumout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\PC|PC[2]~1_combout\ & ( \Add1~85_sumout\ & ( (!\PC|PC[1]~0_combout\ & 
-- (\Add0~85_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux8~10_combout\))) ) ) ) # ( \PC|PC[2]~1_combout\ & ( !\Add1~85_sumout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \PC|PC[1]~0_combout\) ) ) ) # ( !\PC|PC[2]~1_combout\ & ( 
-- !\Add1~85_sumout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~85_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux8~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000100010001000100001100001111111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add0~85_sumout\,
	datad => \REGFILE|ALT_INV_Mux8~10_combout\,
	datae => \PC|ALT_INV_PC[2]~1_combout\,
	dataf => \ALT_INV_Add1~85_sumout\,
	combout => \NEXT_PC[23]~24_combout\);

-- Location: FF_X34_Y15_N20
\PC|PC[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[23]~24_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(23));

-- Location: MLABCELL_X34_Y15_N42
\NEXT_PC[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[24]~25_combout\ = ( \PC|PC[2]~1_combout\ & ( \REGFILE|Mux7~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~89_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( !\PC|PC[2]~1_combout\ & ( 
-- \REGFILE|Mux7~10_combout\ & ( (\Add0~89_sumout\) # (\PC|PC[1]~0_combout\) ) ) ) # ( \PC|PC[2]~1_combout\ & ( !\REGFILE|Mux7~10_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~89_sumout\))) # (\PC|PC[1]~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) ) ) ) # ( !\PC|PC[2]~1_combout\ & ( !\REGFILE|Mux7~10_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~89_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add1~89_sumout\,
	datad => \ALT_INV_Add0~89_sumout\,
	datae => \PC|ALT_INV_PC[2]~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~10_combout\,
	combout => \NEXT_PC[24]~25_combout\);

-- Location: FF_X34_Y15_N44
\PC|PC[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[24]~25_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(24));

-- Location: LABCELL_X48_Y16_N39
\REGFILE|registers[23][24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][24]~feeder_combout\ = \Add0~89_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~89_sumout\,
	combout => \REGFILE|registers[23][24]~feeder_combout\);

-- Location: FF_X48_Y16_N41
\REGFILE|registers[23][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][24]~feeder_combout\,
	asdata => \ALU|Mux7~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][24]~q\);

-- Location: LABCELL_X43_Y16_N24
\inputALU[24]~267\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~267_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[23][24]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][24]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][24]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[27][24]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][24]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[23][24]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[31][24]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][24]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & \REGFILE|registers[27][24]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][24]~q\,
	datab => \REGFILE|ALT_INV_registers[31][24]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[27][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[19][24]~q\,
	combout => \inputALU[24]~267_combout\);

-- Location: LABCELL_X43_Y16_N30
\inputALU[24]~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~265_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][24]~q\,
	datab => \REGFILE|ALT_INV_registers[29][24]~q\,
	datac => \REGFILE|ALT_INV_registers[17][24]~q\,
	datad => \REGFILE|ALT_INV_registers[25][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[24]~265_combout\);

-- Location: LABCELL_X43_Y16_N36
\inputALU[24]~266\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~266_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][24]~q\,
	datab => \REGFILE|ALT_INV_registers[18][24]~q\,
	datac => \REGFILE|ALT_INV_registers[26][24]~q\,
	datad => \REGFILE|ALT_INV_registers[22][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[24]~266_combout\);

-- Location: LABCELL_X46_Y16_N57
\inputALU[24]~264\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~264_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][24]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][24]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][24]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][24]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][24]~q\,
	datab => \REGFILE|ALT_INV_registers[24][24]~q\,
	datac => \REGFILE|ALT_INV_registers[28][24]~q\,
	datad => \REGFILE|ALT_INV_registers[16][24]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[24]~264_combout\);

-- Location: LABCELL_X43_Y16_N54
\inputALU[24]~268\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~268_combout\ = ( \inputALU[24]~266_combout\ & ( \inputALU[24]~264_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[24]~265_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[24]~267_combout\))) ) ) ) # ( !\inputALU[24]~266_combout\ & ( \inputALU[24]~264_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[24]~265_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[24]~267_combout\)))) ) ) ) # ( \inputALU[24]~266_combout\ & ( !\inputALU[24]~264_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[24]~265_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[24]~267_combout\)))) ) ) ) # ( !\inputALU[24]~266_combout\ & ( !\inputALU[24]~264_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[24]~265_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[24]~267_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[24]~267_combout\,
	datab => \ALT_INV_inputALU[24]~265_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ALT_INV_inputALU[24]~266_combout\,
	dataf => \ALT_INV_inputALU[24]~264_combout\,
	combout => \inputALU[24]~268_combout\);

-- Location: LABCELL_X42_Y16_N42
\inputALU[24]~274\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[24]~274_combout\ = ( \inputALU[24]~273_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[24]~268_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inputALU[24]~273_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \inputALU[24]~268_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111000101111101011100010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \CONTROL|ALT_INV_Mux4~0_combout\,
	datad => \ALT_INV_inputALU[24]~268_combout\,
	dataf => \ALT_INV_inputALU[24]~273_combout\,
	combout => \inputALU[24]~274_combout\);

-- Location: LABCELL_X31_Y18_N18
\ALU|ShiftRight1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~2_combout\ = ( \inputALU[27]~307_combout\ & ( \inputALU[25]~285_combout\ & ( ((!\REGFILE|Mux30~10_combout\ & (\inputALU[24]~274_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[26]~296_combout\)))) # (\REGFILE|Mux31~10_combout\) ) ) 
-- ) # ( !\inputALU[27]~307_combout\ & ( \inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[24]~274_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[26]~296_combout\))))) # 
-- (\REGFILE|Mux31~10_combout\ & (!\REGFILE|Mux30~10_combout\)) ) ) ) # ( \inputALU[27]~307_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & ((!\REGFILE|Mux30~10_combout\ & (\inputALU[24]~274_combout\)) # 
-- (\REGFILE|Mux30~10_combout\ & ((\inputALU[26]~296_combout\))))) # (\REGFILE|Mux31~10_combout\ & (\REGFILE|Mux30~10_combout\)) ) ) ) # ( !\inputALU[27]~307_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\REGFILE|Mux31~10_combout\ & 
-- ((!\REGFILE|Mux30~10_combout\ & (\inputALU[24]~274_combout\)) # (\REGFILE|Mux30~10_combout\ & ((\inputALU[26]~296_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[24]~274_combout\,
	datad => \ALT_INV_inputALU[26]~296_combout\,
	datae => \ALT_INV_inputALU[27]~307_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|ShiftRight1~2_combout\);

-- Location: LABCELL_X31_Y18_N42
\ALU|ShiftRight1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~4_combout\ = ( \ALU|ShiftRight1~0_combout\ & ( \ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~2_combout\)) # (\REGFILE|Mux29~10_combout\ & 
-- ((\ALU|ShiftRight1~3_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~0_combout\ & ( \ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & 
-- (\ALU|ShiftRight1~2_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~3_combout\))))) ) ) ) # ( \ALU|ShiftRight1~0_combout\ & ( !\ALU|ShiftRight1~1_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~2_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~3_combout\))))) ) ) ) # ( !\ALU|ShiftRight1~0_combout\ & ( !\ALU|ShiftRight1~1_combout\ & ( 
-- (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~2_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight1~2_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~3_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~0_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~1_combout\,
	combout => \ALU|ShiftRight1~4_combout\);

-- Location: LABCELL_X36_Y16_N0
\ALU|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~4_combout\ = ( \ALU|ShiftRight1~4_combout\ & ( \ALU|ShiftLeft1~0_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\ALU|Mux15~3_combout\ & ((!\ALU|Mux15~2_combout\) # (!\ALU|Mux15~1_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~4_combout\ & ( 
-- \ALU|ShiftLeft1~0_combout\ & ( (!\ALU|Mux15~3_combout\ & ((!\ALU|Mux15~2_combout\) # (!\ALU|Mux15~1_combout\))) ) ) ) # ( \ALU|ShiftRight1~4_combout\ & ( !\ALU|ShiftLeft1~0_combout\ & ( (!\CONTROL|ALUControl\(0) & ((!\ALU|Mux15~2_combout\) # 
-- (!\ALU|Mux15~1_combout\))) ) ) ) # ( !\ALU|ShiftRight1~4_combout\ & ( !\ALU|ShiftLeft1~0_combout\ & ( (!\ALU|Mux15~2_combout\) # (!\ALU|Mux15~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~2_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_Mux15~3_combout\,
	datad => \ALU|ALT_INV_Mux15~1_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~4_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~0_combout\,
	combout => \ALU|Mux15~4_combout\);

-- Location: LABCELL_X30_Y19_N24
\ALU|ShiftRight0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~4_combout\ = ( \ALU|ShiftRight0~1_combout\ & ( \ALU|ShiftRight0~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftRight0~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ALU|ShiftRight0~1_combout\ & ( \ALU|ShiftRight0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( \ALU|ShiftRight0~1_combout\ & ( !\ALU|ShiftRight0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ALU|ShiftRight0~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( 
-- !\ALU|ShiftRight0~1_combout\ & ( !\ALU|ShiftRight0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~2_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~3_combout\,
	combout => \ALU|ShiftRight0~4_combout\);

-- Location: LABCELL_X36_Y16_N27
\ALU|ShiftLeft0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~32_combout\ = ( \ALU|ShiftLeft0~2_combout\ & ( \ALU|ShiftLeft0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_ShiftLeft0~1_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	combout => \ALU|ShiftLeft0~32_combout\);

-- Location: LABCELL_X36_Y16_N18
\ALU|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~5_combout\ = ( \ALU|ShiftRight0~4_combout\ & ( \ALU|ShiftLeft0~32_combout\ & ( ((!\ALU|Mux18~8_combout\ & ((!\ALU|Mux15~4_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|Mux15~0_combout\))) # (\ALU|Mux28~20_combout\) ) ) ) # ( 
-- !\ALU|ShiftRight0~4_combout\ & ( \ALU|ShiftLeft0~32_combout\ & ( (!\ALU|Mux18~8_combout\ & (((!\ALU|Mux15~4_combout\ & !\ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & (((\ALU|Mux28~20_combout\)) # (\ALU|Mux15~0_combout\))) ) ) ) # ( 
-- \ALU|ShiftRight0~4_combout\ & ( !\ALU|ShiftLeft0~32_combout\ & ( (!\ALU|Mux18~8_combout\ & (((!\ALU|Mux15~4_combout\) # (\ALU|Mux28~20_combout\)))) # (\ALU|Mux18~8_combout\ & (\ALU|Mux15~0_combout\ & ((!\ALU|Mux28~20_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~4_combout\ & ( !\ALU|ShiftLeft0~32_combout\ & ( (!\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & ((!\ALU|Mux15~4_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|Mux15~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000100000000110100011100110011010001001100111101000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~0_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_Mux15~4_combout\,
	datad => \ALU|ALT_INV_Mux28~20_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~4_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~32_combout\,
	combout => \ALU|Mux15~5_combout\);

-- Location: LABCELL_X35_Y15_N3
\ALU|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux15~10_combout\ = ( \ALU|Mux15~9_combout\ ) # ( !\ALU|Mux15~9_combout\ & ( ((\ALU|Mux15~6_combout\ & \ALU|Mux15~5_combout\)) # (\ALU|Mux15~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux15~8_combout\,
	datad => \ALU|ALT_INV_Mux15~5_combout\,
	dataf => \ALU|ALT_INV_Mux15~9_combout\,
	combout => \ALU|Mux15~10_combout\);

-- Location: FF_X48_Y15_N50
\REGFILE|registers[27][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][16]~q\);

-- Location: LABCELL_X48_Y15_N18
\REGFILE|registers[23][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[23][16]~feeder_combout\);

-- Location: FF_X48_Y15_N20
\REGFILE|registers[23][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][16]~q\);

-- Location: LABCELL_X51_Y19_N45
\REGFILE|registers[19][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[19][16]~feeder_combout\);

-- Location: FF_X51_Y19_N47
\REGFILE|registers[19][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][16]~q\);

-- Location: LABCELL_X51_Y19_N30
\REGFILE|registers[31][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[31][16]~feeder_combout\);

-- Location: FF_X51_Y19_N32
\REGFILE|registers[31][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][16]~q\);

-- Location: LABCELL_X46_Y18_N27
\REGFILE|Mux15~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][16]~q\,
	datab => \REGFILE|ALT_INV_registers[23][16]~q\,
	datac => \REGFILE|ALT_INV_registers[19][16]~q\,
	datad => \REGFILE|ALT_INV_registers[31][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~3_combout\);

-- Location: LABCELL_X46_Y18_N42
\REGFILE|registers[20][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[20][16]~feeder_combout\);

-- Location: FF_X46_Y18_N44
\REGFILE|registers[20][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][16]~q\);

-- Location: LABCELL_X51_Y17_N0
\REGFILE|registers[28][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[28][16]~feeder_combout\);

-- Location: FF_X51_Y17_N2
\REGFILE|registers[28][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][16]~q\);

-- Location: LABCELL_X50_Y16_N21
\REGFILE|registers[24][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[24][16]~feeder_combout\);

-- Location: FF_X50_Y16_N23
\REGFILE|registers[24][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][16]~q\);

-- Location: LABCELL_X46_Y18_N39
\REGFILE|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][16]~q\,
	datab => \REGFILE|ALT_INV_registers[20][16]~q\,
	datac => \REGFILE|ALT_INV_registers[28][16]~q\,
	datad => \REGFILE|ALT_INV_registers[24][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~0_combout\);

-- Location: LABCELL_X48_Y14_N9
\REGFILE|registers[17][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[17][16]~feeder_combout\);

-- Location: FF_X48_Y14_N11
\REGFILE|registers[17][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][16]~q\);

-- Location: LABCELL_X46_Y15_N24
\REGFILE|registers[25][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][16]~feeder_combout\ = \Add0~57_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[25][16]~feeder_combout\);

-- Location: FF_X46_Y15_N26
\REGFILE|registers[25][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][16]~q\);

-- Location: LABCELL_X46_Y18_N6
\REGFILE|registers[21][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[21][16]~feeder_combout\);

-- Location: FF_X46_Y18_N8
\REGFILE|registers[21][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][16]~q\);

-- Location: MLABCELL_X52_Y14_N42
\REGFILE|registers[29][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[29][16]~feeder_combout\);

-- Location: FF_X52_Y14_N44
\REGFILE|registers[29][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][16]~q\);

-- Location: LABCELL_X46_Y18_N3
\REGFILE|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][16]~q\,
	datab => \REGFILE|ALT_INV_registers[25][16]~q\,
	datac => \REGFILE|ALT_INV_registers[21][16]~q\,
	datad => \REGFILE|ALT_INV_registers[29][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~1_combout\);

-- Location: LABCELL_X51_Y17_N57
\REGFILE|registers[22][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[22][16]~feeder_combout\);

-- Location: FF_X51_Y17_N59
\REGFILE|registers[22][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][16]~q\);

-- Location: MLABCELL_X52_Y14_N9
\REGFILE|registers[18][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[18][16]~feeder_combout\);

-- Location: FF_X52_Y14_N11
\REGFILE|registers[18][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][16]~q\);

-- Location: LABCELL_X48_Y13_N15
\REGFILE|registers[30][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[30][16]~feeder_combout\);

-- Location: FF_X48_Y13_N17
\REGFILE|registers[30][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][16]~q\);

-- Location: LABCELL_X51_Y17_N51
\REGFILE|registers[26][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[26][16]~feeder_combout\);

-- Location: FF_X51_Y17_N53
\REGFILE|registers[26][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][16]~q\);

-- Location: LABCELL_X46_Y18_N33
\REGFILE|Mux15~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][16]~q\,
	datab => \REGFILE|ALT_INV_registers[18][16]~q\,
	datac => \REGFILE|ALT_INV_registers[30][16]~q\,
	datad => \REGFILE|ALT_INV_registers[26][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux15~2_combout\);

-- Location: LABCELL_X46_Y18_N48
\REGFILE|Mux15~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~4_combout\ = ( \REGFILE|Mux15~1_combout\ & ( \REGFILE|Mux15~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux15~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux15~3_combout\)))) ) ) ) # ( !\REGFILE|Mux15~1_combout\ & ( \REGFILE|Mux15~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux15~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux15~3_combout\))) ) ) ) # ( \REGFILE|Mux15~1_combout\ & ( !\REGFILE|Mux15~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux15~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux15~3_combout\)))) ) ) ) # 
-- ( !\REGFILE|Mux15~1_combout\ & ( !\REGFILE|Mux15~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux15~0_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux15~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux15~3_combout\,
	datad => \REGFILE|ALT_INV_Mux15~0_combout\,
	datae => \REGFILE|ALT_INV_Mux15~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~2_combout\,
	combout => \REGFILE|Mux15~4_combout\);

-- Location: LABCELL_X43_Y19_N24
\REGFILE|Mux15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][16]~q\,
	datab => \REGFILE|ALT_INV_registers[11][16]~q\,
	datac => \REGFILE|ALT_INV_registers[9][16]~q\,
	datad => \REGFILE|ALT_INV_registers[8][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux15~5_combout\);

-- Location: LABCELL_X43_Y19_N18
\REGFILE|Mux15~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][16]~q\,
	datab => \REGFILE|ALT_INV_registers[5][16]~q\,
	datac => \REGFILE|ALT_INV_registers[4][16]~q\,
	datad => \REGFILE|ALT_INV_registers[6][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux15~8_combout\);

-- Location: LABCELL_X43_Y19_N57
\REGFILE|Mux15~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][16]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][16]~q\,
	datab => \REGFILE|ALT_INV_registers[3][16]~q\,
	datac => \REGFILE|ALT_INV_registers[2][16]~q\,
	datad => \REGFILE|ALT_INV_registers[0][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux15~6_combout\);

-- Location: MLABCELL_X52_Y16_N42
\REGFILE|Mux15~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][16]~q\,
	datab => \REGFILE|ALT_INV_registers[14][16]~q\,
	datac => \REGFILE|ALT_INV_registers[13][16]~q\,
	datad => \REGFILE|ALT_INV_registers[15][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux15~7_combout\);

-- Location: LABCELL_X43_Y19_N30
\REGFILE|Mux15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|Mux15~7_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux15~5_combout\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|Mux15~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux15~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux15~8_combout\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|Mux15~7_combout\ & ( (\REGFILE|Mux15~5_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|Mux15~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux15~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux15~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux15~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux15~8_combout\,
	datad => \REGFILE|ALT_INV_Mux15~6_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_Mux15~7_combout\,
	combout => \REGFILE|Mux15~9_combout\);

-- Location: LABCELL_X43_Y19_N3
\REGFILE|Mux15~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux15~10_combout\ = ( \REGFILE|Mux15~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux15~4_combout\) ) ) # ( !\REGFILE|Mux15~9_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux15~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux15~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux15~9_combout\,
	combout => \REGFILE|Mux15~10_combout\);

-- Location: MLABCELL_X39_Y15_N45
\NEXT_PC[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[16]~16_combout\ = ( \Add1~57_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14)) ) ) ) # ( !\Add1~57_sumout\ & ( \PC|PC[2]~1_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(14) & \PC|PC[1]~0_combout\) ) ) ) # ( \Add1~57_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~57_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux15~10_combout\)) ) ) ) # ( 
-- !\Add1~57_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~57_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux15~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux15~10_combout\,
	datad => \ALT_INV_Add0~57_sumout\,
	datae => \ALT_INV_Add1~57_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[16]~16_combout\);

-- Location: FF_X39_Y15_N47
\PC|PC[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[16]~16_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(16));

-- Location: LABCELL_X46_Y18_N54
\REGFILE|registers[16][16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][16]~feeder_combout\ = ( \Add0~57_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~57_sumout\,
	combout => \REGFILE|registers[16][16]~feeder_combout\);

-- Location: FF_X46_Y18_N56
\REGFILE|registers[16][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][16]~feeder_combout\,
	asdata => \ALU|Mux15~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][16]~q\);

-- Location: LABCELL_X46_Y18_N36
\inputALU[16]~176\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~176_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[16][16]~q\,
	datab => \REGFILE|ALT_INV_registers[20][16]~q\,
	datac => \REGFILE|ALT_INV_registers[24][16]~q\,
	datad => \REGFILE|ALT_INV_registers[28][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[16]~176_combout\);

-- Location: LABCELL_X46_Y18_N24
\inputALU[16]~179\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~179_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][16]~q\,
	datab => \REGFILE|ALT_INV_registers[23][16]~q\,
	datac => \REGFILE|ALT_INV_registers[31][16]~q\,
	datad => \REGFILE|ALT_INV_registers[19][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[16]~179_combout\);

-- Location: LABCELL_X46_Y18_N0
\inputALU[16]~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~177_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][16]~q\,
	datab => \REGFILE|ALT_INV_registers[25][16]~q\,
	datac => \REGFILE|ALT_INV_registers[29][16]~q\,
	datad => \REGFILE|ALT_INV_registers[21][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[16]~177_combout\);

-- Location: LABCELL_X46_Y18_N30
\inputALU[16]~178\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~178_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][16]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][16]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][16]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][16]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][16]~q\,
	datab => \REGFILE|ALT_INV_registers[18][16]~q\,
	datac => \REGFILE|ALT_INV_registers[26][16]~q\,
	datad => \REGFILE|ALT_INV_registers[30][16]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[16]~178_combout\);

-- Location: LABCELL_X46_Y18_N18
\inputALU[16]~180\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~180_combout\ = ( \inputALU[16]~177_combout\ & ( \inputALU[16]~178_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[16]~176_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[16]~179_combout\)))) ) ) ) # ( !\inputALU[16]~177_combout\ & ( \inputALU[16]~178_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[16]~176_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[16]~179_combout\)))) ) ) ) # ( \inputALU[16]~177_combout\ & ( !\inputALU[16]~178_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[16]~176_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[16]~179_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # 
-- ( !\inputALU[16]~177_combout\ & ( !\inputALU[16]~178_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[16]~176_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[16]~179_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~176_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[16]~179_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[16]~177_combout\,
	dataf => \ALT_INV_inputALU[16]~178_combout\,
	combout => \inputALU[16]~180_combout\);

-- Location: LABCELL_X37_Y18_N30
\inputALU[16]~186\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[16]~186_combout\ = ( \inputALU[16]~185_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[16]~180_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inputALU[16]~185_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \inputALU[16]~180_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110101000001010011010111000101111101011100010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \CONTROL|ALT_INV_Mux4~0_combout\,
	datad => \ALT_INV_inputALU[16]~180_combout\,
	dataf => \ALT_INV_inputALU[16]~185_combout\,
	combout => \inputALU[16]~186_combout\);

-- Location: LABCELL_X37_Y18_N36
\ALU|ShiftRight0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~26_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[17]~197_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[15]~175_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[16]~186_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[14]~164_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[15]~175_combout\,
	datab => \ALT_INV_inputALU[16]~186_combout\,
	datac => \ALT_INV_inputALU[14]~164_combout\,
	datad => \ALT_INV_inputALU[17]~197_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftRight0~26_combout\);

-- Location: LABCELL_X37_Y18_N24
\ALU|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~0_combout\ = ( \ALU|ShiftRight0~24_combout\ & ( \ALU|ShiftRight0~25_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~26_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~19_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~24_combout\ & ( \ALU|ShiftRight0~25_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~26_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~19_combout\))))) ) ) ) # ( \ALU|ShiftRight0~24_combout\ & ( !\ALU|ShiftRight0~25_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~26_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~19_combout\))))) ) ) ) # ( !\ALU|ShiftRight0~24_combout\ & ( !\ALU|ShiftRight0~25_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~26_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~26_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~19_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \ALU|ALT_INV_ShiftRight0~24_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~25_combout\,
	combout => \ALU|Mux25~0_combout\);

-- Location: LABCELL_X37_Y18_N6
\ALU|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~1_combout\ = ( \ALU|Mux25~0_combout\ & ( (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((\ALU|ShiftLeft0~14_combout\) # (\CONTROL|ALUControl\(0))))) ) ) # ( !\ALU|Mux25~0_combout\ & ( 
-- (!\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(0) & (\ALU|ShiftLeft0~14_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000101010000000000010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_ShiftLeft0~14_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	dataf => \ALU|ALT_INV_Mux25~0_combout\,
	combout => \ALU|Mux25~1_combout\);

-- Location: LABCELL_X37_Y16_N24
\ALU|Mux25~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~6_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & ((!\REGFILE|Mux25~10_combout\ & (\inputALU[6]~76_combout\ & \CONTROL|ALUControl\(0))) # (\REGFILE|Mux25~10_combout\ & ((\CONTROL|ALUControl\(0)) 
-- # (\inputALU[6]~76_combout\)))))) # (\CONTROL|ALUControl\(3) & (!\REGFILE|Mux25~10_combout\ & (!\inputALU[6]~76_combout\ & (\CONTROL|ALUControl\(2) & !\CONTROL|ALUControl\(0))))) ) ) # ( \CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & 
-- (((\ALU|Add0~25_sumout\ & ((!\CONTROL|ALUControl\(0))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000000000010100000101000101010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \REGFILE|ALT_INV_Mux25~10_combout\,
	datac => \ALU|ALT_INV_Add0~25_sumout\,
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \CONTROL|ALT_INV_ALUControl\(0),
	datag => \ALT_INV_inputALU[6]~76_combout\,
	combout => \ALU|Mux25~6_combout\);

-- Location: LABCELL_X36_Y17_N51
\ALU|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~2_combout\ = ( \ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|Mux27~5_combout\ & ((\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~8_combout\)))) ) ) # ( !\ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- (\ALU|Mux27~5_combout\ & (\ALU|ShiftLeft1~8_combout\ & !\REGFILE|Mux29~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010001000100000001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_Mux27~5_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~8_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	combout => \ALU|Mux25~2_combout\);

-- Location: LABCELL_X31_Y18_N27
\ALU|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~9_combout\ = ( \CONTROL|ALUControl\(1) & ( (\CONTROL|ALUControl\(0) & (\REGFILE|Mux26~10_combout\ & \inputALU[31]~351_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(1),
	combout => \ALU|Mux27~9_combout\);

-- Location: LABCELL_X36_Y17_N54
\ALU|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~3_combout\ = ( \ALU|ShiftRight1~24_combout\ & ( \ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~23_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\)))) 
-- ) ) ) # ( !\ALU|ShiftRight1~24_combout\ & ( \ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~23_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))))) ) ) ) # ( \ALU|ShiftRight1~24_combout\ & ( !\ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~23_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))))) ) ) ) # ( !\ALU|ShiftRight1~24_combout\ & ( !\ALU|ShiftRight1~25_combout\ & ( (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~23_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~18_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~23_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~18_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~24_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~25_combout\,
	combout => \ALU|Mux25~3_combout\);

-- Location: LABCELL_X36_Y17_N24
\ALU|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~4_combout\ = ( \ALU|Mux25~3_combout\ & ( \ALU|ShiftRight0~36_combout\ & ( (!\ALU|Mux27~4_combout\ & (!\ALU|Mux27~8_combout\ & (!\ALU|Mux25~2_combout\ & !\ALU|Mux27~9_combout\))) ) ) ) # ( !\ALU|Mux25~3_combout\ & ( \ALU|ShiftRight0~36_combout\ 
-- & ( (!\ALU|Mux27~4_combout\ & (!\ALU|Mux25~2_combout\ & !\ALU|Mux27~9_combout\)) ) ) ) # ( \ALU|Mux25~3_combout\ & ( !\ALU|ShiftRight0~36_combout\ & ( (!\ALU|Mux27~8_combout\ & (!\ALU|Mux25~2_combout\ & !\ALU|Mux27~9_combout\)) ) ) ) # ( 
-- !\ALU|Mux25~3_combout\ & ( !\ALU|ShiftRight0~36_combout\ & ( (!\ALU|Mux25~2_combout\ & !\ALU|Mux27~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110000000000000010100000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~4_combout\,
	datab => \ALU|ALT_INV_Mux27~8_combout\,
	datac => \ALU|ALT_INV_Mux25~2_combout\,
	datad => \ALU|ALT_INV_Mux27~9_combout\,
	datae => \ALU|ALT_INV_Mux25~3_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~36_combout\,
	combout => \ALU|Mux25~4_combout\);

-- Location: LABCELL_X36_Y17_N6
\ALU|Mux25~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux25~5_combout\ = ( \ALU|ShiftRight1~35_combout\ & ( \ALU|Mux25~4_combout\ & ( ((\ALU|Mux27~3_combout\ & ((\ALU|Mux25~1_combout\) # (\ALU|Mux27~0_combout\)))) # (\ALU|Mux25~6_combout\) ) ) ) # ( !\ALU|ShiftRight1~35_combout\ & ( 
-- \ALU|Mux25~4_combout\ & ( ((\ALU|Mux27~3_combout\ & \ALU|Mux25~1_combout\)) # (\ALU|Mux25~6_combout\) ) ) ) # ( \ALU|ShiftRight1~35_combout\ & ( !\ALU|Mux25~4_combout\ & ( (\ALU|Mux25~6_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( 
-- !\ALU|ShiftRight1~35_combout\ & ( !\ALU|Mux25~4_combout\ & ( (\ALU|Mux25~6_combout\) # (\ALU|Mux27~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111100000101111111110001010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux27~0_combout\,
	datac => \ALU|ALT_INV_Mux25~1_combout\,
	datad => \ALU|ALT_INV_Mux25~6_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~35_combout\,
	dataf => \ALU|ALT_INV_Mux25~4_combout\,
	combout => \ALU|Mux25~5_combout\);

-- Location: FF_X39_Y20_N17
\REGFILE|registers[28][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][6]~feeder_combout\,
	asdata => \ALU|Mux25~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][6]~q\);

-- Location: LABCELL_X40_Y20_N24
\inputALU[6]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~66_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][6]~q\,
	datab => \REGFILE|ALT_INV_registers[24][6]~q\,
	datac => \REGFILE|ALT_INV_registers[16][6]~q\,
	datad => \REGFILE|ALT_INV_registers[20][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[6]~66_combout\);

-- Location: LABCELL_X40_Y20_N18
\inputALU[6]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~67_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][6]~q\,
	datab => \REGFILE|ALT_INV_registers[21][6]~q\,
	datac => \REGFILE|ALT_INV_registers[17][6]~q\,
	datad => \REGFILE|ALT_INV_registers[25][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[6]~67_combout\);

-- Location: LABCELL_X40_Y20_N36
\inputALU[6]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~69_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][6]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][6]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[19][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # 
-- (\REGFILE|registers[27][6]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][6]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][6]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][6]~q\)) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[19][6]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- \REGFILE|registers[27][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000111010001110111001100111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][6]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[23][6]~q\,
	datad => \REGFILE|ALT_INV_registers[27][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[19][6]~q\,
	combout => \inputALU[6]~69_combout\);

-- Location: LABCELL_X40_Y20_N48
\inputALU[6]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~68_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][6]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][6]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][6]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][6]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][6]~q\,
	datab => \REGFILE|ALT_INV_registers[26][6]~q\,
	datac => \REGFILE|ALT_INV_registers[22][6]~q\,
	datad => \REGFILE|ALT_INV_registers[30][6]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[6]~68_combout\);

-- Location: LABCELL_X40_Y20_N42
\inputALU[6]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~70_combout\ = ( \inputALU[6]~69_combout\ & ( \inputALU[6]~68_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[6]~66_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inputALU[6]~67_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\inputALU[6]~69_combout\ & ( \inputALU[6]~68_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[6]~66_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[6]~67_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \inputALU[6]~69_combout\ & ( !\inputALU[6]~68_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (\inputALU[6]~66_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[6]~67_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( 
-- !\inputALU[6]~69_combout\ & ( !\inputALU[6]~68_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[6]~66_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[6]~67_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[6]~66_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[6]~67_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[6]~69_combout\,
	dataf => \ALT_INV_inputALU[6]~68_combout\,
	combout => \inputALU[6]~70_combout\);

-- Location: LABCELL_X35_Y16_N27
\inputALU[6]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[6]~76_combout\ = ( \inputALU[6]~75_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[6]~70_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) # ( !\inputALU[6]~75_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[6]~70_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \CONTROL|ALT_INV_Mux4~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \ALT_INV_inputALU[6]~70_combout\,
	dataf => \ALT_INV_inputALU[6]~75_combout\,
	combout => \inputALU[6]~76_combout\);

-- Location: LABCELL_X33_Y17_N0
\ALU|ShiftLeft1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~12_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[6]~76_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[8]~98_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ & 
-- ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[7]~87_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[9]~109_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[8]~98_combout\,
	datab => \ALT_INV_inputALU[7]~87_combout\,
	datac => \ALT_INV_inputALU[9]~109_combout\,
	datad => \ALT_INV_inputALU[6]~76_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftLeft1~12_combout\);

-- Location: LABCELL_X33_Y16_N12
\ALU|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~0_combout\ = ( \ALU|ShiftLeft1~12_combout\ & ( \ALU|ShiftLeft1~3_combout\ & ( (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux29~10_combout\) # ((\ALU|ShiftLeft1~7_combout\ & !\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~12_combout\ & ( 
-- \ALU|ShiftLeft1~3_combout\ & ( (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~7_combout\ & \REGFILE|Mux29~10_combout\)) # (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\))))) ) ) ) # ( \ALU|ShiftLeft1~12_combout\ & ( 
-- !\ALU|ShiftLeft1~3_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~7_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~12_combout\ & ( !\ALU|ShiftLeft1~3_combout\ & ( (\ALU|ShiftLeft1~7_combout\ 
-- & (!\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\ & \ALU|Mux27~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000001100010000000000001101000000000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~7_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_Mux27~5_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~12_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	combout => \ALU|Mux22~0_combout\);

-- Location: LABCELL_X45_Y19_N12
\REGFILE|registers[10][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[10][9]~feeder_combout\);

-- Location: FF_X45_Y19_N14
\REGFILE|registers[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][9]~q\);

-- Location: LABCELL_X45_Y19_N27
\REGFILE|registers[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[8][9]~feeder_combout\);

-- Location: FF_X45_Y19_N29
\REGFILE|registers[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][9]~q\);

-- Location: LABCELL_X45_Y19_N54
\REGFILE|registers[9][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[9][9]~feeder_combout\);

-- Location: FF_X45_Y19_N56
\REGFILE|registers[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][9]~q\);

-- Location: LABCELL_X33_Y18_N33
\REGFILE|registers[11][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[11][9]~feeder_combout\);

-- Location: FF_X33_Y18_N35
\REGFILE|registers[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][9]~q\);

-- Location: LABCELL_X46_Y19_N3
\REGFILE|Mux22~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~5_combout\ = ( \REGFILE|registers[11][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[10][9]~q\) ) ) ) # ( !\REGFILE|registers[11][9]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[10][9]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \REGFILE|registers[11][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[9][9]~q\))) ) ) ) # ( !\REGFILE|registers[11][9]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[8][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[9][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][9]~q\,
	datab => \REGFILE|ALT_INV_registers[8][9]~q\,
	datac => \REGFILE|ALT_INV_registers[9][9]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[11][9]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux22~5_combout\);

-- Location: LABCELL_X51_Y15_N36
\REGFILE|registers[4][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[4][9]~feeder_combout\);

-- Location: FF_X51_Y15_N38
\REGFILE|registers[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][9]~q\);

-- Location: LABCELL_X40_Y12_N39
\REGFILE|registers[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[6][9]~feeder_combout\);

-- Location: FF_X40_Y12_N41
\REGFILE|registers[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][9]~q\);

-- Location: LABCELL_X48_Y13_N27
\REGFILE|registers[7][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[7][9]~feeder_combout\);

-- Location: FF_X48_Y13_N29
\REGFILE|registers[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][9]~q\);

-- Location: LABCELL_X46_Y11_N42
\REGFILE|registers[5][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[5][9]~feeder_combout\);

-- Location: FF_X46_Y11_N44
\REGFILE|registers[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][9]~q\);

-- Location: LABCELL_X46_Y15_N9
\REGFILE|Mux22~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~7_combout\ = ( \REGFILE|registers[5][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[6][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][9]~q\))) ) ) ) # ( !\REGFILE|registers[5][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[6][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][9]~q\))) ) ) ) # ( \REGFILE|registers[5][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[4][9]~q\) ) ) ) # ( !\REGFILE|registers[5][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[4][9]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][9]~q\,
	datab => \REGFILE|ALT_INV_registers[6][9]~q\,
	datac => \REGFILE|ALT_INV_registers[7][9]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_registers[5][9]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux22~7_combout\);

-- Location: LABCELL_X46_Y13_N42
\REGFILE|registers[2][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[2][9]~feeder_combout\);

-- Location: FF_X46_Y13_N44
\REGFILE|registers[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][9]~q\);

-- Location: FF_X42_Y17_N23
\REGFILE|registers[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][9]~q\);

-- Location: LABCELL_X43_Y14_N6
\REGFILE|registers[1][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][9]~feeder_combout\ = \Add0~29_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[1][9]~feeder_combout\);

-- Location: FF_X43_Y14_N8
\REGFILE|registers[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][9]~q\);

-- Location: LABCELL_X45_Y17_N45
\REGFILE|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[2][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[3][9]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][9]~q\ & ( (\REGFILE|registers[0][9]~q\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[1][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[2][9]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[3][9]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[1][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- \REGFILE|registers[0][9]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_registers[2][9]~q\,
	datac => \REGFILE|ALT_INV_registers[0][9]~q\,
	datad => \REGFILE|ALT_INV_registers[3][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[1][9]~q\,
	combout => \REGFILE|Mux22~8_combout\);

-- Location: LABCELL_X46_Y13_N3
\REGFILE|registers[15][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[15][9]~feeder_combout\);

-- Location: FF_X46_Y13_N5
\REGFILE|registers[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][9]~q\);

-- Location: LABCELL_X46_Y15_N57
\REGFILE|registers[14][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[14][9]~feeder_combout\);

-- Location: FF_X46_Y15_N59
\REGFILE|registers[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][9]~q\);

-- Location: MLABCELL_X34_Y12_N15
\REGFILE|registers[12][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[12][9]~feeder_combout\);

-- Location: FF_X34_Y12_N17
\REGFILE|registers[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][9]~q\);

-- Location: MLABCELL_X34_Y12_N0
\REGFILE|registers[13][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][9]~feeder_combout\ = ( \Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~29_sumout\,
	combout => \REGFILE|registers[13][9]~feeder_combout\);

-- Location: FF_X34_Y12_N2
\REGFILE|registers[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][9]~q\);

-- Location: LABCELL_X46_Y15_N21
\REGFILE|Mux22~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][9]~q\,
	datab => \REGFILE|ALT_INV_registers[14][9]~q\,
	datac => \REGFILE|ALT_INV_registers[12][9]~q\,
	datad => \REGFILE|ALT_INV_registers[13][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux22~6_combout\);

-- Location: LABCELL_X46_Y15_N45
\REGFILE|Mux22~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~9_combout\ = ( \REGFILE|Mux22~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux22~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux22~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux22~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux22~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux22~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000000101010001001010111111101110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_Mux22~7_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_Mux22~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~6_combout\,
	combout => \REGFILE|Mux22~9_combout\);

-- Location: MLABCELL_X39_Y14_N54
\REGFILE|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[29][9]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[17][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[21][9]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[25][9]~q\ & ( (\REGFILE|registers[29][9]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[25][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[17][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[21][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000000110000001100000101111101011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][9]~q\,
	datab => \REGFILE|ALT_INV_registers[29][9]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[17][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[25][9]~q\,
	combout => \REGFILE|Mux22~1_combout\);

-- Location: LABCELL_X42_Y12_N12
\REGFILE|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][9]~q\,
	datab => \REGFILE|ALT_INV_registers[24][9]~q\,
	datac => \REGFILE|ALT_INV_registers[16][9]~q\,
	datad => \REGFILE|ALT_INV_registers[20][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux22~0_combout\);

-- Location: LABCELL_X45_Y15_N57
\REGFILE|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][9]~q\,
	datab => \REGFILE|ALT_INV_registers[30][9]~q\,
	datac => \REGFILE|ALT_INV_registers[26][9]~q\,
	datad => \REGFILE|ALT_INV_registers[18][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux22~2_combout\);

-- Location: LABCELL_X46_Y12_N12
\REGFILE|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][9]~q\,
	datab => \REGFILE|ALT_INV_registers[23][9]~q\,
	datac => \REGFILE|ALT_INV_registers[19][9]~q\,
	datad => \REGFILE|ALT_INV_registers[31][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux22~3_combout\);

-- Location: LABCELL_X40_Y15_N30
\REGFILE|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~4_combout\ = ( \REGFILE|Mux22~2_combout\ & ( \REGFILE|Mux22~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux22~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux22~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux22~2_combout\ & ( \REGFILE|Mux22~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux22~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux22~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( 
-- \REGFILE|Mux22~2_combout\ & ( !\REGFILE|Mux22~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux22~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux22~1_combout\))) ) ) ) # ( !\REGFILE|Mux22~2_combout\ & ( !\REGFILE|Mux22~3_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux22~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux22~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux22~1_combout\,
	datad => \REGFILE|ALT_INV_Mux22~0_combout\,
	datae => \REGFILE|ALT_INV_Mux22~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~3_combout\,
	combout => \REGFILE|Mux22~4_combout\);

-- Location: LABCELL_X40_Y15_N48
\REGFILE|Mux22~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux22~10_combout\ = ( \REGFILE|Mux22~9_combout\ & ( \REGFILE|Mux22~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux22~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( !\REGFILE|Mux22~9_combout\ & ( 
-- \REGFILE|Mux22~4_combout\ & ( ((\REGFILE|Mux22~5_combout\ & \REGFILE|Mux0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux22~9_combout\ & ( !\REGFILE|Mux22~4_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux22~5_combout\))) ) ) ) # ( !\REGFILE|Mux22~9_combout\ & ( !\REGFILE|Mux22~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REGFILE|Mux22~5_combout\ & \REGFILE|Mux0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010101010100000101001010101010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux22~5_combout\,
	datad => \REGFILE|ALT_INV_Mux0~0_combout\,
	datae => \REGFILE|ALT_INV_Mux22~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~4_combout\,
	combout => \REGFILE|Mux22~10_combout\);

-- Location: LABCELL_X37_Y15_N30
\ALU|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~37_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[9]~361_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) + ( \REGFILE|Mux22~10_combout\ ) + ( 
-- \ALU|Add0~34\ ))
-- \ALU|Add0~38\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[9]~361_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) + ( \REGFILE|Mux22~10_combout\ ) + ( 
-- \ALU|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALT_INV_inputALU[9]~361_combout\,
	dataf => \REGFILE|ALT_INV_Mux22~10_combout\,
	cin => \ALU|Add0~34\,
	sumout => \ALU|Add0~37_sumout\,
	cout => \ALU|Add0~38\);

-- Location: MLABCELL_X34_Y14_N6
\ALU|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~4_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & ((!\CONTROL|ALUControl\(0) & (\inputALU[9]~109_combout\ & \REGFILE|Mux22~10_combout\)) # (\CONTROL|ALUControl\(0) & 
-- ((\REGFILE|Mux22~10_combout\) # (\inputALU[9]~109_combout\)))))) # (\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(0) & (!\inputALU[9]~109_combout\ & (\CONTROL|ALUControl\(2) & !\REGFILE|Mux22~10_combout\)))) ) ) # ( \CONTROL|ALUControl\(1) & ( 
-- (!\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(3) & (\ALU|Add0~37_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100000000010000000100001001100000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Add0~37_sumout\,
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux22~10_combout\,
	datag => \ALT_INV_inputALU[9]~109_combout\,
	combout => \ALU|Mux22~4_combout\);

-- Location: LABCELL_X33_Y19_N51
\ALU|ShiftRight1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~15_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[12]~142_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[10]~120_combout\ ) ) ) # ( 
-- \REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[11]~131_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[9]~109_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[10]~120_combout\,
	datab => \ALT_INV_inputALU[11]~131_combout\,
	datac => \ALT_INV_inputALU[9]~109_combout\,
	datad => \ALT_INV_inputALU[12]~142_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftRight1~15_combout\);

-- Location: LABCELL_X33_Y18_N27
\ALU|Mux22~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~8_combout\ = ( !\REGFILE|Mux28~10_combout\ & ( ((\ALU|Mux27~8_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~15_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~17_combout\)))))) ) ) # ( \REGFILE|Mux28~10_combout\ & ( 
-- ((\ALU|Mux27~8_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~10_combout\))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000001100001111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight1~11_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~17_combout\,
	datae => \REGFILE|ALT_INV_Mux28~10_combout\,
	dataf => \ALU|ALT_INV_Mux27~8_combout\,
	datag => \ALU|ALT_INV_ShiftRight1~15_combout\,
	combout => \ALU|Mux22~8_combout\);

-- Location: LABCELL_X36_Y17_N48
\ALU|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~3_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ( (!\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \ALU|Mux24~3_combout\);

-- Location: LABCELL_X35_Y18_N36
\ALU|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~1_combout\ = ( \ALU|ShiftRight1~12_combout\ & ( \ALU|ShiftRight1~13_combout\ & ( (\ALU|Mux27~0_combout\ & ((!\REGFILE|Mux28~10_combout\) # (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~12_combout\ & ( \ALU|ShiftRight1~13_combout\ & 
-- ( (\ALU|Mux27~0_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\REGFILE|Mux29~10_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\inputALU[31]~351_combout\))))) ) ) ) # ( \ALU|ShiftRight1~12_combout\ & ( !\ALU|ShiftRight1~13_combout\ & ( (\ALU|Mux27~0_combout\ 
-- & ((!\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\inputALU[31]~351_combout\))))) ) ) ) # ( !\ALU|ShiftRight1~12_combout\ & ( !\ALU|ShiftRight1~13_combout\ & ( (\inputALU[31]~351_combout\ & 
-- (\REGFILE|Mux28~10_combout\ & \ALU|Mux27~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001010001100000000010100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALU|ALT_INV_Mux27~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~12_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~13_combout\,
	combout => \ALU|Mux22~1_combout\);

-- Location: LABCELL_X35_Y18_N6
\ALU|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~2_combout\ = ( !\ALU|Mux22~1_combout\ & ( \ALU|ShiftRight0~38_combout\ & ( (!\ALU|Mux27~4_combout\ & (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux24~3_combout\) # (!\ALU|ShiftLeft0~18_combout\)))) ) ) ) # ( !\ALU|Mux22~1_combout\ & ( 
-- !\ALU|ShiftRight0~38_combout\ & ( (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux24~3_combout\) # (!\ALU|ShiftLeft0~18_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000000000000000000011001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux24~3_combout\,
	datab => \ALU|ALT_INV_Mux27~4_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~18_combout\,
	datad => \ALU|ALT_INV_Mux27~9_combout\,
	datae => \ALU|ALT_INV_Mux22~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~38_combout\,
	combout => \ALU|Mux22~2_combout\);

-- Location: LABCELL_X33_Y19_N48
\ALU|ShiftRight0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~16_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[12]~142_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[10]~120_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[11]~131_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[9]~109_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[10]~120_combout\,
	datab => \ALT_INV_inputALU[11]~131_combout\,
	datac => \ALT_INV_inputALU[12]~142_combout\,
	datad => \ALT_INV_inputALU[9]~109_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftRight0~16_combout\);

-- Location: MLABCELL_X28_Y16_N48
\ALU|Mux22~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~12_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~16_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~18_combout\)))))) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftRight0~10_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~11_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000000100000001000001010100010101000101010000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux24~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~11_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftRight0~18_combout\,
	datag => \ALU|ALT_INV_ShiftRight0~16_combout\,
	combout => \ALU|Mux22~12_combout\);

-- Location: MLABCELL_X34_Y14_N39
\ALU|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux22~3_combout\ = ( \ALU|Mux22~2_combout\ & ( \ALU|Mux22~12_combout\ & ( (\ALU|Mux27~3_combout\) # (\ALU|Mux22~4_combout\) ) ) ) # ( !\ALU|Mux22~2_combout\ & ( \ALU|Mux22~12_combout\ & ( (\ALU|Mux27~3_combout\) # (\ALU|Mux22~4_combout\) ) ) ) # ( 
-- \ALU|Mux22~2_combout\ & ( !\ALU|Mux22~12_combout\ & ( ((\ALU|Mux27~3_combout\ & ((\ALU|Mux22~8_combout\) # (\ALU|Mux22~0_combout\)))) # (\ALU|Mux22~4_combout\) ) ) ) # ( !\ALU|Mux22~2_combout\ & ( !\ALU|Mux22~12_combout\ & ( (\ALU|Mux27~3_combout\) # 
-- (\ALU|Mux22~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111111111001100110111111100110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux22~0_combout\,
	datab => \ALU|ALT_INV_Mux22~4_combout\,
	datac => \ALU|ALT_INV_Mux22~8_combout\,
	datad => \ALU|ALT_INV_Mux27~3_combout\,
	datae => \ALU|ALT_INV_Mux22~2_combout\,
	dataf => \ALU|ALT_INV_Mux22~12_combout\,
	combout => \ALU|Mux22~3_combout\);

-- Location: FF_X45_Y15_N53
\REGFILE|registers[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][9]~feeder_combout\,
	asdata => \ALU|Mux22~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][9]~q\);

-- Location: LABCELL_X45_Y15_N0
\inputALU[9]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~104_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[3][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[1][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[2][9]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[0][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][9]~q\,
	datab => \REGFILE|ALT_INV_registers[3][9]~q\,
	datac => \REGFILE|ALT_INV_registers[2][9]~q\,
	datad => \REGFILE|ALT_INV_registers[1][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[9]~104_combout\);

-- Location: LABCELL_X45_Y15_N30
\inputALU[9]~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~105_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[7][9]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[5][9]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[6][9]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[7][9]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[6][9]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[4][9]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[5][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][9]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[7][9]~q\,
	datad => \REGFILE|ALT_INV_registers[5][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[6][9]~q\,
	combout => \inputALU[9]~105_combout\);

-- Location: LABCELL_X45_Y15_N36
\inputALU[9]~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~106_combout\ = ( \REGFILE|registers[11][9]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[10][9]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[11][9]~q\ & 
-- ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[10][9]~q\) ) ) ) # ( \REGFILE|registers[11][9]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][9]~q\)) ) ) ) # ( !\REGFILE|registers[11][9]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[8][9]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[9][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][9]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \REGFILE|ALT_INV_registers[10][9]~q\,
	datad => \REGFILE|ALT_INV_registers[8][9]~q\,
	datae => \REGFILE|ALT_INV_registers[11][9]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[9]~106_combout\);

-- Location: LABCELL_X46_Y15_N18
\inputALU[9]~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~107_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][9]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][9]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][9]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][9]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][9]~q\,
	datab => \REGFILE|ALT_INV_registers[14][9]~q\,
	datac => \REGFILE|ALT_INV_registers[13][9]~q\,
	datad => \REGFILE|ALT_INV_registers[12][9]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[9]~107_combout\);

-- Location: LABCELL_X45_Y15_N18
\inputALU[9]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~108_combout\ = ( \inputALU[9]~106_combout\ & ( \inputALU[9]~107_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[9]~104_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\inputALU[9]~105_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[9]~106_combout\ & ( \inputALU[9]~107_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[9]~104_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[9]~105_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( \inputALU[9]~106_combout\ & ( !\inputALU[9]~107_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[9]~104_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[9]~105_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( 
-- !\inputALU[9]~106_combout\ & ( !\inputALU[9]~107_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[9]~104_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[9]~105_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[9]~104_combout\,
	datad => \ALT_INV_inputALU[9]~105_combout\,
	datae => \ALT_INV_inputALU[9]~106_combout\,
	dataf => \ALT_INV_inputALU[9]~107_combout\,
	combout => \inputALU[9]~108_combout\);

-- Location: LABCELL_X45_Y15_N42
\inputALU[9]~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[9]~361_combout\ = ( \inputALU[9]~103_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[9]~108_combout\) ) ) # ( !\inputALU[9]~103_combout\ & ( (\inputALU[9]~108_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[9]~108_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[9]~103_combout\,
	combout => \inputALU[9]~361_combout\);

-- Location: LABCELL_X37_Y15_N33
\ALU|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~41_sumout\ = SUM(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[10]~362_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) + ( \REGFILE|Mux21~10_combout\ ) + ( 
-- \ALU|Add0~38\ ))
-- \ALU|Add0~42\ = CARRY(( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[10]~362_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) ) + ( \REGFILE|Mux21~10_combout\ ) + ( 
-- \ALU|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALT_INV_inputALU[10]~362_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~10_combout\,
	cin => \ALU|Add0~38\,
	sumout => \ALU|Add0~41_sumout\,
	cout => \ALU|Add0~42\);

-- Location: LABCELL_X36_Y17_N36
\ALU|Mux21~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~5_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & ((!\CONTROL|ALUControl\(0) & (\inputALU[10]~120_combout\ & \REGFILE|Mux21~10_combout\)) # (\CONTROL|ALUControl\(0) & 
-- ((\REGFILE|Mux21~10_combout\) # (\inputALU[10]~120_combout\)))))) # (\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(0) & (!\inputALU[10]~120_combout\ & (\CONTROL|ALUControl\(2) & !\REGFILE|Mux21~10_combout\)))) ) ) # ( \CONTROL|ALUControl\(1) & ( 
-- (!\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(3) & (\ALU|Add0~41_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100000000010000000100001001100000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Add0~41_sumout\,
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux21~10_combout\,
	datag => \ALT_INV_inputALU[10]~120_combout\,
	combout => \ALU|Mux21~5_combout\);

-- Location: LABCELL_X36_Y17_N12
\ALU|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~0_combout\ = ( \ALU|ShiftRight1~19_combout\ & ( \ALU|ShiftRight1~25_combout\ & ( ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~23_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~18_combout\))) # (\REGFILE|Mux29~10_combout\) ) 
-- ) ) # ( !\ALU|ShiftRight1~19_combout\ & ( \ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftRight1~23_combout\) # (\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~18_combout\ & 
-- (!\REGFILE|Mux29~10_combout\))) ) ) ) # ( \ALU|ShiftRight1~19_combout\ & ( !\ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\ & \ALU|ShiftRight1~23_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (((\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftRight1~18_combout\))) ) ) ) # ( !\ALU|ShiftRight1~19_combout\ & ( !\ALU|ShiftRight1~25_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~23_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~18_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~23_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~19_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~25_combout\,
	combout => \ALU|Mux21~0_combout\);

-- Location: LABCELL_X36_Y17_N42
\ALU|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~1_combout\ = ( \ALU|ShiftLeft1~8_combout\ & ( \ALU|ShiftLeft1~4_combout\ & ( (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftLeft1~13_combout\) # (\REGFILE|Mux28~10_combout\))) # (\REGFILE|Mux29~10_combout\ & 
-- (!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~8_combout\ & ( \ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (\ALU|Mux27~5_combout\ & ((\ALU|ShiftLeft1~13_combout\) # (\REGFILE|Mux28~10_combout\)))) ) ) ) # ( 
-- \ALU|ShiftLeft1~8_combout\ & ( !\ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|Mux27~5_combout\ & ((\ALU|ShiftLeft1~13_combout\) # (\REGFILE|Mux29~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~8_combout\ & ( !\ALU|ShiftLeft1~4_combout\ & 
-- ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~13_combout\ & \ALU|Mux27~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000100110000000000001010100000000001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~13_combout\,
	datad => \ALU|ALT_INV_Mux27~5_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~8_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	combout => \ALU|Mux21~1_combout\);

-- Location: LABCELL_X31_Y17_N6
\ALU|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~2_combout\ = ( \ALU|ShiftRight0~21_combout\ & ( (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux27~4_combout\) # ((!\ALU|ShiftLeft0~2_combout\ & !\ALU|ShiftRight0~39_combout\)))) ) ) # ( !\ALU|ShiftRight0~21_combout\ & ( (!\ALU|Mux27~9_combout\ & 
-- ((!\ALU|Mux27~4_combout\) # (!\ALU|ShiftRight0~39_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000111111000000000011101100000000001110110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datab => \ALU|ALT_INV_Mux27~4_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~39_combout\,
	datad => \ALU|ALT_INV_Mux27~9_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~21_combout\,
	combout => \ALU|Mux21~2_combout\);

-- Location: LABCELL_X36_Y17_N0
\ALU|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~3_combout\ = ( \ALU|Mux21~2_combout\ & ( \ALU|ShiftLeft0~20_combout\ & ( (!\ALU|Mux24~3_combout\ & (!\ALU|Mux21~1_combout\ & ((!\ALU|Mux27~0_combout\) # (!\ALU|ShiftRight1~38_combout\)))) ) ) ) # ( \ALU|Mux21~2_combout\ & ( 
-- !\ALU|ShiftLeft0~20_combout\ & ( (!\ALU|Mux21~1_combout\ & ((!\ALU|Mux27~0_combout\) # (!\ALU|ShiftRight1~38_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000000000000000000000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux24~3_combout\,
	datab => \ALU|ALT_INV_Mux27~0_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~38_combout\,
	datad => \ALU|ALT_INV_Mux21~1_combout\,
	datae => \ALU|ALT_INV_Mux21~2_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~20_combout\,
	combout => \ALU|Mux21~3_combout\);

-- Location: LABCELL_X37_Y18_N12
\ALU|Mux21~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~9_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~24_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~26_combout\)))) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( ((\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftRight0~19_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~20_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011101000000000000110000000000000111010000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~26_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~19_combout\,
	datad => \ALU|ALT_INV_Mux24~0_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftRight0~20_combout\,
	datag => \ALU|ALT_INV_ShiftRight0~24_combout\,
	combout => \ALU|Mux21~9_combout\);

-- Location: LABCELL_X36_Y17_N18
\ALU|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux21~4_combout\ = ( \ALU|Mux21~3_combout\ & ( \ALU|Mux21~9_combout\ & ( (\ALU|Mux21~5_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux21~3_combout\ & ( \ALU|Mux21~9_combout\ & ( (\ALU|Mux21~5_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( 
-- \ALU|Mux21~3_combout\ & ( !\ALU|Mux21~9_combout\ & ( ((\ALU|Mux27~3_combout\ & (\ALU|Mux27~8_combout\ & \ALU|Mux21~0_combout\))) # (\ALU|Mux21~5_combout\) ) ) ) # ( !\ALU|Mux21~3_combout\ & ( !\ALU|Mux21~9_combout\ & ( (\ALU|Mux21~5_combout\) # 
-- (\ALU|Mux27~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111000011110001111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux27~8_combout\,
	datac => \ALU|ALT_INV_Mux21~5_combout\,
	datad => \ALU|ALT_INV_Mux21~0_combout\,
	datae => \ALU|ALT_INV_Mux21~3_combout\,
	dataf => \ALU|ALT_INV_Mux21~9_combout\,
	combout => \ALU|Mux21~4_combout\);

-- Location: FF_X39_Y10_N41
\REGFILE|registers[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][10]~feeder_combout\,
	asdata => \ALU|Mux21~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][10]~q\);

-- Location: LABCELL_X37_Y12_N0
\inputALU[10]~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~115_combout\ = ( \REGFILE|registers[3][10]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[2][10]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\REGFILE|registers[3][10]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[2][10]~q\) ) ) ) # ( \REGFILE|registers[3][10]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[0][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][10]~q\)) ) ) ) # ( !\REGFILE|registers[3][10]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[0][10]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[1][10]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][10]~q\,
	datab => \REGFILE|ALT_INV_registers[0][10]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[2][10]~q\,
	datae => \REGFILE|ALT_INV_registers[3][10]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[10]~115_combout\);

-- Location: LABCELL_X37_Y12_N30
\inputALU[10]~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~116_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][10]~q\,
	datab => \REGFILE|ALT_INV_registers[6][10]~q\,
	datac => \REGFILE|ALT_INV_registers[7][10]~q\,
	datad => \REGFILE|ALT_INV_registers[5][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[10]~116_combout\);

-- Location: LABCELL_X42_Y11_N3
\inputALU[10]~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~118_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][10]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][10]~q\,
	datab => \REGFILE|ALT_INV_registers[12][10]~q\,
	datac => \REGFILE|ALT_INV_registers[15][10]~q\,
	datad => \REGFILE|ALT_INV_registers[14][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[10]~118_combout\);

-- Location: LABCELL_X43_Y13_N6
\inputALU[10]~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~117_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][10]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][10]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][10]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][10]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][10]~q\,
	datab => \REGFILE|ALT_INV_registers[9][10]~q\,
	datac => \REGFILE|ALT_INV_registers[10][10]~q\,
	datad => \REGFILE|ALT_INV_registers[8][10]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[10]~117_combout\);

-- Location: LABCELL_X37_Y12_N48
\inputALU[10]~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~119_combout\ = ( \inputALU[10]~118_combout\ & ( \inputALU[10]~117_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[10]~115_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\inputALU[10]~116_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[10]~118_combout\ & ( \inputALU[10]~117_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[10]~115_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[10]~116_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( \inputALU[10]~118_combout\ & ( !\inputALU[10]~117_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[10]~115_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[10]~116_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) ) ) ) # ( 
-- !\inputALU[10]~118_combout\ & ( !\inputALU[10]~117_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[10]~115_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[10]~116_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[10]~115_combout\,
	datad => \ALT_INV_inputALU[10]~116_combout\,
	datae => \ALT_INV_inputALU[10]~118_combout\,
	dataf => \ALT_INV_inputALU[10]~117_combout\,
	combout => \inputALU[10]~119_combout\);

-- Location: LABCELL_X37_Y12_N9
\inputALU[10]~362\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[10]~362_combout\ = ( \inputALU[10]~114_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # (\inputALU[10]~119_combout\) ) ) # ( !\inputALU[10]~114_combout\ & ( (\inputALU[10]~119_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[10]~119_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \ALT_INV_inputALU[10]~114_combout\,
	combout => \inputALU[10]~362_combout\);

-- Location: LABCELL_X37_Y15_N36
\ALU|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Add0~45_sumout\ = SUM(( \REGFILE|Mux20~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[11]~363_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))))) ) + ( 
-- \ALU|Add0~42\ ))
-- \ALU|Add0~46\ = CARRY(( \REGFILE|Mux20~10_combout\ ) + ( !\CONTROL|ALUControl\(2) $ (((!\CONTROL|Mux4~0_combout\ & ((!\inputALU[11]~363_combout\))) # (\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))))) ) + ( 
-- \ALU|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110010010110001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \REGFILE|ALT_INV_Mux20~10_combout\,
	dataf => \ALT_INV_inputALU[11]~363_combout\,
	cin => \ALU|Add0~42\,
	sumout => \ALU|Add0~45_sumout\,
	cout => \ALU|Add0~46\);

-- Location: LABCELL_X35_Y17_N24
\ALU|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~2_combout\ = ( \ALU|ShiftRight1~30_combout\ & ( \ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~26_combout\)))) # (\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)) 
-- # (\ALU|ShiftRight1~32_combout\))) ) ) ) # ( !\ALU|ShiftRight1~30_combout\ & ( \ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~26_combout\ & \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (((\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftRight1~32_combout\))) ) ) ) # ( \ALU|ShiftRight1~30_combout\ & ( !\ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~26_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~32_combout\ & ((!\REGFILE|Mux28~10_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~30_combout\ & ( !\ALU|ShiftRight1~27_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~26_combout\ & 
-- \REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~32_combout\ & ((!\REGFILE|Mux28~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight1~32_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~26_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~30_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~27_combout\,
	combout => \ALU|Mux20~2_combout\);

-- Location: LABCELL_X35_Y18_N12
\ALU|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~1_combout\ = ( \ALU|ShiftLeft1~9_combout\ & ( \ALU|ShiftLeft1~14_combout\ & ( (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & \ALU|ShiftLeft1~5_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~9_combout\ & ( 
-- \ALU|ShiftLeft1~14_combout\ & ( (\ALU|Mux27~5_combout\ & (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftLeft1~5_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~9_combout\ & ( !\ALU|ShiftLeft1~14_combout\ & ( (\ALU|Mux27~5_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~5_combout\ & \REGFILE|Mux28~10_combout\)) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\))))) ) ) ) # ( !\ALU|ShiftLeft1~9_combout\ & ( !\ALU|ShiftLeft1~14_combout\ & ( (\ALU|Mux27~5_combout\ 
-- & (!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftLeft1~5_combout\ & \REGFILE|Mux28~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100010000010001000100000001000101010100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~5_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~9_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~14_combout\,
	combout => \ALU|Mux20~1_combout\);

-- Location: MLABCELL_X28_Y17_N51
\ALU|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~3_combout\ = ( \ALU|ShiftLeft1~1_combout\ & ( (\ALU|ShiftRight1~28_combout\ & \ALU|Mux27~0_combout\) ) ) # ( !\ALU|ShiftLeft1~1_combout\ & ( (\inputALU[31]~351_combout\ & \ALU|Mux27~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~28_combout\,
	datad => \ALU|ALT_INV_Mux27~0_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	combout => \ALU|Mux20~3_combout\);

-- Location: LABCELL_X30_Y17_N18
\ALU|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~0_combout\ = ( \ALU|ShiftLeft0~15_combout\ & ( \ALU|ShiftLeft0~5_combout\ & ( (\ALU|Mux24~3_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftLeft0~21_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout\ & ( \ALU|ShiftLeft0~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|Mux24~3_combout\ & ((\ALU|ShiftLeft0~21_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \ALU|ShiftLeft0~15_combout\ & ( !\ALU|ShiftLeft0~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|Mux24~3_combout\ & ((\ALU|ShiftLeft0~21_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout\ & ( !\ALU|ShiftLeft0~5_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~21_combout\ & \ALU|Mux24~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000100110000000000001010100000000001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~21_combout\,
	datad => \ALU|ALT_INV_Mux24~3_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ALU|Mux20~0_combout\);

-- Location: LABCELL_X33_Y19_N0
\ALU|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~4_combout\ = ( \inputALU[31]~351_combout\ & ( \ALU|ShiftRight0~29_combout\ & ( (!\ALU|Mux27~4_combout\ & !\ALU|Mux27~9_combout\) ) ) ) # ( !\inputALU[31]~351_combout\ & ( \ALU|ShiftRight0~29_combout\ & ( (!\ALU|Mux27~9_combout\ & 
-- ((!\ALU|ShiftLeft0~2_combout\) # (!\ALU|Mux27~4_combout\))) ) ) ) # ( \inputALU[31]~351_combout\ & ( !\ALU|ShiftRight0~29_combout\ & ( (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux27~4_combout\) # (\ALU|ShiftLeft0~2_combout\))) ) ) ) # ( 
-- !\inputALU[31]~351_combout\ & ( !\ALU|ShiftRight0~29_combout\ & ( !\ALU|Mux27~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111101010000000011111010000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ALU|ALT_INV_Mux27~4_combout\,
	datad => \ALU|ALT_INV_Mux27~9_combout\,
	datae => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~29_combout\,
	combout => \ALU|Mux20~4_combout\);

-- Location: LABCELL_X35_Y17_N36
\ALU|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~5_combout\ = ( !\ALU|Mux20~0_combout\ & ( \ALU|Mux20~4_combout\ & ( (!\ALU|Mux20~1_combout\ & (!\ALU|Mux20~3_combout\ & ((!\ALU|Mux20~2_combout\) # (!\ALU|Mux27~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux20~2_combout\,
	datab => \ALU|ALT_INV_Mux27~8_combout\,
	datac => \ALU|ALT_INV_Mux20~1_combout\,
	datad => \ALU|ALT_INV_Mux20~3_combout\,
	datae => \ALU|ALT_INV_Mux20~0_combout\,
	dataf => \ALU|ALT_INV_Mux20~4_combout\,
	combout => \ALU|Mux20~5_combout\);

-- Location: LABCELL_X35_Y17_N12
\ALU|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~8_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~31_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~33_combout\)))) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( ((\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftRight0~27_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~28_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100010001000000110000000000000011000100010000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight0~33_combout\,
	datab => \ALU|ALT_INV_Mux24~0_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~27_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftRight0~28_combout\,
	datag => \ALU|ALT_INV_ShiftRight0~31_combout\,
	combout => \ALU|Mux20~8_combout\);

-- Location: LABCELL_X35_Y17_N42
\ALU|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux20~7_combout\ = ( \ALU|Mux20~5_combout\ & ( \ALU|Mux20~8_combout\ & ( ((!\ALU|Mux20~6_combout\) # ((\ALU|Mux28~8_combout\ & \ALU|Add0~45_sumout\))) # (\ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux20~5_combout\ & ( \ALU|Mux20~8_combout\ & ( 
-- ((!\ALU|Mux20~6_combout\) # ((\ALU|Mux28~8_combout\ & \ALU|Add0~45_sumout\))) # (\ALU|Mux27~3_combout\) ) ) ) # ( \ALU|Mux20~5_combout\ & ( !\ALU|Mux20~8_combout\ & ( (!\ALU|Mux20~6_combout\) # ((\ALU|Mux28~8_combout\ & \ALU|Add0~45_sumout\)) ) ) ) # ( 
-- !\ALU|Mux20~5_combout\ & ( !\ALU|Mux20~8_combout\ & ( ((!\ALU|Mux20~6_combout\) # ((\ALU|Mux28~8_combout\ & \ALU|Add0~45_sumout\))) # (\ALU|Mux27~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110111111100001111001111110101111101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux28~8_combout\,
	datac => \ALU|ALT_INV_Mux20~6_combout\,
	datad => \ALU|ALT_INV_Add0~45_sumout\,
	datae => \ALU|ALT_INV_Mux20~5_combout\,
	dataf => \ALU|ALT_INV_Mux20~8_combout\,
	combout => \ALU|Mux20~7_combout\);

-- Location: FF_X31_Y15_N56
\REGFILE|registers[16][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][11]~q\);

-- Location: LABCELL_X46_Y14_N21
\REGFILE|registers[28][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[28][11]~feeder_combout\);

-- Location: FF_X46_Y14_N23
\REGFILE|registers[28][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][11]~q\);

-- Location: LABCELL_X46_Y12_N36
\REGFILE|registers[24][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[24][11]~feeder_combout\);

-- Location: FF_X46_Y12_N38
\REGFILE|registers[24][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][11]~q\);

-- Location: MLABCELL_X47_Y13_N57
\REGFILE|registers[20][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[20][11]~feeder_combout\);

-- Location: FF_X47_Y13_N59
\REGFILE|registers[20][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][11]~q\);

-- Location: LABCELL_X42_Y15_N12
\inputALU[11]~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~121_combout\ = ( \REGFILE|registers[24][11]~q\ & ( \REGFILE|registers[20][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[16][11]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[28][11]~q\)))) ) ) ) # ( !\REGFILE|registers[24][11]~q\ & ( \REGFILE|registers[20][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][11]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[28][11]~q\)))) ) ) ) # ( \REGFILE|registers[24][11]~q\ & ( !\REGFILE|registers[20][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))) # (\REGFILE|registers[16][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\REGFILE|registers[28][11]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) 
-- ) ) # ( !\REGFILE|registers[24][11]~q\ & ( !\REGFILE|registers[20][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[16][11]~q\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\REGFILE|registers[28][11]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[16][11]~q\,
	datac => \REGFILE|ALT_INV_registers[28][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[24][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[20][11]~q\,
	combout => \inputALU[11]~121_combout\);

-- Location: LABCELL_X45_Y12_N0
\REGFILE|registers[18][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[18][11]~feeder_combout\);

-- Location: FF_X45_Y12_N2
\REGFILE|registers[18][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][11]~q\);

-- Location: LABCELL_X45_Y11_N30
\REGFILE|registers[30][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[30][11]~feeder_combout\);

-- Location: FF_X45_Y11_N32
\REGFILE|registers[30][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][11]~q\);

-- Location: LABCELL_X45_Y11_N0
\REGFILE|registers[26][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[26][11]~feeder_combout\);

-- Location: FF_X45_Y11_N2
\REGFILE|registers[26][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][11]~q\);

-- Location: LABCELL_X45_Y11_N48
\REGFILE|registers[22][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[22][11]~feeder_combout\);

-- Location: FF_X45_Y11_N50
\REGFILE|registers[22][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][11]~q\);

-- Location: LABCELL_X42_Y15_N24
\inputALU[11]~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~123_combout\ = ( \REGFILE|registers[26][11]~q\ & ( \REGFILE|registers[22][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\REGFILE|registers[18][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\REGFILE|registers[30][11]~q\)))) ) ) ) # ( !\REGFILE|registers[26][11]~q\ & ( \REGFILE|registers[22][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[18][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\REGFILE|registers[30][11]~q\)))) ) ) ) # ( \REGFILE|registers[26][11]~q\ & ( !\REGFILE|registers[22][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\REGFILE|registers[18][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][11]~q\)))) ) 
-- ) ) # ( !\REGFILE|registers[26][11]~q\ & ( !\REGFILE|registers[22][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[18][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[30][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[18][11]~q\,
	datad => \REGFILE|ALT_INV_registers[30][11]~q\,
	datae => \REGFILE|ALT_INV_registers[26][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[22][11]~q\,
	combout => \inputALU[11]~123_combout\);

-- Location: LABCELL_X46_Y15_N30
\REGFILE|registers[25][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[25][11]~feeder_combout\);

-- Location: FF_X46_Y15_N32
\REGFILE|registers[25][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][11]~q\);

-- Location: LABCELL_X45_Y15_N45
\REGFILE|registers[29][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[29][11]~feeder_combout\);

-- Location: FF_X45_Y15_N47
\REGFILE|registers[29][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][11]~q\);

-- Location: LABCELL_X46_Y15_N0
\REGFILE|registers[21][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[21][11]~feeder_combout\);

-- Location: FF_X46_Y15_N2
\REGFILE|registers[21][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][11]~q\);

-- Location: MLABCELL_X47_Y19_N6
\REGFILE|registers[17][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[17][11]~feeder_combout\);

-- Location: FF_X47_Y19_N8
\REGFILE|registers[17][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][11]~q\);

-- Location: LABCELL_X42_Y15_N0
\inputALU[11]~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~122_combout\ = ( \REGFILE|registers[21][11]~q\ & ( \REGFILE|registers[17][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[25][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[29][11]~q\)))) ) ) ) # ( !\REGFILE|registers[21][11]~q\ & ( \REGFILE|registers[17][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\REGFILE|registers[25][11]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][11]~q\)))) ) 
-- ) ) # ( \REGFILE|registers[21][11]~q\ & ( !\REGFILE|registers[17][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[25][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\REGFILE|registers[29][11]~q\)))) ) ) ) # ( !\REGFILE|registers[21][11]~q\ & ( !\REGFILE|registers[17][11]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[25][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[29][11]~q\))))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \REGFILE|ALT_INV_registers[25][11]~q\,
	datad => \REGFILE|ALT_INV_registers[29][11]~q\,
	datae => \REGFILE|ALT_INV_registers[21][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[17][11]~q\,
	combout => \inputALU[11]~122_combout\);

-- Location: LABCELL_X43_Y12_N33
\REGFILE|registers[31][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[31][11]~feeder_combout\);

-- Location: FF_X43_Y12_N35
\REGFILE|registers[31][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][11]~q\);

-- Location: LABCELL_X43_Y12_N45
\REGFILE|registers[23][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][11]~feeder_combout\ = \Add0~37_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[23][11]~feeder_combout\);

-- Location: FF_X43_Y12_N47
\REGFILE|registers[23][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][11]~q\);

-- Location: LABCELL_X42_Y10_N12
\REGFILE|registers[27][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[27][11]~feeder_combout\);

-- Location: FF_X42_Y10_N14
\REGFILE|registers[27][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][11]~q\);

-- Location: LABCELL_X43_Y10_N18
\REGFILE|registers[19][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[19][11]~feeder_combout\);

-- Location: FF_X43_Y10_N20
\REGFILE|registers[19][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][11]~q\);

-- Location: LABCELL_X43_Y16_N48
\inputALU[11]~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~124_combout\ = ( \REGFILE|registers[27][11]~q\ & ( \REGFILE|registers[19][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][11]~q\))) 
-- # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][11]~q\))) ) ) ) # ( !\REGFILE|registers[27][11]~q\ & ( \REGFILE|registers[19][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][11]~q\)))) ) ) ) # ( \REGFILE|registers[27][11]~q\ & ( !\REGFILE|registers[19][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(19))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][11]~q\)))) ) ) ) # ( !\REGFILE|registers[27][11]~q\ & ( !\REGFILE|registers[19][11]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[23][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[31][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][11]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[23][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datae => \REGFILE|ALT_INV_registers[27][11]~q\,
	dataf => \REGFILE|ALT_INV_registers[19][11]~q\,
	combout => \inputALU[11]~124_combout\);

-- Location: LABCELL_X42_Y15_N48
\inputALU[11]~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~125_combout\ = ( \inputALU[11]~122_combout\ & ( \inputALU[11]~124_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[11]~121_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\inputALU[11]~123_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\inputALU[11]~122_combout\ & ( \inputALU[11]~124_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[11]~121_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\inputALU[11]~123_combout\)))) ) ) ) # ( \inputALU[11]~122_combout\ 
-- & ( !\inputALU[11]~124_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))) # (\inputALU[11]~121_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\inputALU[11]~123_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( !\inputALU[11]~122_combout\ & ( !\inputALU[11]~124_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\inputALU[11]~121_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\inputALU[11]~123_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \ALT_INV_inputALU[11]~121_combout\,
	datac => \ALT_INV_inputALU[11]~123_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[11]~122_combout\,
	dataf => \ALT_INV_inputALU[11]~124_combout\,
	combout => \inputALU[11]~125_combout\);

-- Location: LABCELL_X33_Y17_N21
\inputALU[11]~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[11]~131_combout\ = ( \inputALU[11]~130_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[11]~125_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))))) ) ) # ( !\inputALU[11]~130_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[11]~125_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \ALT_INV_inputALU[11]~125_combout\,
	dataf => \ALT_INV_inputALU[11]~130_combout\,
	combout => \inputALU[11]~131_combout\);

-- Location: LABCELL_X29_Y16_N24
\ALU|ShiftLeft1~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~19_combout\ = ( \inputALU[11]~131_combout\ & ( \inputALU[14]~164_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\) # ((\inputALU[13]~153_combout\)))) # (\REGFILE|Mux30~10_combout\ & (((\inputALU[12]~142_combout\)) 
-- # (\REGFILE|Mux31~10_combout\))) ) ) ) # ( !\inputALU[11]~131_combout\ & ( \inputALU[14]~164_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\) # ((\inputALU[13]~153_combout\)))) # (\REGFILE|Mux30~10_combout\ & 
-- (!\REGFILE|Mux31~10_combout\ & ((\inputALU[12]~142_combout\)))) ) ) ) # ( \inputALU[11]~131_combout\ & ( !\inputALU[14]~164_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (\REGFILE|Mux31~10_combout\ & (\inputALU[13]~153_combout\))) # 
-- (\REGFILE|Mux30~10_combout\ & (((\inputALU[12]~142_combout\)) # (\REGFILE|Mux31~10_combout\))) ) ) ) # ( !\inputALU[11]~131_combout\ & ( !\inputALU[14]~164_combout\ & ( (!\REGFILE|Mux30~10_combout\ & (\REGFILE|Mux31~10_combout\ & 
-- (\inputALU[13]~153_combout\))) # (\REGFILE|Mux30~10_combout\ & (!\REGFILE|Mux31~10_combout\ & ((\inputALU[12]~142_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux30~10_combout\,
	datab => \REGFILE|ALT_INV_Mux31~10_combout\,
	datac => \ALT_INV_inputALU[13]~153_combout\,
	datad => \ALT_INV_inputALU[12]~142_combout\,
	datae => \ALT_INV_inputALU[11]~131_combout\,
	dataf => \ALT_INV_inputALU[14]~164_combout\,
	combout => \ALU|ShiftLeft1~19_combout\);

-- Location: LABCELL_X29_Y16_N48
\ALU|ShiftLeft1~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~20_combout\ = ( \ALU|ShiftLeft1~13_combout\ & ( \ALU|ShiftLeft1~4_combout\ & ( ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~8_combout\)))) # (\REGFILE|Mux29~10_combout\) ) 
-- ) ) # ( !\ALU|ShiftLeft1~13_combout\ & ( \ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\ & ((!\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\) # 
-- (\ALU|ShiftLeft1~8_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~13_combout\ & ( !\ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~19_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (((\ALU|ShiftLeft1~8_combout\ & !\REGFILE|Mux29~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~13_combout\ & ( !\ALU|ShiftLeft1~4_combout\ & ( (!\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~19_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~8_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~13_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	combout => \ALU|ShiftLeft1~20_combout\);

-- Location: LABCELL_X30_Y18_N21
\ALU|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~3_combout\ = ( \ALU|Mux27~5_combout\ & ( \ALU|ShiftLeft1~20_combout\ & ( \ALU|Mux27~3_combout\ ) ) ) # ( !\ALU|Mux27~5_combout\ & ( \ALU|ShiftLeft1~20_combout\ & ( (\ALU|Mux17~2_combout\ & \ALU|Mux27~3_combout\) ) ) ) # ( \ALU|Mux27~5_combout\ 
-- & ( !\ALU|ShiftLeft1~20_combout\ & ( (\ALU|Mux17~2_combout\ & \ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux27~5_combout\ & ( !\ALU|ShiftLeft1~20_combout\ & ( (\ALU|Mux17~2_combout\ & \ALU|Mux27~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux17~2_combout\,
	datac => \ALU|ALT_INV_Mux27~3_combout\,
	datae => \ALU|ALT_INV_Mux27~5_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~20_combout\,
	combout => \ALU|Mux17~3_combout\);

-- Location: LABCELL_X45_Y18_N24
\ALU|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux17~9_combout\ = ( \ALU|Mux17~5_combout\ & ( \ALU|Mux17~8_combout\ ) ) # ( !\ALU|Mux17~5_combout\ & ( \ALU|Mux17~8_combout\ & ( ((\ALU|Add0~57_sumout\ & \ALU|Mux28~8_combout\)) # (\ALU|Mux17~3_combout\) ) ) ) # ( \ALU|Mux17~5_combout\ & ( 
-- !\ALU|Mux17~8_combout\ ) ) # ( !\ALU|Mux17~5_combout\ & ( !\ALU|Mux17~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Add0~57_sumout\,
	datac => \ALU|ALT_INV_Mux28~8_combout\,
	datad => \ALU|ALT_INV_Mux17~3_combout\,
	datae => \ALU|ALT_INV_Mux17~5_combout\,
	dataf => \ALU|ALT_INV_Mux17~8_combout\,
	combout => \ALU|Mux17~9_combout\);

-- Location: FF_X43_Y15_N47
\REGFILE|registers[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][14]~q\);

-- Location: LABCELL_X43_Y15_N51
\REGFILE|registers[4][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[4][14]~feeder_combout\);

-- Location: FF_X43_Y15_N53
\REGFILE|registers[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][14]~q\);

-- Location: LABCELL_X48_Y13_N21
\REGFILE|registers[7][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[7][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[7][14]~feeder_combout\);

-- Location: FF_X48_Y13_N23
\REGFILE|registers[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][14]~q\);

-- Location: LABCELL_X43_Y15_N15
\REGFILE|registers[6][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][14]~feeder_combout\ = \Add0~49_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[6][14]~feeder_combout\);

-- Location: FF_X43_Y15_N17
\REGFILE|registers[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][14]~q\);

-- Location: LABCELL_X46_Y17_N36
\inputALU[14]~160\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~160_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][14]~q\,
	datab => \REGFILE|ALT_INV_registers[4][14]~q\,
	datac => \REGFILE|ALT_INV_registers[7][14]~q\,
	datad => \REGFILE|ALT_INV_registers[6][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[14]~160_combout\);

-- Location: FF_X42_Y17_N38
\REGFILE|registers[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~49_sumout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][14]~q\);

-- Location: LABCELL_X46_Y17_N42
\REGFILE|registers[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[2][14]~feeder_combout\);

-- Location: FF_X46_Y17_N44
\REGFILE|registers[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][14]~q\);

-- Location: LABCELL_X48_Y19_N36
\REGFILE|registers[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[0][14]~feeder_combout\);

-- Location: FF_X48_Y19_N38
\REGFILE|registers[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][14]~q\);

-- Location: LABCELL_X46_Y17_N6
\REGFILE|registers[1][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[1][14]~feeder_combout\);

-- Location: FF_X46_Y17_N8
\REGFILE|registers[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][14]~q\);

-- Location: LABCELL_X46_Y17_N18
\inputALU[14]~159\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~159_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][14]~q\,
	datab => \REGFILE|ALT_INV_registers[2][14]~q\,
	datac => \REGFILE|ALT_INV_registers[0][14]~q\,
	datad => \REGFILE|ALT_INV_registers[1][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[14]~159_combout\);

-- Location: LABCELL_X46_Y17_N30
\REGFILE|registers[11][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[11][14]~feeder_combout\);

-- Location: FF_X46_Y17_N32
\REGFILE|registers[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][14]~q\);

-- Location: LABCELL_X51_Y13_N33
\REGFILE|registers[9][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[9][14]~feeder_combout\);

-- Location: FF_X51_Y13_N35
\REGFILE|registers[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][14]~q\);

-- Location: LABCELL_X51_Y13_N15
\REGFILE|registers[8][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[8][14]~feeder_combout\);

-- Location: FF_X51_Y13_N17
\REGFILE|registers[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][14]~q\);

-- Location: LABCELL_X46_Y17_N54
\inputALU[14]~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~161_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][14]~q\,
	datab => \REGFILE|ALT_INV_registers[11][14]~q\,
	datac => \REGFILE|ALT_INV_registers[9][14]~q\,
	datad => \REGFILE|ALT_INV_registers[8][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[14]~161_combout\);

-- Location: MLABCELL_X52_Y16_N15
\REGFILE|registers[12][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[12][14]~feeder_combout\);

-- Location: FF_X52_Y16_N17
\REGFILE|registers[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][14]~q\);

-- Location: LABCELL_X40_Y16_N45
\REGFILE|registers[15][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[15][14]~feeder_combout\);

-- Location: FF_X40_Y16_N47
\REGFILE|registers[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][14]~q\);

-- Location: LABCELL_X51_Y19_N9
\REGFILE|registers[13][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[13][14]~feeder_combout\);

-- Location: FF_X51_Y19_N11
\REGFILE|registers[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][14]~q\);

-- Location: MLABCELL_X52_Y17_N33
\REGFILE|registers[14][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[14][14]~feeder_combout\);

-- Location: FF_X52_Y17_N35
\REGFILE|registers[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][14]~q\);

-- Location: LABCELL_X46_Y17_N48
\inputALU[14]~162\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~162_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][14]~q\,
	datab => \REGFILE|ALT_INV_registers[15][14]~q\,
	datac => \REGFILE|ALT_INV_registers[13][14]~q\,
	datad => \REGFILE|ALT_INV_registers[14][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[14]~162_combout\);

-- Location: LABCELL_X46_Y17_N12
\inputALU[14]~163\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~163_combout\ = ( \inputALU[14]~161_combout\ & ( \inputALU[14]~162_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[14]~159_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\inputALU[14]~160_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) ) # ( !\inputALU[14]~161_combout\ & ( \inputALU[14]~162_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[14]~159_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[14]~160_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( \inputALU[14]~161_combout\ & ( !\inputALU[14]~162_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\inputALU[14]~159_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[14]~160_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) 
-- ) # ( !\inputALU[14]~161_combout\ & ( !\inputALU[14]~162_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[14]~159_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[14]~160_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[14]~160_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[14]~159_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[14]~161_combout\,
	dataf => \ALT_INV_inputALU[14]~162_combout\,
	combout => \inputALU[14]~163_combout\);

-- Location: LABCELL_X37_Y17_N21
\inputALU[14]~164\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[14]~164_combout\ = ( \inputALU[14]~158_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[14]~163_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) ) ) # ( !\inputALU[14]~158_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[14]~163_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	datad => \ALT_INV_inputALU[14]~163_combout\,
	dataf => \ALT_INV_inputALU[14]~158_combout\,
	combout => \inputALU[14]~164_combout\);

-- Location: LABCELL_X33_Y16_N30
\ALU|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~10_combout\ = ( \ALU|Mux1~16_combout\ & ( \ALU|Mux1~20_combout\ & ( \inputALU[27]~307_combout\ ) ) ) # ( !\ALU|Mux1~16_combout\ & ( \ALU|Mux1~20_combout\ & ( \inputALU[28]~318_combout\ ) ) ) # ( \ALU|Mux1~16_combout\ & ( !\ALU|Mux1~20_combout\ & 
-- ( \inputALU[29]~329_combout\ ) ) ) # ( !\ALU|Mux1~16_combout\ & ( !\ALU|Mux1~20_combout\ & ( \inputALU[30]~340_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~329_combout\,
	datab => \ALT_INV_inputALU[27]~307_combout\,
	datac => \ALT_INV_inputALU[30]~340_combout\,
	datad => \ALT_INV_inputALU[28]~318_combout\,
	datae => \ALU|ALT_INV_Mux1~16_combout\,
	dataf => \ALU|ALT_INV_Mux1~20_combout\,
	combout => \ALU|Mux1~10_combout\);

-- Location: LABCELL_X30_Y17_N6
\ALU|ShiftRight0~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~46_combout\ = ( \inputALU[30]~340_combout\ & ( ((\ALU|ShiftLeft0~2_combout\ & \ALU|ShiftLeft0~0_combout\)) # (\inputALU[31]~351_combout\) ) ) # ( !\inputALU[30]~340_combout\ & ( (\inputALU[31]~351_combout\ & ((!\ALU|ShiftLeft0~2_combout\) 
-- # (!\ALU|ShiftLeft0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~0_combout\,
	dataf => \ALT_INV_inputALU[30]~340_combout\,
	combout => \ALU|ShiftRight0~46_combout\);

-- Location: LABCELL_X29_Y16_N42
\ALU|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~7_combout\ = ( \ALU|ShiftLeft1~26_combout\ & ( \ALU|ShiftLeft1~20_combout\ & ( (!\ALU|Mux28~5_combout\ & (((!\ALU|Mux28~4_combout\)) # (\ALU|ShiftLeft1~33_combout\))) # (\ALU|Mux28~5_combout\ & (((\ALU|Mux28~4_combout\) # 
-- (\ALU|ShiftLeft1~40_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~26_combout\ & ( \ALU|ShiftLeft1~20_combout\ & ( (!\ALU|Mux28~5_combout\ & (((!\ALU|Mux28~4_combout\)) # (\ALU|ShiftLeft1~33_combout\))) # (\ALU|Mux28~5_combout\ & (((\ALU|ShiftLeft1~40_combout\ & 
-- !\ALU|Mux28~4_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~26_combout\ & ( !\ALU|ShiftLeft1~20_combout\ & ( (!\ALU|Mux28~5_combout\ & (\ALU|ShiftLeft1~33_combout\ & ((\ALU|Mux28~4_combout\)))) # (\ALU|Mux28~5_combout\ & (((\ALU|Mux28~4_combout\) # 
-- (\ALU|ShiftLeft1~40_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~26_combout\ & ( !\ALU|ShiftLeft1~20_combout\ & ( (!\ALU|Mux28~5_combout\ & (\ALU|ShiftLeft1~33_combout\ & ((\ALU|Mux28~4_combout\)))) # (\ALU|Mux28~5_combout\ & (((\ALU|ShiftLeft1~40_combout\ & 
-- !\ALU|Mux28~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~5_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~33_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~40_combout\,
	datad => \ALU|ALT_INV_Mux28~4_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~26_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~20_combout\,
	combout => \ALU|Mux1~7_combout\);

-- Location: LABCELL_X29_Y16_N54
\ALU|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~8_combout\ = ( \ALU|ShiftRight0~46_combout\ & ( \ALU|Mux1~7_combout\ & ( (!\CONTROL|ALUControl\(1)) # ((!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux26~10_combout\)) # (\CONTROL|ALUControl\(0) & ((\ALU|ShiftRight1~41_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~46_combout\ & ( \ALU|Mux1~7_combout\ & ( (\CONTROL|ALUControl\(1) & ((!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux26~10_combout\)) # (\CONTROL|ALUControl\(0) & ((\ALU|ShiftRight1~41_combout\))))) ) ) ) # ( \ALU|ShiftRight0~46_combout\ & ( 
-- !\ALU|Mux1~7_combout\ & ( (!\CONTROL|ALUControl\(1)) # ((\CONTROL|ALUControl\(0) & \ALU|ShiftRight1~41_combout\)) ) ) ) # ( !\ALU|ShiftRight0~46_combout\ & ( !\ALU|Mux1~7_combout\ & ( (\CONTROL|ALUControl\(0) & (\CONTROL|ALUControl\(1) & 
-- \ALU|ShiftRight1~41_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001110011001101110100100000001100011110110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~41_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~46_combout\,
	dataf => \ALU|ALT_INV_Mux1~7_combout\,
	combout => \ALU|Mux1~8_combout\);

-- Location: LABCELL_X29_Y16_N12
\ALU|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~9_combout\ = ( \ALU|ShiftLeft0~34_combout\ & ( \ALU|ShiftLeft0~27_combout\ & ( (!\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftLeft0~38_combout\)))) # (\ALU|Mux28~1_combout\ & (((\ALU|ShiftLeft0~44_combout\)) # 
-- (\ALU|Mux28~0_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~34_combout\ & ( \ALU|ShiftLeft0~27_combout\ & ( (!\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftLeft0~38_combout\)))) # (\ALU|Mux28~1_combout\ & (!\ALU|Mux28~0_combout\ & 
-- (\ALU|ShiftLeft0~44_combout\))) ) ) ) # ( \ALU|ShiftLeft0~34_combout\ & ( !\ALU|ShiftLeft0~27_combout\ & ( (!\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~38_combout\)))) # (\ALU|Mux28~1_combout\ & (((\ALU|ShiftLeft0~44_combout\)) # 
-- (\ALU|Mux28~0_combout\))) ) ) ) # ( !\ALU|ShiftLeft0~34_combout\ & ( !\ALU|ShiftLeft0~27_combout\ & ( (!\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~38_combout\)))) # (\ALU|Mux28~1_combout\ & (!\ALU|Mux28~0_combout\ & 
-- (\ALU|ShiftLeft0~44_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~1_combout\,
	datab => \ALU|ALT_INV_Mux28~0_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~44_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~38_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~34_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~27_combout\,
	combout => \ALU|Mux1~9_combout\);

-- Location: LABCELL_X29_Y16_N6
\ALU|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~11_combout\ = ( \ALU|Mux1~8_combout\ & ( \ALU|Mux1~9_combout\ & ( (!\ALU|Mux1~3_combout\) # ((!\ALU|Mux1~2_combout\ & (\ALU|Mux1~10_combout\)) # (\ALU|Mux1~2_combout\ & ((\inputALU[31]~351_combout\)))) ) ) ) # ( !\ALU|Mux1~8_combout\ & ( 
-- \ALU|Mux1~9_combout\ & ( (!\ALU|Mux1~3_combout\ & (((\ALU|Mux1~2_combout\)))) # (\ALU|Mux1~3_combout\ & ((!\ALU|Mux1~2_combout\ & (\ALU|Mux1~10_combout\)) # (\ALU|Mux1~2_combout\ & ((\inputALU[31]~351_combout\))))) ) ) ) # ( \ALU|Mux1~8_combout\ & ( 
-- !\ALU|Mux1~9_combout\ & ( (!\ALU|Mux1~3_combout\ & (((!\ALU|Mux1~2_combout\)))) # (\ALU|Mux1~3_combout\ & ((!\ALU|Mux1~2_combout\ & (\ALU|Mux1~10_combout\)) # (\ALU|Mux1~2_combout\ & ((\inputALU[31]~351_combout\))))) ) ) ) # ( !\ALU|Mux1~8_combout\ & ( 
-- !\ALU|Mux1~9_combout\ & ( (\ALU|Mux1~3_combout\ & ((!\ALU|Mux1~2_combout\ & (\ALU|Mux1~10_combout\)) # (\ALU|Mux1~2_combout\ & ((\inputALU[31]~351_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux1~10_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_Mux1~3_combout\,
	datad => \ALU|ALT_INV_Mux1~2_combout\,
	datae => \ALU|ALT_INV_Mux1~8_combout\,
	dataf => \ALU|ALT_INV_Mux1~9_combout\,
	combout => \ALU|Mux1~11_combout\);

-- Location: LABCELL_X31_Y14_N9
\ALU|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~6_combout\ = ( \inputALU[30]~340_combout\ & ( \ALU|Add0~121_sumout\ & ( ((\REGFILE|Mux1~10_combout\ & \ALU|Mux1~1_combout\)) # (\ALU|Mux1~0_combout\) ) ) ) # ( !\inputALU[30]~340_combout\ & ( \ALU|Add0~121_sumout\ & ( (\ALU|Mux1~0_combout\ & 
-- ((\ALU|Mux1~1_combout\) # (\REGFILE|Mux1~10_combout\))) ) ) ) # ( \inputALU[30]~340_combout\ & ( !\ALU|Add0~121_sumout\ & ( (!\ALU|Mux1~0_combout\ & (\REGFILE|Mux1~10_combout\ & \ALU|Mux1~1_combout\)) # (\ALU|Mux1~0_combout\ & ((!\ALU|Mux1~1_combout\))) ) 
-- ) ) # ( !\inputALU[30]~340_combout\ & ( !\ALU|Add0~121_sumout\ & ( (\ALU|Mux1~0_combout\ & (\REGFILE|Mux1~10_combout\ & !\ALU|Mux1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000001100110000110000000011001100110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux1~0_combout\,
	datac => \REGFILE|ALT_INV_Mux1~10_combout\,
	datad => \ALU|ALT_INV_Mux1~1_combout\,
	datae => \ALT_INV_inputALU[30]~340_combout\,
	dataf => \ALU|ALT_INV_Add0~121_sumout\,
	combout => \ALU|Mux1~6_combout\);

-- Location: LABCELL_X29_Y16_N36
\ALU|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux1~12_combout\ = ( !\ALU|Mux1~5_combout\ & ( (!\ALU|Mux1~4_combout\ & (((\ALU|Mux1~6_combout\)))) # (\ALU|Mux1~4_combout\ & ((((\ALU|Mux1~11_combout\))))) ) ) # ( \ALU|Mux1~5_combout\ & ( (!\ALU|Mux1~4_combout\ & (!\inputALU[30]~340_combout\ & 
-- (!\REGFILE|Mux1~10_combout\))) # (\ALU|Mux1~4_combout\ & ((((\inputALU[14]~164_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000001010100000001101010101011111010111111000000011010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux1~4_combout\,
	datab => \ALT_INV_inputALU[30]~340_combout\,
	datac => \REGFILE|ALT_INV_Mux1~10_combout\,
	datad => \ALT_INV_inputALU[14]~164_combout\,
	datae => \ALU|ALT_INV_Mux1~5_combout\,
	dataf => \ALU|ALT_INV_Mux1~11_combout\,
	datag => \ALU|ALT_INV_Mux1~6_combout\,
	combout => \ALU|Mux1~12_combout\);

-- Location: FF_X40_Y12_N26
\REGFILE|registers[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][30]~q\);

-- Location: LABCELL_X40_Y13_N24
\inputALU[30]~335\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~335_combout\ = ( \REGFILE|registers[2][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[3][30]~q\) ) ) ) # ( !\REGFILE|registers[2][30]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\REGFILE|registers[3][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( \REGFILE|registers[2][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[1][30]~q\))) ) ) ) # ( !\REGFILE|registers[2][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[0][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[1][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][30]~q\,
	datab => \REGFILE|ALT_INV_registers[0][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[1][30]~q\,
	datae => \REGFILE|ALT_INV_registers[2][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[30]~335_combout\);

-- Location: LABCELL_X40_Y13_N42
\inputALU[30]~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~337_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][30]~q\ & ( (\REGFILE|registers[10][30]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][30]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[11][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \REGFILE|registers[10][30]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( !\REGFILE|registers[11][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[8][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\REGFILE|registers[9][30]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111000000001010101000100111001001110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \REGFILE|ALT_INV_registers[8][30]~q\,
	datac => \REGFILE|ALT_INV_registers[9][30]~q\,
	datad => \REGFILE|ALT_INV_registers[10][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	dataf => \REGFILE|ALT_INV_registers[11][30]~q\,
	combout => \inputALU[30]~337_combout\);

-- Location: LABCELL_X40_Y13_N0
\inputALU[30]~338\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~338_combout\ = ( \REGFILE|registers[13][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[14][30]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[15][30]~q\))) ) ) ) # ( !\REGFILE|registers[13][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\REGFILE|registers[14][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\REGFILE|registers[15][30]~q\))) ) ) ) # ( \REGFILE|registers[13][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # (\REGFILE|registers[12][30]~q\) ) ) ) # ( !\REGFILE|registers[13][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) 
-- & ( (\REGFILE|registers[12][30]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][30]~q\,
	datab => \REGFILE|ALT_INV_registers[12][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datad => \REGFILE|ALT_INV_registers[15][30]~q\,
	datae => \REGFILE|ALT_INV_registers[13][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[30]~338_combout\);

-- Location: LABCELL_X40_Y12_N18
\inputALU[30]~336\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~336_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][30]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][30]~q\,
	datab => \REGFILE|ALT_INV_registers[7][30]~q\,
	datac => \REGFILE|ALT_INV_registers[4][30]~q\,
	datad => \REGFILE|ALT_INV_registers[5][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[30]~336_combout\);

-- Location: LABCELL_X40_Y13_N30
\inputALU[30]~339\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~339_combout\ = ( \inputALU[30]~338_combout\ & ( \inputALU[30]~336_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[30]~335_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inputALU[30]~337_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[30]~338_combout\ & ( \inputALU[30]~336_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inputALU[30]~335_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\inputALU[30]~337_combout\)))) ) ) ) # 
-- ( \inputALU[30]~338_combout\ & ( !\inputALU[30]~336_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\inputALU[30]~335_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\inputALU[30]~337_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)))) ) ) ) # ( !\inputALU[30]~338_combout\ & ( !\inputALU[30]~336_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[30]~335_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[30]~337_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \ALT_INV_inputALU[30]~335_combout\,
	datad => \ALT_INV_inputALU[30]~337_combout\,
	datae => \ALT_INV_inputALU[30]~338_combout\,
	dataf => \ALT_INV_inputALU[30]~336_combout\,
	combout => \inputALU[30]~339_combout\);

-- Location: LABCELL_X40_Y13_N12
\ALU|ShiftRight0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~47_combout\ = ( !\CONTROL|Mux4~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inputALU[30]~339_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[30]~334_combout\)))))) ) ) # ( \CONTROL|Mux4~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000100000000000100000001000000010001000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[30]~339_combout\,
	datae => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[30]~334_combout\,
	datag => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	combout => \ALU|ShiftRight0~47_combout\);

-- Location: LABCELL_X31_Y20_N57
\ALU|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~0_combout\ = ( \ALU|ShiftRight0~47_combout\ & ( \ALU|ShiftRight0~13_combout\ & ( (\ALU|Mux27~4_combout\ & ((\inputALU[31]~351_combout\) # (\ALU|ShiftLeft0~2_combout\))) ) ) ) # ( !\ALU|ShiftRight0~47_combout\ & ( \ALU|ShiftRight0~13_combout\ & 
-- ( (\ALU|Mux27~4_combout\ & ((\inputALU[31]~351_combout\) # (\ALU|ShiftLeft0~2_combout\))) ) ) ) # ( \ALU|ShiftRight0~47_combout\ & ( !\ALU|ShiftRight0~13_combout\ & ( (\ALU|Mux27~4_combout\ & ((\inputALU[31]~351_combout\) # (\ALU|ShiftLeft0~2_combout\))) 
-- ) ) ) # ( !\ALU|ShiftRight0~47_combout\ & ( !\ALU|ShiftRight0~13_combout\ & ( (\ALU|Mux27~4_combout\ & (\inputALU[31]~351_combout\ & ((!\ALU|ShiftLeft0~2_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001101000000110000111100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ALU|ALT_INV_Mux27~4_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~47_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~13_combout\,
	combout => \ALU|Mux18~0_combout\);

-- Location: LABCELL_X36_Y19_N33
\ALU|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~1_combout\ = ( \ALU|ShiftLeft1~18_combout\ & ( (\ALU|Mux27~3_combout\ & ((\ALU|Mux27~5_combout\) # (\ALU|Mux18~0_combout\))) ) ) # ( !\ALU|ShiftLeft1~18_combout\ & ( (\ALU|Mux18~0_combout\ & \ALU|Mux27~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux18~0_combout\,
	datab => \ALU|ALT_INV_Mux27~3_combout\,
	datac => \ALU|ALT_INV_Mux27~5_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~18_combout\,
	combout => \ALU|Mux18~1_combout\);

-- Location: LABCELL_X37_Y19_N21
\ALU|Mux18~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux18~7_combout\ = ( \ALU|Mux18~6_combout\ & ( (((\ALU|Add0~53_sumout\ & \ALU|Mux28~8_combout\)) # (\ALU|Mux18~3_combout\)) # (\ALU|Mux18~1_combout\) ) ) # ( !\ALU|Mux18~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~53_sumout\,
	datab => \ALU|ALT_INV_Mux28~8_combout\,
	datac => \ALU|ALT_INV_Mux18~1_combout\,
	datad => \ALU|ALT_INV_Mux18~3_combout\,
	dataf => \ALU|ALT_INV_Mux18~6_combout\,
	combout => \ALU|Mux18~7_combout\);

-- Location: FF_X51_Y17_N41
\REGFILE|registers[28][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][13]~feeder_combout\,
	asdata => \ALU|Mux18~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][13]~q\);

-- Location: MLABCELL_X47_Y17_N24
\inputALU[13]~143\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~143_combout\ = ( \REGFILE|registers[20][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[24][13]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[28][13]~q\)) ) ) ) # ( !\REGFILE|registers[20][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & ((\REGFILE|registers[24][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[28][13]~q\)) ) ) ) # ( \REGFILE|registers[20][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( 
-- (\REGFILE|registers[16][13]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\REGFILE|registers[20][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) 
-- & \REGFILE|registers[16][13]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][13]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[16][13]~q\,
	datad => \REGFILE|ALT_INV_registers[24][13]~q\,
	datae => \REGFILE|ALT_INV_registers[20][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[13]~143_combout\);

-- Location: LABCELL_X48_Y17_N36
\inputALU[13]~146\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~146_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][13]~q\,
	datab => \REGFILE|ALT_INV_registers[23][13]~q\,
	datac => \REGFILE|ALT_INV_registers[31][13]~q\,
	datad => \REGFILE|ALT_INV_registers[19][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[13]~146_combout\);

-- Location: MLABCELL_X47_Y17_N36
\inputALU[13]~144\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~144_combout\ = ( \REGFILE|registers[29][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[25][13]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( 
-- !\REGFILE|registers[29][13]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[25][13]~q\) ) ) ) # ( \REGFILE|registers[29][13]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[21][13]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[29][13]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[17][13]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[21][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][13]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datac => \REGFILE|ALT_INV_registers[17][13]~q\,
	datad => \REGFILE|ALT_INV_registers[25][13]~q\,
	datae => \REGFILE|ALT_INV_registers[29][13]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[13]~144_combout\);

-- Location: LABCELL_X48_Y17_N12
\inputALU[13]~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~145_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][13]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][13]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][13]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][13]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][13]~q\,
	datab => \REGFILE|ALT_INV_registers[26][13]~q\,
	datac => \REGFILE|ALT_INV_registers[18][13]~q\,
	datad => \REGFILE|ALT_INV_registers[30][13]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[13]~145_combout\);

-- Location: MLABCELL_X47_Y17_N48
\inputALU[13]~147\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~147_combout\ = ( \inputALU[13]~144_combout\ & ( \inputALU[13]~145_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[13]~143_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[13]~146_combout\)))) ) ) ) # ( !\inputALU[13]~144_combout\ & ( \inputALU[13]~145_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[13]~143_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[13]~146_combout\)))) ) ) ) # ( \inputALU[13]~144_combout\ & ( !\inputALU[13]~145_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\inputALU[13]~143_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[13]~146_combout\)))) ) ) ) # 
-- ( !\inputALU[13]~144_combout\ & ( !\inputALU[13]~145_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[13]~143_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[13]~146_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[13]~143_combout\,
	datad => \ALT_INV_inputALU[13]~146_combout\,
	datae => \ALT_INV_inputALU[13]~144_combout\,
	dataf => \ALT_INV_inputALU[13]~145_combout\,
	combout => \inputALU[13]~147_combout\);

-- Location: LABCELL_X31_Y17_N48
\inputALU[13]~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[13]~153_combout\ = ( \inputALU[13]~152_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[13]~147_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))))) ) ) # ( !\inputALU[13]~152_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[13]~147_combout\))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[13]~147_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	dataf => \ALT_INV_inputALU[13]~152_combout\,
	combout => \inputALU[13]~153_combout\);

-- Location: MLABCELL_X28_Y14_N12
\ALU|ShiftRight0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~45_combout\ = ( \ALU|ShiftRight0~47_combout\ & ( (!\ALU|ShiftLeft0~2_combout\ & !\inputALU[31]~351_combout\) ) ) # ( !\ALU|ShiftRight0~47_combout\ & ( (!\ALU|ShiftLeft0~2_combout\ & (((!\inputALU[31]~351_combout\)))) # 
-- (\ALU|ShiftLeft0~2_combout\ & (!\ALU|ShiftRight0~13_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # (!\inputALU[31]~351_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000100000111111000010000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~13_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~47_combout\,
	combout => \ALU|ShiftRight0~45_combout\);

-- Location: LABCELL_X31_Y14_N30
\ALU|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~1_combout\ = ( \ALU|Mux28~4_combout\ & ( \ALU|ShiftLeft1~18_combout\ & ( (!\ALU|Mux28~5_combout\ & (\ALU|ShiftLeft1~31_combout\)) # (\ALU|Mux28~5_combout\ & ((\ALU|ShiftLeft1~25_combout\))) ) ) ) # ( !\ALU|Mux28~4_combout\ & ( 
-- \ALU|ShiftLeft1~18_combout\ & ( (!\ALU|Mux28~5_combout\) # (\ALU|ShiftLeft1~38_combout\) ) ) ) # ( \ALU|Mux28~4_combout\ & ( !\ALU|ShiftLeft1~18_combout\ & ( (!\ALU|Mux28~5_combout\ & (\ALU|ShiftLeft1~31_combout\)) # (\ALU|Mux28~5_combout\ & 
-- ((\ALU|ShiftLeft1~25_combout\))) ) ) ) # ( !\ALU|Mux28~4_combout\ & ( !\ALU|ShiftLeft1~18_combout\ & ( (\ALU|Mux28~5_combout\ & \ALU|ShiftLeft1~38_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001001110010011110101010111111110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~5_combout\,
	datab => \ALU|ALT_INV_ShiftLeft1~31_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~25_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~38_combout\,
	datae => \ALU|ALT_INV_Mux28~4_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~18_combout\,
	combout => \ALU|Mux2~1_combout\);

-- Location: LABCELL_X31_Y14_N24
\ALU|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~2_combout\ = ( \ALU|ShiftRight1~40_combout\ & ( \ALU|Mux2~1_combout\ & ( (!\CONTROL|ALUControl\(1) & (((!\ALU|ShiftRight0~45_combout\)))) # (\CONTROL|ALUControl\(1) & (((!\REGFILE|Mux26~10_combout\)) # (\CONTROL|ALUControl\(0)))) ) ) ) # ( 
-- !\ALU|ShiftRight1~40_combout\ & ( \ALU|Mux2~1_combout\ & ( (!\CONTROL|ALUControl\(1) & (((!\ALU|ShiftRight0~45_combout\)))) # (\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux26~10_combout\))) ) ) ) # ( \ALU|ShiftRight1~40_combout\ & ( 
-- !\ALU|Mux2~1_combout\ & ( (!\CONTROL|ALUControl\(1) & ((!\ALU|ShiftRight0~45_combout\))) # (\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(0))) ) ) ) # ( !\ALU|ShiftRight1~40_combout\ & ( !\ALU|Mux2~1_combout\ & ( (!\CONTROL|ALUControl\(1) & 
-- !\ALU|ShiftRight0~45_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101110110001000111101010010000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~45_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~40_combout\,
	dataf => \ALU|ALT_INV_Mux2~1_combout\,
	combout => \ALU|Mux2~2_combout\);

-- Location: LABCELL_X33_Y16_N24
\ALU|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~4_combout\ = ( \ALU|Mux1~16_combout\ & ( \ALU|Mux1~20_combout\ & ( \inputALU[26]~296_combout\ ) ) ) # ( !\ALU|Mux1~16_combout\ & ( \ALU|Mux1~20_combout\ & ( \inputALU[27]~307_combout\ ) ) ) # ( \ALU|Mux1~16_combout\ & ( !\ALU|Mux1~20_combout\ & 
-- ( \inputALU[28]~318_combout\ ) ) ) # ( !\ALU|Mux1~16_combout\ & ( !\ALU|Mux1~20_combout\ & ( \inputALU[29]~329_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~329_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \ALT_INV_inputALU[26]~296_combout\,
	datad => \ALT_INV_inputALU[27]~307_combout\,
	datae => \ALU|ALT_INV_Mux1~16_combout\,
	dataf => \ALU|ALT_INV_Mux1~20_combout\,
	combout => \ALU|Mux2~4_combout\);

-- Location: LABCELL_X30_Y18_N6
\ALU|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~3_combout\ = ( \ALU|ShiftLeft0~37_combout\ & ( \ALU|ShiftLeft0~25_combout\ & ( (!\ALU|Mux28~1_combout\) # ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~43_combout\))) # (\ALU|Mux28~0_combout\ & (\ALU|ShiftLeft0~33_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~37_combout\ & ( \ALU|ShiftLeft0~25_combout\ & ( (!\ALU|Mux28~1_combout\ & (((!\ALU|Mux28~0_combout\)))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~43_combout\))) # (\ALU|Mux28~0_combout\ & 
-- (\ALU|ShiftLeft0~33_combout\)))) ) ) ) # ( \ALU|ShiftLeft0~37_combout\ & ( !\ALU|ShiftLeft0~25_combout\ & ( (!\ALU|Mux28~1_combout\ & (((\ALU|Mux28~0_combout\)))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~43_combout\))) # 
-- (\ALU|Mux28~0_combout\ & (\ALU|ShiftLeft0~33_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~37_combout\ & ( !\ALU|ShiftLeft0~25_combout\ & ( (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\ & ((\ALU|ShiftLeft0~43_combout\))) # (\ALU|Mux28~0_combout\ & 
-- (\ALU|ShiftLeft0~33_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft0~33_combout\,
	datab => \ALU|ALT_INV_Mux28~1_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~43_combout\,
	datad => \ALU|ALT_INV_Mux28~0_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~37_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~25_combout\,
	combout => \ALU|Mux2~3_combout\);

-- Location: LABCELL_X31_Y14_N48
\ALU|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~5_combout\ = ( \ALU|Mux2~4_combout\ & ( \ALU|Mux2~3_combout\ & ( (!\ALU|Mux1~2_combout\ & (((\ALU|Mux1~3_combout\) # (\ALU|Mux2~2_combout\)))) # (\ALU|Mux1~2_combout\ & (((!\ALU|Mux1~3_combout\)) # (\inputALU[31]~351_combout\))) ) ) ) # ( 
-- !\ALU|Mux2~4_combout\ & ( \ALU|Mux2~3_combout\ & ( (!\ALU|Mux1~2_combout\ & (((\ALU|Mux2~2_combout\ & !\ALU|Mux1~3_combout\)))) # (\ALU|Mux1~2_combout\ & (((!\ALU|Mux1~3_combout\)) # (\inputALU[31]~351_combout\))) ) ) ) # ( \ALU|Mux2~4_combout\ & ( 
-- !\ALU|Mux2~3_combout\ & ( (!\ALU|Mux1~2_combout\ & (((\ALU|Mux1~3_combout\) # (\ALU|Mux2~2_combout\)))) # (\ALU|Mux1~2_combout\ & (\inputALU[31]~351_combout\ & ((\ALU|Mux1~3_combout\)))) ) ) ) # ( !\ALU|Mux2~4_combout\ & ( !\ALU|Mux2~3_combout\ & ( 
-- (!\ALU|Mux1~2_combout\ & (((\ALU|Mux2~2_combout\ & !\ALU|Mux1~3_combout\)))) # (\ALU|Mux1~2_combout\ & (\inputALU[31]~351_combout\ & ((\ALU|Mux1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux1~2_combout\,
	datab => \ALT_INV_inputALU[31]~351_combout\,
	datac => \ALU|ALT_INV_Mux2~2_combout\,
	datad => \ALU|ALT_INV_Mux1~3_combout\,
	datae => \ALU|ALT_INV_Mux2~4_combout\,
	dataf => \ALU|ALT_INV_Mux2~3_combout\,
	combout => \ALU|Mux2~5_combout\);

-- Location: LABCELL_X31_Y14_N0
\ALU|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~0_combout\ = ( \REGFILE|Mux2~10_combout\ & ( \ALU|Add0~117_sumout\ & ( ((\ALU|Mux1~1_combout\ & \inputALU[29]~329_combout\)) # (\ALU|Mux1~0_combout\) ) ) ) # ( !\REGFILE|Mux2~10_combout\ & ( \ALU|Add0~117_sumout\ & ( (\ALU|Mux1~0_combout\ & 
-- ((\inputALU[29]~329_combout\) # (\ALU|Mux1~1_combout\))) ) ) ) # ( \REGFILE|Mux2~10_combout\ & ( !\ALU|Add0~117_sumout\ & ( (!\ALU|Mux1~0_combout\ & (\ALU|Mux1~1_combout\ & \inputALU[29]~329_combout\)) # (\ALU|Mux1~0_combout\ & (!\ALU|Mux1~1_combout\)) ) 
-- ) ) # ( !\REGFILE|Mux2~10_combout\ & ( !\ALU|Add0~117_sumout\ & ( (\ALU|Mux1~0_combout\ & (!\ALU|Mux1~1_combout\ & \inputALU[29]~329_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000001100000011110000000011001100110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux1~0_combout\,
	datac => \ALU|ALT_INV_Mux1~1_combout\,
	datad => \ALT_INV_inputALU[29]~329_combout\,
	datae => \REGFILE|ALT_INV_Mux2~10_combout\,
	dataf => \ALU|ALT_INV_Add0~117_sumout\,
	combout => \ALU|Mux2~0_combout\);

-- Location: LABCELL_X31_Y14_N54
\ALU|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux2~6_combout\ = ( !\ALU|Mux1~5_combout\ & ( (((!\ALU|Mux1~4_combout\ & (\ALU|Mux2~0_combout\)) # (\ALU|Mux1~4_combout\ & ((\ALU|Mux2~5_combout\))))) ) ) # ( \ALU|Mux1~5_combout\ & ( (!\ALU|Mux1~4_combout\ & (((!\inputALU[29]~329_combout\ & 
-- (!\REGFILE|Mux2~10_combout\))))) # (\ALU|Mux1~4_combout\ & (\inputALU[13]~153_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100000000110000000101010100001111111111111100000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[13]~153_combout\,
	datab => \ALT_INV_inputALU[29]~329_combout\,
	datac => \REGFILE|ALT_INV_Mux2~10_combout\,
	datad => \ALU|ALT_INV_Mux1~4_combout\,
	datae => \ALU|ALT_INV_Mux1~5_combout\,
	dataf => \ALU|ALT_INV_Mux2~5_combout\,
	datag => \ALU|ALT_INV_Mux2~0_combout\,
	combout => \ALU|Mux2~6_combout\);

-- Location: FF_X34_Y12_N44
\REGFILE|registers[13][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][29]~feeder_combout\,
	asdata => \ALU|Mux2~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][29]~q\);

-- Location: LABCELL_X35_Y11_N6
\REGFILE|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][29]~q\,
	datab => \REGFILE|ALT_INV_registers[15][29]~q\,
	datac => \REGFILE|ALT_INV_registers[12][29]~q\,
	datad => \REGFILE|ALT_INV_registers[14][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux2~7_combout\);

-- Location: LABCELL_X35_Y11_N18
\REGFILE|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][29]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][29]~q\,
	datab => \REGFILE|ALT_INV_registers[9][29]~q\,
	datac => \REGFILE|ALT_INV_registers[11][29]~q\,
	datad => \REGFILE|ALT_INV_registers[8][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux2~5_combout\);

-- Location: LABCELL_X35_Y11_N0
\REGFILE|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~6_combout\ = ( \REGFILE|registers[0][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][29]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][29]~q\)) ) ) ) # ( !\REGFILE|registers[0][29]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|registers[1][29]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][29]~q\)) ) ) ) # ( \REGFILE|registers[0][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[2][29]~q\) ) ) ) # ( !\REGFILE|registers[0][29]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[2][29]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][29]~q\,
	datab => \REGFILE|ALT_INV_registers[2][29]~q\,
	datac => \REGFILE|ALT_INV_registers[1][29]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[0][29]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux2~6_combout\);

-- Location: LABCELL_X35_Y11_N24
\REGFILE|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][29]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][29]~q\,
	datab => \REGFILE|ALT_INV_registers[5][29]~q\,
	datac => \REGFILE|ALT_INV_registers[6][29]~q\,
	datad => \REGFILE|ALT_INV_registers[7][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux2~8_combout\);

-- Location: LABCELL_X35_Y11_N42
\REGFILE|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~9_combout\ = ( \REGFILE|Mux2~6_combout\ & ( \REGFILE|Mux2~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux2~5_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux2~7_combout\))) ) ) ) # ( !\REGFILE|Mux2~6_combout\ & ( \REGFILE|Mux2~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((\REGFILE|Mux2~5_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux2~7_combout\))) ) ) ) # ( \REGFILE|Mux2~6_combout\ & ( 
-- !\REGFILE|Mux2~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux2~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux2~7_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))))) ) ) ) # ( !\REGFILE|Mux2~6_combout\ & ( !\REGFILE|Mux2~8_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux2~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux2~7_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011101010100001101101010101000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_Mux2~7_combout\,
	datac => \REGFILE|ALT_INV_Mux2~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux2~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~8_combout\,
	combout => \REGFILE|Mux2~9_combout\);

-- Location: LABCELL_X36_Y11_N0
\REGFILE|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][29]~q\,
	datab => \REGFILE|ALT_INV_registers[25][29]~q\,
	datac => \REGFILE|ALT_INV_registers[21][29]~q\,
	datad => \REGFILE|ALT_INV_registers[29][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux2~1_combout\);

-- Location: LABCELL_X31_Y11_N0
\REGFILE|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[28][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[20][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[24][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[16][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][29]~q\,
	datab => \REGFILE|ALT_INV_registers[28][29]~q\,
	datac => \REGFILE|ALT_INV_registers[24][29]~q\,
	datad => \REGFILE|ALT_INV_registers[16][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux2~0_combout\);

-- Location: LABCELL_X35_Y11_N57
\REGFILE|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][29]~q\,
	datab => \REGFILE|ALT_INV_registers[27][29]~q\,
	datac => \REGFILE|ALT_INV_registers[23][29]~q\,
	datad => \REGFILE|ALT_INV_registers[19][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux2~3_combout\);

-- Location: LABCELL_X29_Y14_N51
\REGFILE|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][29]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][29]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][29]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][29]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][29]~q\,
	datab => \REGFILE|ALT_INV_registers[18][29]~q\,
	datac => \REGFILE|ALT_INV_registers[22][29]~q\,
	datad => \REGFILE|ALT_INV_registers[30][29]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux2~2_combout\);

-- Location: LABCELL_X35_Y11_N12
\REGFILE|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~4_combout\ = ( \REGFILE|Mux2~3_combout\ & ( \REGFILE|Mux2~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux2~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux2~3_combout\ & ( \REGFILE|Mux2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( \REGFILE|Mux2~3_combout\ & ( !\REGFILE|Mux2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux2~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( 
-- !\REGFILE|Mux2~3_combout\ & ( !\REGFILE|Mux2~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux2~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux2~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux2~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_Mux2~0_combout\,
	datae => \REGFILE|ALT_INV_Mux2~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~2_combout\,
	combout => \REGFILE|Mux2~4_combout\);

-- Location: LABCELL_X35_Y11_N39
\REGFILE|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux2~10_combout\ = ( \REGFILE|Mux2~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux2~9_combout\) ) ) # ( !\REGFILE|Mux2~4_combout\ & ( (\REGFILE|Mux2~9_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux2~9_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	dataf => \REGFILE|ALT_INV_Mux2~4_combout\,
	combout => \REGFILE|Mux2~10_combout\);

-- Location: LABCELL_X27_Y14_N21
\Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~109_sumout\ = SUM(( \Add0~109_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~106\ ))
-- \Add1~110\ = CARRY(( \Add0~109_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~109_sumout\,
	cin => \Add1~106\,
	sumout => \Add1~109_sumout\,
	cout => \Add1~110\);

-- Location: MLABCELL_X34_Y15_N36
\NEXT_PC[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[29]~30_combout\ = ( \Add1~109_sumout\ & ( \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((!\PC|PC[1]~0_combout\) # ((\Add0~109_sumout\)))) # (\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux2~10_combout\)))) ) ) ) # ( !\Add1~109_sumout\ & ( 
-- \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (\PC|PC[1]~0_combout\ & (\Add0~109_sumout\))) # (\CONTROL|Mux7~0_combout\ & (((\REGFILE|Mux2~10_combout\)))) ) ) ) # ( \Add1~109_sumout\ & ( !\ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- (\Add0~109_sumout\)) # (\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux2~10_combout\))) ) ) ) # ( !\Add1~109_sumout\ & ( !\ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (\Add0~109_sumout\)) # (\CONTROL|Mux7~0_combout\ & ((\REGFILE|Mux2~10_combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000010010101111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux7~0_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add0~109_sumout\,
	datad => \REGFILE|ALT_INV_Mux2~10_combout\,
	datae => \ALT_INV_Add1~109_sumout\,
	dataf => \ALT_INV_ADD_MUX~5_combout\,
	combout => \NEXT_PC[29]~30_combout\);

-- Location: FF_X34_Y15_N38
\PC|PC[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[29]~30_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(29));

-- Location: LABCELL_X42_Y16_N21
\Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~109_sumout\ = SUM(( \PC|PC\(29) ) + ( GND ) + ( \Add0~106\ ))
-- \Add0~110\ = CARRY(( \PC|PC\(29) ) + ( GND ) + ( \Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(29),
	cin => \Add0~106\,
	sumout => \Add0~109_sumout\,
	cout => \Add0~110\);

-- Location: LABCELL_X27_Y14_N24
\Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~113_sumout\ = SUM(( \Add0~113_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~110\ ))
-- \Add1~114\ = CARRY(( \Add0~113_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~113_sumout\,
	cin => \Add1~110\,
	sumout => \Add1~113_sumout\,
	cout => \Add1~114\);

-- Location: MLABCELL_X34_Y15_N6
\NEXT_PC[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[30]~31_combout\ = ( \REGFILE|Mux1~10_combout\ & ( \ADD_MUX~5_combout\ & ( ((!\PC|PC[1]~0_combout\ & ((\Add1~113_sumout\))) # (\PC|PC[1]~0_combout\ & (\Add0~113_sumout\))) # (\CONTROL|Mux7~0_combout\) ) ) ) # ( !\REGFILE|Mux1~10_combout\ & ( 
-- \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((!\PC|PC[1]~0_combout\ & ((\Add1~113_sumout\))) # (\PC|PC[1]~0_combout\ & (\Add0~113_sumout\)))) ) ) ) # ( \REGFILE|Mux1~10_combout\ & ( !\ADD_MUX~5_combout\ & ( (\CONTROL|Mux7~0_combout\) # 
-- (\Add0~113_sumout\) ) ) ) # ( !\REGFILE|Mux1~10_combout\ & ( !\ADD_MUX~5_combout\ & ( (\Add0~113_sumout\ & !\CONTROL|Mux7~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100011101000000000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~113_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add1~113_sumout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \REGFILE|ALT_INV_Mux1~10_combout\,
	dataf => \ALT_INV_ADD_MUX~5_combout\,
	combout => \NEXT_PC[30]~31_combout\);

-- Location: FF_X34_Y15_N8
\PC|PC[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[30]~31_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(30));

-- Location: LABCELL_X42_Y16_N24
\Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~113_sumout\ = SUM(( \PC|PC\(30) ) + ( GND ) + ( \Add0~110\ ))
-- \Add0~114\ = CARRY(( \PC|PC\(30) ) + ( GND ) + ( \Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(30),
	cin => \Add0~110\,
	sumout => \Add0~113_sumout\,
	cout => \Add0~114\);

-- Location: LABCELL_X43_Y14_N42
\REGFILE|registers[31][30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][30]~feeder_combout\ = ( \Add0~113_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~113_sumout\,
	combout => \REGFILE|registers[31][30]~feeder_combout\);

-- Location: FF_X43_Y14_N44
\REGFILE|registers[31][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][30]~feeder_combout\,
	asdata => \ALU|Mux1~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][30]~q\);

-- Location: LABCELL_X40_Y13_N48
\inputALU[30]~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~333_combout\ = ( \REGFILE|registers[27][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[31][30]~q\) ) ) ) # ( 
-- !\REGFILE|registers[27][30]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[31][30]~q\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REGFILE|registers[27][30]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[19][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[23][30]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[27][30]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[19][30]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[23][30]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][30]~q\,
	datab => \REGFILE|ALT_INV_registers[23][30]~q\,
	datac => \REGFILE|ALT_INV_registers[19][30]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[27][30]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[30]~333_combout\);

-- Location: LABCELL_X40_Y13_N54
\inputALU[30]~332\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~332_combout\ = ( \REGFILE|registers[18][30]~q\ & ( \REGFILE|registers[22][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][30]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][30]~q\)))) ) ) ) # ( !\REGFILE|registers[18][30]~q\ & ( \REGFILE|registers[22][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][30]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][30]~q\))))) ) ) ) # ( \REGFILE|registers[18][30]~q\ & ( !\REGFILE|registers[22][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][30]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][30]~q\))))) ) ) ) # ( !\REGFILE|registers[18][30]~q\ & ( !\REGFILE|registers[22][30]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[26][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[30][30]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][30]~q\,
	datab => \REGFILE|ALT_INV_registers[30][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \REGFILE|ALT_INV_registers[18][30]~q\,
	dataf => \REGFILE|ALT_INV_registers[22][30]~q\,
	combout => \inputALU[30]~332_combout\);

-- Location: LABCELL_X40_Y13_N36
\inputALU[30]~331\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~331_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\REGFILE|registers[21][30]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][30]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \REGFILE|registers[25][30]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # (\REGFILE|registers[17][30]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[25][30]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) 
-- & (\REGFILE|registers[21][30]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\REGFILE|registers[29][30]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\REGFILE|registers[25][30]~q\ & ( 
-- (\REGFILE|registers[17][30]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][30]~q\,
	datab => \REGFILE|ALT_INV_registers[21][30]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datad => \REGFILE|ALT_INV_registers[29][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \REGFILE|ALT_INV_registers[25][30]~q\,
	combout => \inputALU[30]~331_combout\);

-- Location: LABCELL_X40_Y13_N6
\inputALU[30]~330\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~330_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][30]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][30]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][30]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][30]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][30]~q\,
	datab => \REGFILE|ALT_INV_registers[24][30]~q\,
	datac => \REGFILE|ALT_INV_registers[16][30]~q\,
	datad => \REGFILE|ALT_INV_registers[20][30]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[30]~330_combout\);

-- Location: LABCELL_X40_Y13_N18
\inputALU[30]~334\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~334_combout\ = ( \inputALU[30]~331_combout\ & ( \inputALU[30]~330_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[30]~332_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[30]~333_combout\))) ) ) ) # ( !\inputALU[30]~331_combout\ & ( \inputALU[30]~330_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\inputALU[30]~332_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[30]~333_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) ) ) ) # 
-- ( \inputALU[30]~331_combout\ & ( !\inputALU[30]~330_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((\inputALU[30]~332_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17))) # (\inputALU[30]~333_combout\))) ) ) ) # ( !\inputALU[30]~331_combout\ & ( !\inputALU[30]~330_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[30]~332_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[30]~333_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[30]~333_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[30]~332_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datae => \ALT_INV_inputALU[30]~331_combout\,
	dataf => \ALT_INV_inputALU[30]~330_combout\,
	combout => \inputALU[30]~334_combout\);

-- Location: LABCELL_X31_Y13_N9
\inputALU[30]~340\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[30]~340_combout\ = ( \inputALU[30]~339_combout\ & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)) # ((\inputALU[30]~334_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[30]~339_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[30]~334_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[30]~334_combout\,
	dataf => \ALT_INV_inputALU[30]~339_combout\,
	combout => \inputALU[30]~340_combout\);

-- Location: LABCELL_X31_Y15_N15
\ALU|Mux31~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~5_combout\ = ( \ALU|Mux31~4_combout\ & ( !\inputALU[31]~351_combout\ $ (\REGFILE|Mux0~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \REGFILE|ALT_INV_Mux0~11_combout\,
	dataf => \ALU|ALT_INV_Mux31~4_combout\,
	combout => \ALU|Mux31~5_combout\);

-- Location: LABCELL_X31_Y15_N48
\ALU|Mux31~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~6_combout\ = ( \REGFILE|Mux1~10_combout\ & ( \ALU|Mux31~5_combout\ & ( (\inputALU[30]~340_combout\ & (!\inputALU[29]~329_combout\ $ (\REGFILE|Mux2~10_combout\))) ) ) ) # ( !\REGFILE|Mux1~10_combout\ & ( \ALU|Mux31~5_combout\ & ( 
-- (!\inputALU[30]~340_combout\ & (!\inputALU[29]~329_combout\ $ (\REGFILE|Mux2~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000011000011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_inputALU[30]~340_combout\,
	datac => \ALT_INV_inputALU[29]~329_combout\,
	datad => \REGFILE|ALT_INV_Mux2~10_combout\,
	datae => \REGFILE|ALT_INV_Mux1~10_combout\,
	dataf => \ALU|ALT_INV_Mux31~5_combout\,
	combout => \ALU|Mux31~6_combout\);

-- Location: MLABCELL_X28_Y14_N42
\ALU|Mux31~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~7_combout\ = ( \inputALU[29]~329_combout\ & ( !\REGFILE|Mux2~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_inputALU[29]~329_combout\,
	dataf => \REGFILE|ALT_INV_Mux2~10_combout\,
	combout => \ALU|Mux31~7_combout\);

-- Location: MLABCELL_X28_Y14_N48
\ALU|Mux31~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~8_combout\ = ( \ALU|Mux31~4_combout\ & ( \ALU|Mux31~7_combout\ & ( (!\REGFILE|Mux0~11_combout\ & ((!\REGFILE|Mux1~10_combout\) # ((\inputALU[31]~351_combout\) # (\inputALU[30]~340_combout\)))) # (\REGFILE|Mux0~11_combout\ & 
-- (\inputALU[31]~351_combout\ & ((!\REGFILE|Mux1~10_combout\) # (\inputALU[30]~340_combout\)))) ) ) ) # ( \ALU|Mux31~4_combout\ & ( !\ALU|Mux31~7_combout\ & ( (!\REGFILE|Mux0~11_combout\ & (((!\REGFILE|Mux1~10_combout\ & \inputALU[30]~340_combout\)) # 
-- (\inputALU[31]~351_combout\))) # (\REGFILE|Mux0~11_combout\ & (!\REGFILE|Mux1~10_combout\ & (\inputALU[30]~340_combout\ & \inputALU[31]~351_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000001111001000000000000000001011000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux1~10_combout\,
	datab => \ALT_INV_inputALU[30]~340_combout\,
	datac => \REGFILE|ALT_INV_Mux0~11_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \ALU|ALT_INV_Mux31~4_combout\,
	dataf => \ALU|ALT_INV_Mux31~7_combout\,
	combout => \ALU|Mux31~8_combout\);

-- Location: LABCELL_X35_Y13_N0
\ALU|LessThan0~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~28_combout\ = ( \inputALU[26]~296_combout\ & ( \REGFILE|Mux5~10_combout\ & ( (!\inputALU[27]~307_combout\ & (!\REGFILE|Mux4~10_combout\ & (!\inputALU[28]~318_combout\ $ (\REGFILE|Mux3~10_combout\)))) # (\inputALU[27]~307_combout\ & 
-- (\REGFILE|Mux4~10_combout\ & (!\inputALU[28]~318_combout\ $ (\REGFILE|Mux3~10_combout\)))) ) ) ) # ( !\inputALU[26]~296_combout\ & ( !\REGFILE|Mux5~10_combout\ & ( (!\inputALU[27]~307_combout\ & (!\REGFILE|Mux4~10_combout\ & (!\inputALU[28]~318_combout\ $ 
-- (\REGFILE|Mux3~10_combout\)))) # (\inputALU[27]~307_combout\ & (\REGFILE|Mux4~10_combout\ & (!\inputALU[28]~318_combout\ $ (\REGFILE|Mux3~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~307_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \REGFILE|ALT_INV_Mux3~10_combout\,
	datad => \REGFILE|ALT_INV_Mux4~10_combout\,
	datae => \ALT_INV_inputALU[26]~296_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~10_combout\,
	combout => \ALU|LessThan0~28_combout\);

-- Location: LABCELL_X42_Y16_N57
\ALU|LessThan0~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~30_combout\ = ( \REGFILE|Mux7~10_combout\ & ( !\inputALU[24]~274_combout\ ) ) # ( !\REGFILE|Mux7~10_combout\ & ( \inputALU[24]~274_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[24]~274_combout\,
	dataf => \REGFILE|ALT_INV_Mux7~10_combout\,
	combout => \ALU|LessThan0~30_combout\);

-- Location: LABCELL_X35_Y13_N51
\ALU|LessThan0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~29_combout\ = ( \inputALU[25]~285_combout\ & ( !\REGFILE|Mux6~10_combout\ ) ) # ( !\inputALU[25]~285_combout\ & ( \REGFILE|Mux6~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|LessThan0~29_combout\);

-- Location: LABCELL_X35_Y10_N42
\ALU|LessThan0~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~31_combout\ = ( \inputALU[22]~252_combout\ & ( !\REGFILE|Mux9~10_combout\ ) ) # ( !\inputALU[22]~252_combout\ & ( \REGFILE|Mux9~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux9~10_combout\,
	dataf => \ALT_INV_inputALU[22]~252_combout\,
	combout => \ALU|LessThan0~31_combout\);

-- Location: LABCELL_X35_Y13_N6
\ALU|LessThan0~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~32_combout\ = ( \inputALU[23]~263_combout\ & ( !\ALU|LessThan0~31_combout\ & ( (\ALU|LessThan0~28_combout\ & (!\ALU|LessThan0~30_combout\ & (!\ALU|LessThan0~29_combout\ & \REGFILE|Mux8~10_combout\))) ) ) ) # ( !\inputALU[23]~263_combout\ & 
-- ( !\ALU|LessThan0~31_combout\ & ( (\ALU|LessThan0~28_combout\ & (!\ALU|LessThan0~30_combout\ & (!\ALU|LessThan0~29_combout\ & !\REGFILE|Mux8~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~28_combout\,
	datab => \ALU|ALT_INV_LessThan0~30_combout\,
	datac => \ALU|ALT_INV_LessThan0~29_combout\,
	datad => \REGFILE|ALT_INV_Mux8~10_combout\,
	datae => \ALT_INV_inputALU[23]~263_combout\,
	dataf => \ALU|ALT_INV_LessThan0~31_combout\,
	combout => \ALU|LessThan0~32_combout\);

-- Location: LABCELL_X37_Y16_N12
\ALU|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~0_combout\ = ( \inputALU[7]~87_combout\ & ( (\REGFILE|Mux24~10_combout\ & (!\REGFILE|Mux25~10_combout\ $ (\inputALU[6]~76_combout\))) ) ) # ( !\inputALU[7]~87_combout\ & ( (!\REGFILE|Mux24~10_combout\ & (!\REGFILE|Mux25~10_combout\ $ 
-- (\inputALU[6]~76_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux25~10_combout\,
	datac => \REGFILE|ALT_INV_Mux24~10_combout\,
	datad => \ALT_INV_inputALU[6]~76_combout\,
	dataf => \ALT_INV_inputALU[7]~87_combout\,
	combout => \ALU|LessThan0~0_combout\);

-- Location: LABCELL_X37_Y16_N21
\ALU|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~7_combout\ = ( \inputALU[7]~87_combout\ & ( (!\REGFILE|Mux24~10_combout\) # ((!\REGFILE|Mux25~10_combout\ & \inputALU[6]~76_combout\)) ) ) # ( !\inputALU[7]~87_combout\ & ( (!\REGFILE|Mux24~10_combout\ & (!\REGFILE|Mux25~10_combout\ & 
-- \inputALU[6]~76_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100010101110101011101010111010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux24~10_combout\,
	datab => \REGFILE|ALT_INV_Mux25~10_combout\,
	datac => \ALT_INV_inputALU[6]~76_combout\,
	dataf => \ALT_INV_inputALU[7]~87_combout\,
	combout => \ALU|LessThan0~7_combout\);

-- Location: LABCELL_X35_Y16_N42
\ALU|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~8_combout\ = ( \ALU|LessThan0~0_combout\ & ( !\ALU|LessThan0~7_combout\ & ( (!\REGFILE|Mux26~10_combout\ & (!\inputALU[5]~65_combout\ & ((!\inputALU[4]~54_combout\) # (\REGFILE|Mux27~10_combout\)))) # (\REGFILE|Mux26~10_combout\ & 
-- ((!\inputALU[4]~54_combout\) # ((!\inputALU[5]~65_combout\) # (\REGFILE|Mux27~10_combout\)))) ) ) ) # ( !\ALU|LessThan0~0_combout\ & ( !\ALU|LessThan0~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101111110010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \REGFILE|ALT_INV_Mux26~10_combout\,
	datac => \REGFILE|ALT_INV_Mux27~10_combout\,
	datad => \ALT_INV_inputALU[5]~65_combout\,
	datae => \ALU|ALT_INV_LessThan0~0_combout\,
	dataf => \ALU|ALT_INV_LessThan0~7_combout\,
	combout => \ALU|LessThan0~8_combout\);

-- Location: LABCELL_X37_Y15_N21
\ALU|LessThan0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~21_combout\ = ( \inputALU[15]~175_combout\ & ( !\REGFILE|Mux16~10_combout\ ) ) # ( !\inputALU[15]~175_combout\ & ( \REGFILE|Mux16~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REGFILE|ALT_INV_Mux16~10_combout\,
	dataf => \ALT_INV_inputALU[15]~175_combout\,
	combout => \ALU|LessThan0~21_combout\);

-- Location: LABCELL_X33_Y15_N39
\ALU|LessThan0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~19_combout\ = ( \REGFILE|Mux13~10_combout\ & ( !\inputALU[18]~208_combout\ ) ) # ( !\REGFILE|Mux13~10_combout\ & ( \inputALU[18]~208_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~208_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~10_combout\,
	combout => \ALU|LessThan0~19_combout\);

-- Location: LABCELL_X33_Y18_N15
\ALU|LessThan0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~20_combout\ = ( \REGFILE|Mux14~10_combout\ & ( !\inputALU[17]~197_combout\ ) ) # ( !\REGFILE|Mux14~10_combout\ & ( \inputALU[17]~197_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[17]~197_combout\,
	dataf => \REGFILE|ALT_INV_Mux14~10_combout\,
	combout => \ALU|LessThan0~20_combout\);

-- Location: LABCELL_X33_Y15_N12
\ALU|LessThan0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~18_combout\ = ( \REGFILE|Mux12~10_combout\ & ( \inputALU[21]~241_combout\ & ( (\inputALU[19]~219_combout\ & (\REGFILE|Mux10~10_combout\ & (!\inputALU[20]~230_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) ) # ( !\REGFILE|Mux12~10_combout\ & 
-- ( \inputALU[21]~241_combout\ & ( (!\inputALU[19]~219_combout\ & (\REGFILE|Mux10~10_combout\ & (!\inputALU[20]~230_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) ) # ( \REGFILE|Mux12~10_combout\ & ( !\inputALU[21]~241_combout\ & ( 
-- (\inputALU[19]~219_combout\ & (!\REGFILE|Mux10~10_combout\ & (!\inputALU[20]~230_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) ) # ( !\REGFILE|Mux12~10_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\inputALU[19]~219_combout\ & 
-- (!\REGFILE|Mux10~10_combout\ & (!\inputALU[20]~230_combout\ $ (\REGFILE|Mux11~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[20]~230_combout\,
	datab => \REGFILE|ALT_INV_Mux11~10_combout\,
	datac => \ALT_INV_inputALU[19]~219_combout\,
	datad => \REGFILE|ALT_INV_Mux10~10_combout\,
	datae => \REGFILE|ALT_INV_Mux12~10_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|LessThan0~18_combout\);

-- Location: LABCELL_X36_Y15_N42
\ALU|LessThan0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~22_combout\ = ( !\ALU|LessThan0~20_combout\ & ( \ALU|LessThan0~18_combout\ & ( (!\ALU|LessThan0~21_combout\ & (!\ALU|LessThan0~19_combout\ & (!\inputALU[16]~186_combout\ $ (\REGFILE|Mux15~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~186_combout\,
	datab => \REGFILE|ALT_INV_Mux15~10_combout\,
	datac => \ALU|ALT_INV_LessThan0~21_combout\,
	datad => \ALU|ALT_INV_LessThan0~19_combout\,
	datae => \ALU|ALT_INV_LessThan0~20_combout\,
	dataf => \ALU|ALT_INV_LessThan0~18_combout\,
	combout => \ALU|LessThan0~22_combout\);

-- Location: LABCELL_X35_Y16_N51
\ALU|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~5_combout\ = ( \inputALU[3]~43_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & \inputALU[2]~32_combout\)) ) ) # ( !\inputALU[3]~43_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\ & 
-- \inputALU[2]~32_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000011110000111110101111000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	dataf => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|LessThan0~5_combout\);

-- Location: LABCELL_X35_Y16_N21
\ALU|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~1_combout\ = ( \inputALU[5]~65_combout\ & ( !\REGFILE|Mux26~10_combout\ ) ) # ( !\inputALU[5]~65_combout\ & ( \REGFILE|Mux26~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \ALT_INV_inputALU[5]~65_combout\,
	combout => \ALU|LessThan0~1_combout\);

-- Location: LABCELL_X35_Y19_N27
\ALU|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~4_combout\ = ( \REGFILE|Mux29~10_combout\ & ( \inputALU[3]~43_combout\ & ( (\REGFILE|Mux28~10_combout\ & \inputALU[2]~32_combout\) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( \inputALU[3]~43_combout\ & ( (\REGFILE|Mux28~10_combout\ & 
-- !\inputALU[2]~32_combout\) ) ) ) # ( \REGFILE|Mux29~10_combout\ & ( !\inputALU[3]~43_combout\ & ( (!\REGFILE|Mux28~10_combout\ & \inputALU[2]~32_combout\) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( !\inputALU[3]~43_combout\ & ( (!\REGFILE|Mux28~10_combout\ 
-- & !\inputALU[2]~32_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000001100110000110011000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	datae => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \ALT_INV_inputALU[3]~43_combout\,
	combout => \ALU|LessThan0~4_combout\);

-- Location: LABCELL_X33_Y16_N0
\ALU|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~3_combout\ = ( \inputALU[0]~10_combout\ & ( (!\REGFILE|Mux30~10_combout\ & ((!\REGFILE|Mux31~10_combout\) # (\inputALU[1]~21_combout\))) # (\REGFILE|Mux30~10_combout\ & (\inputALU[1]~21_combout\ & !\REGFILE|Mux31~10_combout\)) ) ) # ( 
-- !\inputALU[0]~10_combout\ & ( (!\REGFILE|Mux30~10_combout\ & \inputALU[1]~21_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001111000011001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux30~10_combout\,
	datac => \ALT_INV_inputALU[1]~21_combout\,
	datad => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|LessThan0~3_combout\);

-- Location: LABCELL_X35_Y19_N33
\ALU|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~2_combout\ = ( \REGFILE|Mux27~10_combout\ & ( !\inputALU[4]~54_combout\ ) ) # ( !\REGFILE|Mux27~10_combout\ & ( \inputALU[4]~54_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[4]~54_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~10_combout\,
	combout => \ALU|LessThan0~2_combout\);

-- Location: LABCELL_X36_Y15_N24
\ALU|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~6_combout\ = ( \ALU|LessThan0~3_combout\ & ( !\ALU|LessThan0~2_combout\ & ( (!\ALU|LessThan0~1_combout\ & (\ALU|LessThan0~0_combout\ & ((\ALU|LessThan0~4_combout\) # (\ALU|LessThan0~5_combout\)))) ) ) ) # ( !\ALU|LessThan0~3_combout\ & ( 
-- !\ALU|LessThan0~2_combout\ & ( (\ALU|LessThan0~5_combout\ & (!\ALU|LessThan0~1_combout\ & \ALU|LessThan0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~5_combout\,
	datab => \ALU|ALT_INV_LessThan0~1_combout\,
	datac => \ALU|ALT_INV_LessThan0~4_combout\,
	datad => \ALU|ALT_INV_LessThan0~0_combout\,
	datae => \ALU|ALT_INV_LessThan0~3_combout\,
	dataf => \ALU|ALT_INV_LessThan0~2_combout\,
	combout => \ALU|LessThan0~6_combout\);

-- Location: LABCELL_X36_Y15_N33
\ALU|LessThan0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~10_combout\ = ( \REGFILE|Mux20~10_combout\ & ( !\inputALU[11]~131_combout\ ) ) # ( !\REGFILE|Mux20~10_combout\ & ( \inputALU[11]~131_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_inputALU[11]~131_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~10_combout\,
	combout => \ALU|LessThan0~10_combout\);

-- Location: LABCELL_X36_Y15_N3
\ALU|LessThan0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~11_combout\ = ( \REGFILE|Mux21~10_combout\ & ( !\inputALU[10]~120_combout\ ) ) # ( !\REGFILE|Mux21~10_combout\ & ( \inputALU[10]~120_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[10]~120_combout\,
	dataf => \REGFILE|ALT_INV_Mux21~10_combout\,
	combout => \ALU|LessThan0~11_combout\);

-- Location: LABCELL_X31_Y15_N6
\ALU|LessThan0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~9_combout\ = ( \REGFILE|Mux17~10_combout\ & ( \REGFILE|Mux19~10_combout\ & ( (\inputALU[14]~164_combout\ & (\inputALU[12]~142_combout\ & (!\REGFILE|Mux18~10_combout\ $ (\inputALU[13]~153_combout\)))) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & 
-- ( \REGFILE|Mux19~10_combout\ & ( (!\inputALU[14]~164_combout\ & (\inputALU[12]~142_combout\ & (!\REGFILE|Mux18~10_combout\ $ (\inputALU[13]~153_combout\)))) ) ) ) # ( \REGFILE|Mux17~10_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( 
-- (\inputALU[14]~164_combout\ & (!\inputALU[12]~142_combout\ & (!\REGFILE|Mux18~10_combout\ $ (\inputALU[13]~153_combout\)))) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( (!\inputALU[14]~164_combout\ & 
-- (!\inputALU[12]~142_combout\ & (!\REGFILE|Mux18~10_combout\ $ (\inputALU[13]~153_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000010010000000000000000100100000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux18~10_combout\,
	datab => \ALT_INV_inputALU[13]~153_combout\,
	datac => \ALT_INV_inputALU[14]~164_combout\,
	datad => \ALT_INV_inputALU[12]~142_combout\,
	datae => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~10_combout\,
	combout => \ALU|LessThan0~9_combout\);

-- Location: LABCELL_X36_Y15_N30
\ALU|LessThan0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~12_combout\ = ( \inputALU[8]~98_combout\ & ( !\REGFILE|Mux23~10_combout\ ) ) # ( !\inputALU[8]~98_combout\ & ( \REGFILE|Mux23~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	dataf => \ALT_INV_inputALU[8]~98_combout\,
	combout => \ALU|LessThan0~12_combout\);

-- Location: LABCELL_X36_Y15_N6
\ALU|LessThan0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~13_combout\ = ( \ALU|LessThan0~9_combout\ & ( !\ALU|LessThan0~12_combout\ & ( (!\ALU|LessThan0~10_combout\ & (!\ALU|LessThan0~11_combout\ & (!\inputALU[9]~109_combout\ $ (\REGFILE|Mux22~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~10_combout\,
	datab => \ALT_INV_inputALU[9]~109_combout\,
	datac => \ALU|ALT_INV_LessThan0~11_combout\,
	datad => \REGFILE|ALT_INV_Mux22~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~9_combout\,
	dataf => \ALU|ALT_INV_LessThan0~12_combout\,
	combout => \ALU|LessThan0~13_combout\);

-- Location: LABCELL_X31_Y15_N0
\ALU|LessThan0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~14_combout\ = ( \REGFILE|Mux17~10_combout\ & ( \REGFILE|Mux19~10_combout\ & ( (!\REGFILE|Mux18~10_combout\ & (\inputALU[13]~153_combout\ & \inputALU[14]~164_combout\)) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & ( \REGFILE|Mux19~10_combout\ & ( 
-- ((!\REGFILE|Mux18~10_combout\ & \inputALU[13]~153_combout\)) # (\inputALU[14]~164_combout\) ) ) ) # ( \REGFILE|Mux17~10_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( (\inputALU[14]~164_combout\ & ((!\REGFILE|Mux18~10_combout\ & 
-- ((\inputALU[12]~142_combout\) # (\inputALU[13]~153_combout\))) # (\REGFILE|Mux18~10_combout\ & (\inputALU[13]~153_combout\ & \inputALU[12]~142_combout\)))) ) ) ) # ( !\REGFILE|Mux17~10_combout\ & ( !\REGFILE|Mux19~10_combout\ & ( 
-- ((!\REGFILE|Mux18~10_combout\ & ((\inputALU[12]~142_combout\) # (\inputALU[13]~153_combout\))) # (\REGFILE|Mux18~10_combout\ & (\inputALU[13]~153_combout\ & \inputALU[12]~142_combout\))) # (\inputALU[14]~164_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111110111111000000100000101100101111001011110000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux18~10_combout\,
	datab => \ALT_INV_inputALU[13]~153_combout\,
	datac => \ALT_INV_inputALU[14]~164_combout\,
	datad => \ALT_INV_inputALU[12]~142_combout\,
	datae => \REGFILE|ALT_INV_Mux17~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~10_combout\,
	combout => \ALU|LessThan0~14_combout\);

-- Location: LABCELL_X31_Y15_N36
\ALU|LessThan0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~15_combout\ = ( !\ALU|LessThan0~14_combout\ & ( \ALU|LessThan0~9_combout\ & ( (!\inputALU[11]~131_combout\ & (((!\inputALU[10]~120_combout\) # (\REGFILE|Mux20~10_combout\)) # (\REGFILE|Mux21~10_combout\))) # (\inputALU[11]~131_combout\ & 
-- (\REGFILE|Mux20~10_combout\ & ((!\inputALU[10]~120_combout\) # (\REGFILE|Mux21~10_combout\)))) ) ) ) # ( !\ALU|LessThan0~14_combout\ & ( !\ALU|LessThan0~9_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011010000111111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux21~10_combout\,
	datab => \ALT_INV_inputALU[10]~120_combout\,
	datac => \ALT_INV_inputALU[11]~131_combout\,
	datad => \REGFILE|ALT_INV_Mux20~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~14_combout\,
	dataf => \ALU|ALT_INV_LessThan0~9_combout\,
	combout => \ALU|LessThan0~15_combout\);

-- Location: LABCELL_X36_Y15_N0
\ALU|LessThan0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~16_combout\ = ( \inputALU[8]~98_combout\ & ( !\REGFILE|Mux23~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	dataf => \ALT_INV_inputALU[8]~98_combout\,
	combout => \ALU|LessThan0~16_combout\);

-- Location: LABCELL_X36_Y15_N48
\ALU|LessThan0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~17_combout\ = ( \ALU|LessThan0~16_combout\ & ( \ALU|LessThan0~9_combout\ & ( (!\ALU|LessThan0~11_combout\ & (!\ALU|LessThan0~10_combout\ & ((!\REGFILE|Mux22~10_combout\) # (\inputALU[9]~109_combout\)))) ) ) ) # ( !\ALU|LessThan0~16_combout\ 
-- & ( \ALU|LessThan0~9_combout\ & ( (!\ALU|LessThan0~11_combout\ & (\inputALU[9]~109_combout\ & (!\ALU|LessThan0~10_combout\ & !\REGFILE|Mux22~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000001010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~11_combout\,
	datab => \ALT_INV_inputALU[9]~109_combout\,
	datac => \ALU|ALT_INV_LessThan0~10_combout\,
	datad => \REGFILE|ALT_INV_Mux22~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~16_combout\,
	dataf => \ALU|ALT_INV_LessThan0~9_combout\,
	combout => \ALU|LessThan0~17_combout\);

-- Location: LABCELL_X36_Y15_N12
\ALU|LessThan0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~23_combout\ = ( \ALU|LessThan0~15_combout\ & ( \ALU|LessThan0~17_combout\ & ( \ALU|LessThan0~22_combout\ ) ) ) # ( !\ALU|LessThan0~15_combout\ & ( \ALU|LessThan0~17_combout\ & ( \ALU|LessThan0~22_combout\ ) ) ) # ( 
-- \ALU|LessThan0~15_combout\ & ( !\ALU|LessThan0~17_combout\ & ( (\ALU|LessThan0~22_combout\ & (\ALU|LessThan0~13_combout\ & ((!\ALU|LessThan0~8_combout\) # (\ALU|LessThan0~6_combout\)))) ) ) ) # ( !\ALU|LessThan0~15_combout\ & ( !\ALU|LessThan0~17_combout\ 
-- & ( \ALU|LessThan0~22_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000010001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_LessThan0~8_combout\,
	datab => \ALU|ALT_INV_LessThan0~22_combout\,
	datac => \ALU|ALT_INV_LessThan0~6_combout\,
	datad => \ALU|ALT_INV_LessThan0~13_combout\,
	datae => \ALU|ALT_INV_LessThan0~15_combout\,
	dataf => \ALU|ALT_INV_LessThan0~17_combout\,
	combout => \ALU|LessThan0~23_combout\);

-- Location: LABCELL_X33_Y15_N30
\ALU|LessThan0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~24_combout\ = ( \ALU|LessThan0~18_combout\ & ( (!\ALU|LessThan0~20_combout\ & !\ALU|LessThan0~19_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_LessThan0~20_combout\,
	datad => \ALU|ALT_INV_LessThan0~19_combout\,
	dataf => \ALU|ALT_INV_LessThan0~18_combout\,
	combout => \ALU|LessThan0~24_combout\);

-- Location: LABCELL_X37_Y14_N42
\ALU|LessThan0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~25_combout\ = ( \inputALU[19]~219_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux10~10_combout\) # ((!\REGFILE|Mux11~10_combout\ & ((!\REGFILE|Mux12~10_combout\) # (\inputALU[20]~230_combout\))) # (\REGFILE|Mux11~10_combout\ & 
-- (!\REGFILE|Mux12~10_combout\ & \inputALU[20]~230_combout\))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( \inputALU[21]~241_combout\ & ( (!\REGFILE|Mux10~10_combout\) # ((!\REGFILE|Mux11~10_combout\ & \inputALU[20]~230_combout\)) ) ) ) # ( 
-- \inputALU[19]~219_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux10~10_combout\ & ((!\REGFILE|Mux11~10_combout\ & ((!\REGFILE|Mux12~10_combout\) # (\inputALU[20]~230_combout\))) # (\REGFILE|Mux11~10_combout\ & (!\REGFILE|Mux12~10_combout\ & 
-- \inputALU[20]~230_combout\)))) ) ) ) # ( !\inputALU[19]~219_combout\ & ( !\inputALU[21]~241_combout\ & ( (!\REGFILE|Mux10~10_combout\ & (!\REGFILE|Mux11~10_combout\ & \inputALU[20]~230_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100000001010100010101010111011101110101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux10~10_combout\,
	datab => \REGFILE|ALT_INV_Mux11~10_combout\,
	datac => \REGFILE|ALT_INV_Mux12~10_combout\,
	datad => \ALT_INV_inputALU[20]~230_combout\,
	datae => \ALT_INV_inputALU[19]~219_combout\,
	dataf => \ALT_INV_inputALU[21]~241_combout\,
	combout => \ALU|LessThan0~25_combout\);

-- Location: LABCELL_X36_Y13_N36
\ALU|LessThan0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~26_combout\ = ( !\ALU|LessThan0~25_combout\ & ( \ALU|LessThan0~18_combout\ & ( (!\REGFILE|Mux13~10_combout\ & (!\inputALU[18]~208_combout\ & ((!\inputALU[17]~197_combout\) # (\REGFILE|Mux14~10_combout\)))) # (\REGFILE|Mux13~10_combout\ & 
-- (((!\inputALU[18]~208_combout\) # (!\inputALU[17]~197_combout\)) # (\REGFILE|Mux14~10_combout\))) ) ) ) # ( !\ALU|LessThan0~25_combout\ & ( !\ALU|LessThan0~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011110101011100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux13~10_combout\,
	datab => \REGFILE|ALT_INV_Mux14~10_combout\,
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \ALT_INV_inputALU[17]~197_combout\,
	datae => \ALU|ALT_INV_LessThan0~25_combout\,
	dataf => \ALU|ALT_INV_LessThan0~18_combout\,
	combout => \ALU|LessThan0~26_combout\);

-- Location: LABCELL_X36_Y15_N54
\ALU|LessThan0~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~27_combout\ = ( \ALU|LessThan0~24_combout\ & ( \ALU|LessThan0~26_combout\ & ( (!\inputALU[16]~186_combout\ & (((!\inputALU[15]~175_combout\) # (\REGFILE|Mux15~10_combout\)) # (\REGFILE|Mux16~10_combout\))) # (\inputALU[16]~186_combout\ & 
-- (\REGFILE|Mux15~10_combout\ & ((!\inputALU[15]~175_combout\) # (\REGFILE|Mux16~10_combout\)))) ) ) ) # ( !\ALU|LessThan0~24_combout\ & ( \ALU|LessThan0~26_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111010001011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[16]~186_combout\,
	datab => \REGFILE|ALT_INV_Mux16~10_combout\,
	datac => \ALT_INV_inputALU[15]~175_combout\,
	datad => \REGFILE|ALT_INV_Mux15~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~24_combout\,
	dataf => \ALU|ALT_INV_LessThan0~26_combout\,
	combout => \ALU|LessThan0~27_combout\);

-- Location: LABCELL_X35_Y13_N30
\ALU|LessThan0~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~34_combout\ = ( \inputALU[26]~296_combout\ & ( \REGFILE|Mux5~10_combout\ & ( (!\inputALU[28]~318_combout\ & (\inputALU[27]~307_combout\ & (!\REGFILE|Mux3~10_combout\ & !\REGFILE|Mux4~10_combout\))) # (\inputALU[28]~318_combout\ & 
-- ((!\REGFILE|Mux3~10_combout\) # ((\inputALU[27]~307_combout\ & !\REGFILE|Mux4~10_combout\)))) ) ) ) # ( !\inputALU[26]~296_combout\ & ( \REGFILE|Mux5~10_combout\ & ( (!\inputALU[28]~318_combout\ & (\inputALU[27]~307_combout\ & (!\REGFILE|Mux3~10_combout\ 
-- & !\REGFILE|Mux4~10_combout\))) # (\inputALU[28]~318_combout\ & ((!\REGFILE|Mux3~10_combout\) # ((\inputALU[27]~307_combout\ & !\REGFILE|Mux4~10_combout\)))) ) ) ) # ( \inputALU[26]~296_combout\ & ( !\REGFILE|Mux5~10_combout\ & ( 
-- (!\inputALU[28]~318_combout\ & (!\REGFILE|Mux3~10_combout\ & ((!\REGFILE|Mux4~10_combout\) # (\inputALU[27]~307_combout\)))) # (\inputALU[28]~318_combout\ & (((!\REGFILE|Mux3~10_combout\) # (!\REGFILE|Mux4~10_combout\)) # (\inputALU[27]~307_combout\))) ) 
-- ) ) # ( !\inputALU[26]~296_combout\ & ( !\REGFILE|Mux5~10_combout\ & ( (!\inputALU[28]~318_combout\ & (\inputALU[27]~307_combout\ & (!\REGFILE|Mux3~10_combout\ & !\REGFILE|Mux4~10_combout\))) # (\inputALU[28]~318_combout\ & ((!\REGFILE|Mux3~10_combout\) # 
-- ((\inputALU[27]~307_combout\ & !\REGFILE|Mux4~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100110000111100110111000101110001001100000111000100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[27]~307_combout\,
	datab => \ALT_INV_inputALU[28]~318_combout\,
	datac => \REGFILE|ALT_INV_Mux3~10_combout\,
	datad => \REGFILE|ALT_INV_Mux4~10_combout\,
	datae => \ALT_INV_inputALU[26]~296_combout\,
	dataf => \REGFILE|ALT_INV_Mux5~10_combout\,
	combout => \ALU|LessThan0~34_combout\);

-- Location: LABCELL_X35_Y13_N36
\ALU|LessThan0~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~35_combout\ = ( \REGFILE|Mux6~10_combout\ & ( \inputALU[25]~285_combout\ & ( (!\ALU|LessThan0~34_combout\ & (((!\inputALU[24]~274_combout\) # (!\ALU|LessThan0~28_combout\)) # (\REGFILE|Mux7~10_combout\))) ) ) ) # ( 
-- !\REGFILE|Mux6~10_combout\ & ( \inputALU[25]~285_combout\ & ( (!\ALU|LessThan0~28_combout\ & !\ALU|LessThan0~34_combout\) ) ) ) # ( \REGFILE|Mux6~10_combout\ & ( !\inputALU[25]~285_combout\ & ( !\ALU|LessThan0~34_combout\ ) ) ) # ( 
-- !\REGFILE|Mux6~10_combout\ & ( !\inputALU[25]~285_combout\ & ( (!\ALU|LessThan0~34_combout\ & (((!\inputALU[24]~274_combout\) # (!\ALU|LessThan0~28_combout\)) # (\REGFILE|Mux7~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110100000000111111110000000011110000000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux7~10_combout\,
	datab => \ALT_INV_inputALU[24]~274_combout\,
	datac => \ALU|ALT_INV_LessThan0~28_combout\,
	datad => \ALU|ALT_INV_LessThan0~34_combout\,
	datae => \REGFILE|ALT_INV_Mux6~10_combout\,
	dataf => \ALT_INV_inputALU[25]~285_combout\,
	combout => \ALU|LessThan0~35_combout\);

-- Location: LABCELL_X35_Y13_N12
\ALU|LessThan0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~33_combout\ = ( !\ALU|LessThan0~29_combout\ & ( (\ALU|LessThan0~28_combout\ & !\ALU|LessThan0~30_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_LessThan0~28_combout\,
	datad => \ALU|ALT_INV_LessThan0~30_combout\,
	dataf => \ALU|ALT_INV_LessThan0~29_combout\,
	combout => \ALU|LessThan0~33_combout\);

-- Location: LABCELL_X35_Y13_N54
\ALU|LessThan0~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|LessThan0~36_combout\ = ( \ALU|LessThan0~35_combout\ & ( \ALU|LessThan0~33_combout\ & ( (!\inputALU[23]~263_combout\ & ((!\inputALU[22]~252_combout\) # ((\REGFILE|Mux8~10_combout\) # (\REGFILE|Mux9~10_combout\)))) # (\inputALU[23]~263_combout\ & 
-- (\REGFILE|Mux8~10_combout\ & ((!\inputALU[22]~252_combout\) # (\REGFILE|Mux9~10_combout\)))) ) ) ) # ( \ALU|LessThan0~35_combout\ & ( !\ALU|LessThan0~33_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001011000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[22]~252_combout\,
	datab => \REGFILE|ALT_INV_Mux9~10_combout\,
	datac => \ALT_INV_inputALU[23]~263_combout\,
	datad => \REGFILE|ALT_INV_Mux8~10_combout\,
	datae => \ALU|ALT_INV_LessThan0~35_combout\,
	dataf => \ALU|ALT_INV_LessThan0~33_combout\,
	combout => \ALU|LessThan0~36_combout\);

-- Location: LABCELL_X36_Y15_N36
\ALU|Mux31~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~9_combout\ = ( \ALU|LessThan0~27_combout\ & ( \ALU|LessThan0~36_combout\ & ( (!\ALU|Mux31~8_combout\ & ((!\ALU|Mux31~6_combout\) # ((!\ALU|LessThan0~32_combout\) # (!\ALU|LessThan0~23_combout\)))) ) ) ) # ( !\ALU|LessThan0~27_combout\ & ( 
-- \ALU|LessThan0~36_combout\ & ( (!\ALU|Mux31~8_combout\ & ((!\ALU|Mux31~6_combout\) # (!\ALU|LessThan0~32_combout\))) ) ) ) # ( \ALU|LessThan0~27_combout\ & ( !\ALU|LessThan0~36_combout\ & ( (!\ALU|Mux31~6_combout\ & !\ALU|Mux31~8_combout\) ) ) ) # ( 
-- !\ALU|LessThan0~27_combout\ & ( !\ALU|LessThan0~36_combout\ & ( (!\ALU|Mux31~6_combout\ & !\ALU|Mux31~8_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100011001000110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux31~6_combout\,
	datab => \ALU|ALT_INV_Mux31~8_combout\,
	datac => \ALU|ALT_INV_LessThan0~32_combout\,
	datad => \ALU|ALT_INV_LessThan0~23_combout\,
	datae => \ALU|ALT_INV_LessThan0~27_combout\,
	dataf => \ALU|ALT_INV_LessThan0~36_combout\,
	combout => \ALU|Mux31~9_combout\);

-- Location: MLABCELL_X34_Y19_N45
\ALU|ShiftRight0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[3]~43_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[2]~32_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[1]~21_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[0]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~21_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[0]~10_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~5_combout\);

-- Location: LABCELL_X35_Y16_N36
\ALU|ShiftRight0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[7]~87_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[5]~65_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[6]~76_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[4]~54_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[5]~65_combout\,
	datac => \ALT_INV_inputALU[6]~76_combout\,
	datad => \ALT_INV_inputALU[7]~87_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftRight0~6_combout\);

-- Location: LABCELL_X33_Y17_N12
\ALU|ShiftRight0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[11]~131_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[9]~109_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[10]~120_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \inputALU[8]~98_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[11]~131_combout\,
	datab => \ALT_INV_inputALU[10]~120_combout\,
	datac => \ALT_INV_inputALU[8]~98_combout\,
	datad => \ALT_INV_inputALU[9]~109_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \ALU|ShiftRight0~7_combout\);

-- Location: MLABCELL_X34_Y19_N18
\ALU|ShiftRight0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~9_combout\ = ( \ALU|ShiftRight0~6_combout\ & ( \ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftRight0~8_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~6_combout\ & ( \ALU|ShiftRight0~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~5_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~8_combout\))) ) ) ) # ( \ALU|ShiftRight0~6_combout\ & ( !\ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftRight0~8_combout\)))) ) ) ) # 
-- ( !\ALU|ShiftRight0~6_combout\ & ( !\ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~5_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~8_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~8_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~5_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~6_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~7_combout\,
	combout => \ALU|ShiftRight0~9_combout\);

-- Location: MLABCELL_X34_Y19_N15
\ALU|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~1_combout\ = ( \REGFILE|Mux26~10_combout\ & ( \inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(1) & ((\inputALU[0]~10_combout\) # (\REGFILE|Mux31~10_combout\)))) # (\CONTROL|ALUControl\(3) & 
-- (((\CONTROL|ALUControl\(1))))) ) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( \inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(1) & ((\inputALU[0]~10_combout\) # (\REGFILE|Mux31~10_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux26~10_combout\ & ( !\inputALU[31]~351_combout\ & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(1) & ((\inputALU[0]~10_combout\) # (\REGFILE|Mux31~10_combout\)))) ) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( !\inputALU[31]~351_combout\ & ( 
-- (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(1) & ((\inputALU[0]~10_combout\) # (\REGFILE|Mux31~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011000000010000001100000001000000110000000100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux31~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \ALT_INV_inputALU[0]~10_combout\,
	datae => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \ALT_INV_inputALU[31]~351_combout\,
	combout => \ALU|Mux31~1_combout\);

-- Location: MLABCELL_X34_Y19_N30
\ALU|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~2_combout\ = ( \CONTROL|ALUControl\(1) & ( \ALU|ShiftRight0~4_combout\ & ( \ALU|Mux31~1_combout\ ) ) ) # ( !\CONTROL|ALUControl\(1) & ( \ALU|ShiftRight0~4_combout\ & ( ((\CONTROL|ALUControl\(3) & ((\ALU|ShiftRight0~9_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10))))) # (\ALU|Mux31~1_combout\) ) ) ) # ( \CONTROL|ALUControl\(1) & ( !\ALU|ShiftRight0~4_combout\ & ( \ALU|Mux31~1_combout\ ) ) ) # ( !\CONTROL|ALUControl\(1) & ( !\ALU|ShiftRight0~4_combout\ & ( 
-- ((\CONTROL|ALUControl\(3) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|ShiftRight0~9_combout\))) # (\ALU|Mux31~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011111111000000001111111100010101111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftRight0~9_combout\,
	datad => \ALU|ALT_INV_Mux31~1_combout\,
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALU|ALT_INV_ShiftRight0~4_combout\,
	combout => \ALU|Mux31~2_combout\);

-- Location: MLABCELL_X34_Y19_N42
\ALU|ShiftRight1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~5_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[3]~43_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[2]~32_combout\ ) ) ) # ( \REGFILE|Mux31~10_combout\ & 
-- ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[1]~21_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[0]~10_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[1]~21_combout\,
	datab => \ALT_INV_inputALU[3]~43_combout\,
	datac => \ALT_INV_inputALU[2]~32_combout\,
	datad => \ALT_INV_inputALU[0]~10_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~5_combout\);

-- Location: LABCELL_X35_Y16_N39
\ALU|ShiftRight1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~6_combout\ = ( \REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[7]~87_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( \REGFILE|Mux31~10_combout\ & ( \inputALU[5]~65_combout\ ) ) ) # ( \REGFILE|Mux30~10_combout\ & 
-- ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[6]~76_combout\ ) ) ) # ( !\REGFILE|Mux30~10_combout\ & ( !\REGFILE|Mux31~10_combout\ & ( \inputALU[4]~54_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[4]~54_combout\,
	datab => \ALT_INV_inputALU[5]~65_combout\,
	datac => \ALT_INV_inputALU[7]~87_combout\,
	datad => \ALT_INV_inputALU[6]~76_combout\,
	datae => \REGFILE|ALT_INV_Mux30~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \ALU|ShiftRight1~6_combout\);

-- Location: MLABCELL_X34_Y19_N0
\ALU|ShiftRight1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~9_combout\ = ( \ALU|ShiftRight1~7_combout\ & ( \ALU|ShiftRight1~8_combout\ & ( ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~5_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~6_combout\)))) # (\REGFILE|Mux28~10_combout\) 
-- ) ) ) # ( !\ALU|ShiftRight1~7_combout\ & ( \ALU|ShiftRight1~8_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~5_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~6_combout\))))) # 
-- (\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\)))) ) ) ) # ( \ALU|ShiftRight1~7_combout\ & ( !\ALU|ShiftRight1~8_combout\ & ( (!\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~5_combout\)) # 
-- (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~6_combout\))))) # (\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~7_combout\ & ( !\ALU|ShiftRight1~8_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- ((!\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~5_combout\)) # (\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~5_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~6_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~7_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~8_combout\,
	combout => \ALU|ShiftRight1~9_combout\);

-- Location: MLABCELL_X34_Y19_N24
\ALU|Mux31~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~12_combout\ = ( !\REGFILE|Mux27~10_combout\ & ( ((\CONTROL|ALUControl\(3) & (!\REGFILE|Mux26~10_combout\ & (\ALU|ShiftRight1~9_combout\ & \CONTROL|ALUControl\(1))))) # (\ALU|Mux31~2_combout\) ) ) # ( \REGFILE|Mux27~10_combout\ & ( 
-- ((\CONTROL|ALUControl\(3) & (!\REGFILE|Mux26~10_combout\ & (\ALU|ShiftRight1~4_combout\ & \CONTROL|ALUControl\(1))))) # (\ALU|Mux31~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000100000000000000010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \REGFILE|ALT_INV_Mux26~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~4_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	datae => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \ALU|ALT_INV_Mux31~2_combout\,
	datag => \ALU|ALT_INV_ShiftRight1~9_combout\,
	combout => \ALU|Mux31~12_combout\);

-- Location: LABCELL_X35_Y15_N30
\ALU|Mux31~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux31~10_combout\ = ( \ALU|Mux31~9_combout\ & ( \ALU|Mux31~12_combout\ & ( (!\CONTROL|ALUControl\(0) & ((!\CONTROL|ALUControl\(2) & ((\ALU|Mux31~0_combout\))) # (\CONTROL|ALUControl\(2) & (\ALU|Mux31~3_combout\)))) # (\CONTROL|ALUControl\(0) & 
-- (((!\CONTROL|ALUControl\(2))))) ) ) ) # ( !\ALU|Mux31~9_combout\ & ( \ALU|Mux31~12_combout\ & ( ((!\CONTROL|ALUControl\(2) & ((\ALU|Mux31~0_combout\))) # (\CONTROL|ALUControl\(2) & (\ALU|Mux31~3_combout\))) # (\CONTROL|ALUControl\(0)) ) ) ) # ( 
-- \ALU|Mux31~9_combout\ & ( !\ALU|Mux31~12_combout\ & ( (!\CONTROL|ALUControl\(0) & ((!\CONTROL|ALUControl\(2) & ((\ALU|Mux31~0_combout\))) # (\CONTROL|ALUControl\(2) & (\ALU|Mux31~3_combout\)))) ) ) ) # ( !\ALU|Mux31~9_combout\ & ( !\ALU|Mux31~12_combout\ 
-- & ( (!\CONTROL|ALUControl\(0) & ((!\CONTROL|ALUControl\(2) & ((\ALU|Mux31~0_combout\))) # (\CONTROL|ALUControl\(2) & (\ALU|Mux31~3_combout\)))) # (\CONTROL|ALUControl\(0) & (((\CONTROL|ALUControl\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001110111000011000100010000111111011101110011111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux31~3_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_Mux31~0_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \ALU|ALT_INV_Mux31~9_combout\,
	dataf => \ALU|ALT_INV_Mux31~12_combout\,
	combout => \ALU|Mux31~10_combout\);

-- Location: FF_X40_Y15_N41
\REGFILE|registers[30][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][0]~feeder_combout\,
	asdata => \ALU|Mux31~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][0]~q\);

-- Location: LABCELL_X40_Y18_N18
\inputALU[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][0]~q\,
	datab => \REGFILE|ALT_INV_registers[26][0]~q\,
	datac => \REGFILE|ALT_INV_registers[22][0]~q\,
	datad => \REGFILE|ALT_INV_registers[18][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[0]~2_combout\);

-- Location: LABCELL_X40_Y18_N30
\inputALU[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][0]~q\,
	datab => \REGFILE|ALT_INV_registers[25][0]~q\,
	datac => \REGFILE|ALT_INV_registers[17][0]~q\,
	datad => \REGFILE|ALT_INV_registers[29][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[0]~1_combout\);

-- Location: LABCELL_X40_Y18_N0
\inputALU[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[31][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[27][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[23][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[19][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][0]~q\,
	datab => \REGFILE|ALT_INV_registers[27][0]~q\,
	datac => \REGFILE|ALT_INV_registers[23][0]~q\,
	datad => \REGFILE|ALT_INV_registers[19][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[0]~3_combout\);

-- Location: LABCELL_X40_Y18_N24
\inputALU[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[28][0]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[24][0]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[20][0]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[16][0]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][0]~q\,
	datab => \REGFILE|ALT_INV_registers[28][0]~q\,
	datac => \REGFILE|ALT_INV_registers[20][0]~q\,
	datad => \REGFILE|ALT_INV_registers[16][0]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[0]~0_combout\);

-- Location: LABCELL_X40_Y18_N48
\inputALU[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~4_combout\ = ( \inputALU[0]~3_combout\ & ( \inputALU[0]~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[0]~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[0]~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( !\inputALU[0]~3_combout\ & ( \inputALU[0]~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) # ((\inputALU[0]~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[0]~2_combout\))) ) ) ) # ( \inputALU[0]~3_combout\ & ( !\inputALU[0]~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[0]~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((\inputALU[0]~2_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)))) ) ) ) # ( 
-- !\inputALU[0]~3_combout\ & ( !\inputALU[0]~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[0]~1_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[0]~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datac => \ALT_INV_inputALU[0]~2_combout\,
	datad => \ALT_INV_inputALU[0]~1_combout\,
	datae => \ALT_INV_inputALU[0]~3_combout\,
	dataf => \ALT_INV_inputALU[0]~0_combout\,
	combout => \inputALU[0]~4_combout\);

-- Location: LABCELL_X40_Y18_N42
\inputALU[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[0]~10_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[0]~9_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & 
-- (\inputALU[0]~4_combout\))) # (\CONTROL|Mux4~0_combout\) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( (!\CONTROL|Mux4~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[0]~9_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[0]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101000000111111010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[0]~4_combout\,
	datab => \ALT_INV_inputALU[0]~9_combout\,
	datac => \CONTROL|ALT_INV_Mux4~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inputALU[0]~10_combout\);

-- Location: LABCELL_X29_Y19_N57
\ALU|ShiftLeft0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~4_combout\ = ( \inputALU[1]~21_combout\ & ( \inputALU[0]~10_combout\ & ( (\ALU|ShiftLeft0~2_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[2]~32_combout\) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( !\inputALU[1]~21_combout\ & ( \inputALU[0]~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\ALU|ShiftLeft0~2_combout\ & ((\inputALU[2]~32_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7))))) ) ) ) # ( \inputALU[1]~21_combout\ & ( !\inputALU[0]~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\ALU|ShiftLeft0~2_combout\ & ((\inputALU[2]~32_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))))) ) ) ) # ( !\inputALU[1]~21_combout\ & ( !\inputALU[0]~10_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & (\inputALU[2]~32_combout\ & \ALU|ShiftLeft0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000100110000000000001010100000000001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datac => \ALT_INV_inputALU[2]~32_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~2_combout\,
	datae => \ALT_INV_inputALU[1]~21_combout\,
	dataf => \ALT_INV_inputALU[0]~10_combout\,
	combout => \ALU|ShiftLeft0~4_combout\);

-- Location: LABCELL_X29_Y16_N30
\ALU|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~1_combout\ = ( \ALU|ShiftLeft1~26_combout\ & ( \ALU|ShiftLeft1~13_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\)) # (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~8_combout\)))) ) ) ) 
-- # ( !\ALU|ShiftLeft1~26_combout\ & ( \ALU|ShiftLeft1~13_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\ & ((\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\) # 
-- (\ALU|ShiftLeft1~8_combout\)))) ) ) ) # ( \ALU|ShiftLeft1~26_combout\ & ( !\ALU|ShiftLeft1~13_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~19_combout\))) # (\REGFILE|Mux28~10_combout\ & 
-- (((\ALU|ShiftLeft1~8_combout\ & \REGFILE|Mux29~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~26_combout\ & ( !\ALU|ShiftLeft1~13_combout\ & ( (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~19_combout\)) # 
-- (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftLeft1~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~19_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~8_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~26_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~13_combout\,
	combout => \ALU|Mux13~1_combout\);

-- Location: LABCELL_X29_Y16_N0
\ALU|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~2_combout\ = ( \ALU|ShiftRight1~22_combout\ & ( \ALU|Mux13~1_combout\ & ( (!\CONTROL|ALUControl\(0) & (!\ALU|Mux15~2_combout\ & ((!\ALU|Mux15~3_combout\) # (!\ALU|ShiftLeft1~4_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~22_combout\ & ( 
-- \ALU|Mux13~1_combout\ & ( (!\ALU|Mux15~2_combout\ & ((!\ALU|Mux15~3_combout\) # (!\ALU|ShiftLeft1~4_combout\))) ) ) ) # ( \ALU|ShiftRight1~22_combout\ & ( !\ALU|Mux13~1_combout\ & ( (!\CONTROL|ALUControl\(0) & ((!\ALU|Mux15~3_combout\) # 
-- (!\ALU|ShiftLeft1~4_combout\))) ) ) ) # ( !\ALU|ShiftRight1~22_combout\ & ( !\ALU|Mux13~1_combout\ & ( (!\ALU|Mux15~3_combout\) # (!\ALU|ShiftLeft1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000101010101010000011001100110000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \ALU|ALT_INV_Mux15~2_combout\,
	datac => \ALU|ALT_INV_Mux15~3_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~4_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~22_combout\,
	dataf => \ALU|ALT_INV_Mux13~1_combout\,
	combout => \ALU|Mux13~2_combout\);

-- Location: LABCELL_X30_Y15_N48
\ALU|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~0_combout\ = ( \ALU|ShiftLeft0~13_combout\ & ( \ALU|ShiftLeft0~26_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~34_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ALU|ShiftLeft0~19_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ALU|ShiftLeft0~13_combout\ & ( \ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~34_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~19_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( \ALU|ShiftLeft0~13_combout\ & ( !\ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftLeft0~34_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~19_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~13_combout\ & ( !\ALU|ShiftLeft0~26_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~34_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~19_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~34_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~19_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~13_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~26_combout\,
	combout => \ALU|Mux13~0_combout\);

-- Location: LABCELL_X30_Y15_N54
\ALU|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~3_combout\ = ( \ALU|Mux13~2_combout\ & ( \ALU|Mux13~0_combout\ & ( (!\ALU|Mux28~20_combout\ & (\ALU|Mux18~8_combout\)) # (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~23_combout\))) # (\ALU|Mux18~8_combout\ & 
-- (\ALU|ShiftLeft0~4_combout\)))) ) ) ) # ( !\ALU|Mux13~2_combout\ & ( \ALU|Mux13~0_combout\ & ( (!\ALU|Mux28~20_combout\) # ((!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~23_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|ShiftLeft0~4_combout\))) ) ) ) # ( 
-- \ALU|Mux13~2_combout\ & ( !\ALU|Mux13~0_combout\ & ( (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~23_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|ShiftLeft0~4_combout\)))) ) ) ) # ( !\ALU|Mux13~2_combout\ & ( 
-- !\ALU|Mux13~0_combout\ & ( (!\ALU|Mux28~20_combout\ & (!\ALU|Mux18~8_combout\)) # (\ALU|Mux28~20_combout\ & ((!\ALU|Mux18~8_combout\ & ((\ALU|ShiftRight0~23_combout\))) # (\ALU|Mux18~8_combout\ & (\ALU|ShiftLeft0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100111001101000000010100010110101011111011110010001101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~20_combout\,
	datab => \ALU|ALT_INV_Mux18~8_combout\,
	datac => \ALU|ALT_INV_ShiftLeft0~4_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~23_combout\,
	datae => \ALU|ALT_INV_Mux13~2_combout\,
	dataf => \ALU|ALT_INV_Mux13~0_combout\,
	combout => \ALU|Mux13~3_combout\);

-- Location: LABCELL_X35_Y15_N0
\ALU|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux13~7_combout\ = ( \ALU|Mux13~6_combout\ ) # ( !\ALU|Mux13~6_combout\ & ( ((\ALU|Mux15~6_combout\ & \ALU|Mux13~3_combout\)) # (\ALU|Mux13~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALU|ALT_INV_Mux13~5_combout\,
	datad => \ALU|ALT_INV_Mux13~3_combout\,
	dataf => \ALU|ALT_INV_Mux13~6_combout\,
	combout => \ALU|Mux13~7_combout\);

-- Location: FF_X52_Y17_N14
\REGFILE|registers[4][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][18]~q\);

-- Location: LABCELL_X53_Y15_N15
\REGFILE|Mux13~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~7_combout\ = ( \REGFILE|registers[5][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[6][18]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][18]~q\))) ) ) ) # ( !\REGFILE|registers[5][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & (\REGFILE|registers[6][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[7][18]~q\))) ) ) ) # ( \REGFILE|registers[5][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|registers[4][18]~q\) ) ) ) # ( !\REGFILE|registers[5][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[4][18]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][18]~q\,
	datab => \REGFILE|ALT_INV_registers[6][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[7][18]~q\,
	datae => \REGFILE|ALT_INV_registers[5][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux13~7_combout\);

-- Location: LABCELL_X53_Y15_N45
\REGFILE|Mux13~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~6_combout\ = ( \REGFILE|registers[15][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[14][18]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\REGFILE|registers[15][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[14][18]~q\) ) ) ) # ( \REGFILE|registers[15][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[13][18]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[15][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[12][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[13][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][18]~q\,
	datab => \REGFILE|ALT_INV_registers[12][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[14][18]~q\,
	datae => \REGFILE|ALT_INV_registers[15][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux13~6_combout\);

-- Location: LABCELL_X53_Y15_N9
\REGFILE|Mux13~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~8_combout\ = ( \REGFILE|registers[1][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[3][18]~q\) ) ) ) # ( !\REGFILE|registers[1][18]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & \REGFILE|registers[3][18]~q\) ) ) ) # ( \REGFILE|registers[1][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[0][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[2][18]~q\)) ) ) ) # ( !\REGFILE|registers[1][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[0][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[2][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][18]~q\,
	datab => \REGFILE|ALT_INV_registers[0][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[3][18]~q\,
	datae => \REGFILE|ALT_INV_registers[1][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux13~8_combout\);

-- Location: LABCELL_X53_Y15_N54
\REGFILE|Mux13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~9_combout\ = ( \REGFILE|Mux13~6_combout\ & ( \REGFILE|Mux13~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) # (\REGFILE|Mux13~7_combout\) ) ) ) # ( 
-- !\REGFILE|Mux13~6_combout\ & ( \REGFILE|Mux13~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux13~7_combout\))) ) ) ) # ( \REGFILE|Mux13~6_combout\ & ( 
-- !\REGFILE|Mux13~8_combout\ & ( ((\REGFILE|Mux13~7_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( !\REGFILE|Mux13~6_combout\ & ( !\REGFILE|Mux13~8_combout\ & ( 
-- (\REGFILE|Mux13~7_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000011110011111111110000001100001111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|ALT_INV_Mux13~7_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_Mux13~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~8_combout\,
	combout => \REGFILE|Mux13~9_combout\);

-- Location: LABCELL_X53_Y15_N36
\REGFILE|Mux13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~5_combout\ = ( \REGFILE|registers[11][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[9][18]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|registers[11][18]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & \REGFILE|registers[9][18]~q\) ) ) ) # ( \REGFILE|registers[11][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[8][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[10][18]~q\))) ) ) ) # ( !\REGFILE|registers[11][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[8][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[10][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][18]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_registers[10][18]~q\,
	datad => \REGFILE|ALT_INV_registers[9][18]~q\,
	datae => \REGFILE|ALT_INV_registers[11][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux13~5_combout\);

-- Location: MLABCELL_X47_Y19_N45
\REGFILE|registers[17][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[17][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[17][18]~feeder_combout\);

-- Location: FF_X47_Y19_N47
\REGFILE|registers[17][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[17][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[17][18]~q\);

-- Location: LABCELL_X48_Y20_N48
\REGFILE|registers[29][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[29][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[29][18]~feeder_combout\);

-- Location: FF_X48_Y20_N50
\REGFILE|registers[29][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][18]~q\);

-- Location: LABCELL_X50_Y19_N39
\REGFILE|registers[25][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[25][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[25][18]~feeder_combout\);

-- Location: FF_X50_Y19_N41
\REGFILE|registers[25][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[25][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[25][18]~q\);

-- Location: MLABCELL_X47_Y19_N21
\REGFILE|registers[21][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[21][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[21][18]~feeder_combout\);

-- Location: FF_X47_Y19_N23
\REGFILE|registers[21][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[21][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[21][18]~q\);

-- Location: LABCELL_X50_Y17_N24
\REGFILE|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][18]~q\,
	datab => \REGFILE|ALT_INV_registers[29][18]~q\,
	datac => \REGFILE|ALT_INV_registers[25][18]~q\,
	datad => \REGFILE|ALT_INV_registers[21][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux13~1_combout\);

-- Location: MLABCELL_X47_Y13_N42
\REGFILE|registers[20][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[20][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[20][18]~feeder_combout\);

-- Location: FF_X47_Y13_N44
\REGFILE|registers[20][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[20][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[20][18]~q\);

-- Location: LABCELL_X50_Y16_N33
\REGFILE|registers[16][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[16][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[16][18]~feeder_combout\);

-- Location: FF_X50_Y16_N35
\REGFILE|registers[16][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[16][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[16][18]~q\);

-- Location: MLABCELL_X47_Y13_N27
\REGFILE|registers[24][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[24][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[24][18]~feeder_combout\);

-- Location: FF_X47_Y13_N29
\REGFILE|registers[24][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[24][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[24][18]~q\);

-- Location: LABCELL_X50_Y17_N42
\REGFILE|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][18]~q\,
	datab => \REGFILE|ALT_INV_registers[20][18]~q\,
	datac => \REGFILE|ALT_INV_registers[16][18]~q\,
	datad => \REGFILE|ALT_INV_registers[24][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux13~0_combout\);

-- Location: MLABCELL_X52_Y13_N15
\REGFILE|registers[23][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[23][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[23][18]~feeder_combout\);

-- Location: FF_X52_Y13_N17
\REGFILE|registers[23][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[23][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[23][18]~q\);

-- Location: LABCELL_X48_Y16_N9
\REGFILE|registers[19][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[19][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[19][18]~feeder_combout\);

-- Location: FF_X48_Y16_N11
\REGFILE|registers[19][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[19][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[19][18]~q\);

-- Location: LABCELL_X48_Y15_N51
\REGFILE|registers[27][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[27][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[27][18]~feeder_combout\);

-- Location: FF_X48_Y15_N53
\REGFILE|registers[27][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][18]~q\);

-- Location: LABCELL_X40_Y21_N33
\REGFILE|registers[31][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[31][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[31][18]~feeder_combout\);

-- Location: FF_X40_Y21_N35
\REGFILE|registers[31][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[31][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[31][18]~q\);

-- Location: LABCELL_X50_Y17_N36
\REGFILE|Mux13~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][18]~q\,
	datab => \REGFILE|ALT_INV_registers[19][18]~q\,
	datac => \REGFILE|ALT_INV_registers[27][18]~q\,
	datad => \REGFILE|ALT_INV_registers[31][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux13~3_combout\);

-- Location: LABCELL_X50_Y17_N18
\REGFILE|registers[26][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[26][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[26][18]~feeder_combout\);

-- Location: FF_X50_Y17_N20
\REGFILE|registers[26][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[26][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[26][18]~q\);

-- Location: LABCELL_X50_Y17_N30
\REGFILE|registers[18][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[18][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[18][18]~feeder_combout\);

-- Location: FF_X50_Y17_N32
\REGFILE|registers[18][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[18][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[18][18]~q\);

-- Location: LABCELL_X50_Y13_N36
\REGFILE|registers[30][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[30][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[30][18]~feeder_combout\);

-- Location: FF_X50_Y13_N38
\REGFILE|registers[30][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[30][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[30][18]~q\);

-- Location: LABCELL_X50_Y17_N0
\REGFILE|registers[22][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[22][18]~feeder_combout\ = \Add0~65_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[22][18]~feeder_combout\);

-- Location: FF_X50_Y17_N2
\REGFILE|registers[22][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[22][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[22][18]~q\);

-- Location: LABCELL_X50_Y17_N15
\REGFILE|Mux13~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][18]~q\,
	datab => \REGFILE|ALT_INV_registers[18][18]~q\,
	datac => \REGFILE|ALT_INV_registers[30][18]~q\,
	datad => \REGFILE|ALT_INV_registers[22][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux13~2_combout\);

-- Location: LABCELL_X50_Y17_N6
\REGFILE|Mux13~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~4_combout\ = ( \REGFILE|Mux13~3_combout\ & ( \REGFILE|Mux13~2_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux13~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux13~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux13~3_combout\ & ( \REGFILE|Mux13~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux13~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux13~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( \REGFILE|Mux13~3_combout\ & ( !\REGFILE|Mux13~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux13~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux13~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( 
-- !\REGFILE|Mux13~3_combout\ & ( !\REGFILE|Mux13~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux13~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux13~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux13~1_combout\,
	datad => \REGFILE|ALT_INV_Mux13~0_combout\,
	datae => \REGFILE|ALT_INV_Mux13~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~2_combout\,
	combout => \REGFILE|Mux13~4_combout\);

-- Location: LABCELL_X53_Y15_N48
\REGFILE|Mux13~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux13~10_combout\ = ( \REGFILE|Mux0~0_combout\ & ( \REGFILE|Mux13~4_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux13~5_combout\) ) ) ) # ( !\REGFILE|Mux0~0_combout\ & ( \REGFILE|Mux13~4_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux13~9_combout\) ) ) ) # ( \REGFILE|Mux0~0_combout\ & ( !\REGFILE|Mux13~4_combout\ & ( (\REGFILE|Mux13~5_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( 
-- !\REGFILE|Mux0~0_combout\ & ( !\REGFILE|Mux13~4_combout\ & ( (\REGFILE|Mux13~9_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110000000001010101111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux13~9_combout\,
	datac => \REGFILE|ALT_INV_Mux13~5_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux0~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux13~4_combout\,
	combout => \REGFILE|Mux13~10_combout\);

-- Location: MLABCELL_X39_Y15_N18
\NEXT_PC[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[18]~18_combout\ = ( \Add1~65_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16)) ) ) ) # ( !\Add1~65_sumout\ & ( \PC|PC[2]~1_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & \PC|PC[1]~0_combout\) ) ) ) # ( \Add1~65_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~65_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux13~10_combout\)) ) ) ) # ( 
-- !\Add1~65_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~65_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux13~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux13~10_combout\,
	datad => \ALT_INV_Add0~65_sumout\,
	datae => \ALT_INV_Add1~65_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[18]~18_combout\);

-- Location: FF_X39_Y15_N20
\PC|PC[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[18]~18_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(18));

-- Location: LABCELL_X48_Y20_N54
\REGFILE|registers[28][18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[28][18]~feeder_combout\ = ( \Add0~65_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~65_sumout\,
	combout => \REGFILE|registers[28][18]~feeder_combout\);

-- Location: FF_X48_Y20_N56
\REGFILE|registers[28][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[28][18]~feeder_combout\,
	asdata => \ALU|Mux13~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[28][18]~q\);

-- Location: LABCELL_X48_Y18_N0
\inputALU[18]~198\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~198_combout\ = ( \REGFILE|registers[24][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[28][18]~q\) ) ) ) # ( 
-- !\REGFILE|registers[24][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & \REGFILE|registers[28][18]~q\) ) ) ) # ( \REGFILE|registers[24][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[20][18]~q\)) ) ) ) 
-- # ( !\REGFILE|registers[24][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[16][18]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (\REGFILE|registers[20][18]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \REGFILE|ALT_INV_registers[28][18]~q\,
	datac => \REGFILE|ALT_INV_registers[20][18]~q\,
	datad => \REGFILE|ALT_INV_registers[16][18]~q\,
	datae => \REGFILE|ALT_INV_registers[24][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[18]~198_combout\);

-- Location: LABCELL_X48_Y18_N18
\inputALU[18]~199\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~199_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[29][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[25][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[21][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[17][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[25][18]~q\,
	datab => \REGFILE|ALT_INV_registers[29][18]~q\,
	datac => \REGFILE|ALT_INV_registers[17][18]~q\,
	datad => \REGFILE|ALT_INV_registers[21][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[18]~199_combout\);

-- Location: LABCELL_X50_Y17_N12
\inputALU[18]~200\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~200_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[30][18]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[26][18]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[22][18]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( \REGFILE|registers[18][18]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][18]~q\,
	datab => \REGFILE|ALT_INV_registers[18][18]~q\,
	datac => \REGFILE|ALT_INV_registers[22][18]~q\,
	datad => \REGFILE|ALT_INV_registers[30][18]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[18]~200_combout\);

-- Location: LABCELL_X48_Y18_N12
\inputALU[18]~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~201_combout\ = ( \REGFILE|registers[31][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\REGFILE|registers[27][18]~q\) ) ) ) # ( 
-- !\REGFILE|registers[31][18]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (\REGFILE|registers[27][18]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( \REGFILE|registers[31][18]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[19][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((\REGFILE|registers[23][18]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[31][18]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\REGFILE|registers[19][18]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((\REGFILE|registers[23][18]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[19][18]~q\,
	datab => \REGFILE|ALT_INV_registers[27][18]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datad => \REGFILE|ALT_INV_registers[23][18]~q\,
	datae => \REGFILE|ALT_INV_registers[31][18]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	combout => \inputALU[18]~201_combout\);

-- Location: LABCELL_X48_Y18_N42
\inputALU[18]~202\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~202_combout\ = ( \inputALU[18]~200_combout\ & ( \inputALU[18]~201_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[18]~198_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & 
-- ((\inputALU[18]~199_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) ) # ( !\inputALU[18]~200_combout\ & ( \inputALU[18]~201_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[18]~198_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[18]~199_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) ) # ( \inputALU[18]~200_combout\ & ( !\inputALU[18]~201_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) 
-- & (\inputALU[18]~198_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[18]~199_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16))))) ) ) 
-- ) # ( !\inputALU[18]~200_combout\ & ( !\inputALU[18]~201_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & (\inputALU[18]~198_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ((\inputALU[18]~199_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[18]~198_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datac => \ALT_INV_inputALU[18]~199_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	datae => \ALT_INV_inputALU[18]~200_combout\,
	dataf => \ALT_INV_inputALU[18]~201_combout\,
	combout => \inputALU[18]~202_combout\);

-- Location: LABCELL_X48_Y18_N9
\inputALU[18]~208\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[18]~208_combout\ = ( \CONTROL|Mux4~0_combout\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) ) # ( !\CONTROL|Mux4~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[18]~207_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & (\inputALU[18]~202_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datac => \ALT_INV_inputALU[18]~202_combout\,
	datad => \ALT_INV_inputALU[18]~207_combout\,
	dataf => \CONTROL|ALT_INV_Mux4~0_combout\,
	combout => \inputALU[18]~208_combout\);

-- Location: LABCELL_X31_Y19_N18
\ALU|ShiftRight0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~0_combout\ = ( \inputALU[16]~186_combout\ & ( \inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\)))) ) ) ) # ( !\inputALU[16]~186_combout\ & ( \inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))))) ) ) ) # ( \inputALU[16]~186_combout\ & ( !\inputALU[17]~197_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))))) ) ) ) # ( !\inputALU[16]~186_combout\ & ( !\inputALU[17]~197_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & (\inputALU[18]~208_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ((\inputALU[19]~219_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101100011001001110100100110001101111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datac => \ALT_INV_inputALU[18]~208_combout\,
	datad => \ALT_INV_inputALU[19]~219_combout\,
	datae => \ALT_INV_inputALU[16]~186_combout\,
	dataf => \ALT_INV_inputALU[17]~197_combout\,
	combout => \ALU|ShiftRight0~0_combout\);

-- Location: LABCELL_X33_Y19_N36
\ALU|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~0_combout\ = ( \ALU|ShiftRight0~1_combout\ & ( \ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~8_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( !\ALU|ShiftRight0~1_combout\ & ( \ALU|ShiftRight0~7_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # ((\ALU|ShiftRight0~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~0_combout\))) ) ) ) # ( \ALU|ShiftRight0~1_combout\ & ( !\ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\ALU|ShiftRight0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~1_combout\ & ( !\ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((\ALU|ShiftRight0~8_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~0_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~8_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~1_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~7_combout\,
	combout => \ALU|Mux23~0_combout\);

-- Location: LABCELL_X36_Y19_N48
\ALU|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~1_combout\ = ( \ALU|ShiftLeft1~11_combout\ & ( (\ALU|Mux27~3_combout\ & (((\ALU|Mux24~0_combout\ & \ALU|Mux23~0_combout\)) # (\ALU|Mux27~5_combout\))) ) ) # ( !\ALU|ShiftLeft1~11_combout\ & ( (\ALU|Mux27~3_combout\ & (\ALU|Mux24~0_combout\ & 
-- \ALU|Mux23~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100010001000101010001000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux27~5_combout\,
	datac => \ALU|ALT_INV_Mux24~0_combout\,
	datad => \ALU|ALT_INV_Mux23~0_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~11_combout\,
	combout => \ALU|Mux23~1_combout\);

-- Location: LABCELL_X36_Y19_N15
\ALU|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux23~10_combout\ = ( \ALU|Mux23~9_combout\ & ( (\ALU|Mux23~4_combout\) # (\ALU|Mux23~1_combout\) ) ) # ( !\ALU|Mux23~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux23~1_combout\,
	datad => \ALU|ALT_INV_Mux23~4_combout\,
	dataf => \ALU|ALT_INV_Mux23~9_combout\,
	combout => \ALU|Mux23~10_combout\);

-- Location: FF_X48_Y20_N32
\REGFILE|registers[29][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[29][8]~feeder_combout\,
	asdata => \ALU|Mux23~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[29][8]~q\);

-- Location: MLABCELL_X47_Y16_N27
\REGFILE|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][8]~q\,
	datab => \REGFILE|ALT_INV_registers[17][8]~q\,
	datac => \REGFILE|ALT_INV_registers[25][8]~q\,
	datad => \REGFILE|ALT_INV_registers[21][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux23~1_combout\);

-- Location: MLABCELL_X47_Y16_N15
\REGFILE|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][8]~q\,
	datab => \REGFILE|ALT_INV_registers[31][8]~q\,
	datac => \REGFILE|ALT_INV_registers[23][8]~q\,
	datad => \REGFILE|ALT_INV_registers[19][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux23~3_combout\);

-- Location: MLABCELL_X47_Y16_N21
\REGFILE|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][8]~q\,
	datab => \REGFILE|ALT_INV_registers[18][8]~q\,
	datac => \REGFILE|ALT_INV_registers[26][8]~q\,
	datad => \REGFILE|ALT_INV_registers[22][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux23~2_combout\);

-- Location: MLABCELL_X47_Y16_N39
\REGFILE|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][8]~q\,
	datab => \REGFILE|ALT_INV_registers[20][8]~q\,
	datac => \REGFILE|ALT_INV_registers[16][8]~q\,
	datad => \REGFILE|ALT_INV_registers[24][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux23~0_combout\);

-- Location: MLABCELL_X47_Y16_N0
\REGFILE|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~4_combout\ = ( \REGFILE|Mux23~2_combout\ & ( \REGFILE|Mux23~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux23~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux23~3_combout\)))) ) ) ) # ( !\REGFILE|Mux23~2_combout\ & ( \REGFILE|Mux23~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux23~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux23~3_combout\))))) ) ) ) # ( \REGFILE|Mux23~2_combout\ & ( !\REGFILE|Mux23~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux23~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux23~3_combout\))))) ) ) ) # ( !\REGFILE|Mux23~2_combout\ & ( !\REGFILE|Mux23~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux23~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux23~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux23~1_combout\,
	datad => \REGFILE|ALT_INV_Mux23~3_combout\,
	datae => \REGFILE|ALT_INV_Mux23~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~0_combout\,
	combout => \REGFILE|Mux23~4_combout\);

-- Location: MLABCELL_X52_Y16_N36
\REGFILE|Mux23~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][8]~q\,
	datab => \REGFILE|ALT_INV_registers[11][8]~q\,
	datac => \REGFILE|ALT_INV_registers[10][8]~q\,
	datad => \REGFILE|ALT_INV_registers[9][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~5_combout\);

-- Location: MLABCELL_X47_Y16_N30
\REGFILE|Mux23~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][8]~q\,
	datab => \REGFILE|ALT_INV_registers[0][8]~q\,
	datac => \REGFILE|ALT_INV_registers[3][8]~q\,
	datad => \REGFILE|ALT_INV_registers[1][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~8_combout\);

-- Location: LABCELL_X40_Y16_N51
\REGFILE|Mux23~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][8]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][8]~q\,
	datab => \REGFILE|ALT_INV_registers[6][8]~q\,
	datac => \REGFILE|ALT_INV_registers[7][8]~q\,
	datad => \REGFILE|ALT_INV_registers[4][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~7_combout\);

-- Location: LABCELL_X40_Y16_N27
\REGFILE|Mux23~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][8]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][8]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][8]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][8]~q\,
	datab => \REGFILE|ALT_INV_registers[14][8]~q\,
	datac => \REGFILE|ALT_INV_registers[13][8]~q\,
	datad => \REGFILE|ALT_INV_registers[12][8]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux23~6_combout\);

-- Location: MLABCELL_X47_Y16_N51
\REGFILE|Mux23~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~9_combout\ = ( \REGFILE|Mux23~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux23~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux23~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux23~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux23~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux23~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100000101001110111010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_Mux23~8_combout\,
	datac => \REGFILE|ALT_INV_Mux23~7_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux23~6_combout\,
	combout => \REGFILE|Mux23~9_combout\);

-- Location: MLABCELL_X47_Y16_N45
\REGFILE|Mux23~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux23~10_combout\ = ( \REGFILE|Mux23~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux23~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REGFILE|Mux23~4_combout\)) ) ) # ( !\REGFILE|Mux23~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((\REGFILE|Mux23~5_combout\ & \REGFILE|Mux0~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (\REGFILE|Mux23~4_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011101000100010001110111011101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux23~4_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux23~5_combout\,
	datad => \REGFILE|ALT_INV_Mux0~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux23~9_combout\,
	combout => \REGFILE|Mux23~10_combout\);

-- Location: MLABCELL_X39_Y15_N9
\NEXT_PC[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[8]~8_combout\ = ( \Add0~25_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~25_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( !\Add0~25_sumout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~25_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(6)))) ) ) ) # ( \Add0~25_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux23~10_combout\) ) ) ) # ( !\Add0~25_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux23~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~25_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	datad => \REGFILE|ALT_INV_Mux23~10_combout\,
	datae => \ALT_INV_Add0~25_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[8]~8_combout\);

-- Location: FF_X39_Y15_N11
\PC|PC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[8]~8_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(8));

-- Location: LABCELL_X27_Y15_N21
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) ) + ( \Add0~29_sumout\ ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) ) + ( \Add0~29_sumout\ ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~29_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: LABCELL_X40_Y15_N18
\NEXT_PC[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[9]~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add1~29_sumout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \PC|PC[2]~1_combout\ & ( 
-- (\Add1~29_sumout\ & !\PC|PC[1]~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~29_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux22~10_combout\))) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~29_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux22~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~29_sumout\,
	datab => \ALT_INV_Add0~29_sumout\,
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \REGFILE|ALT_INV_Mux22~10_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[9]~9_combout\);

-- Location: FF_X40_Y15_N20
\PC|PC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[9]~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(9));

-- Location: LABCELL_X27_Y15_N24
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) ) + ( \Add0~33_sumout\ ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) ) + ( \Add0~33_sumout\ ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~33_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: LABCELL_X33_Y15_N54
\NEXT_PC[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[10]~10_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add1~33_sumout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( \PC|PC[2]~1_combout\ & ( 
-- (\Add1~33_sumout\ & !\PC|PC[1]~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~33_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux21~10_combout\))) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~33_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux21~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~33_sumout\,
	datab => \ALT_INV_Add1~33_sumout\,
	datac => \PC|ALT_INV_PC[1]~0_combout\,
	datad => \REGFILE|ALT_INV_Mux21~10_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[10]~10_combout\);

-- Location: FF_X33_Y15_N56
\PC|PC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[10]~10_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(10));

-- Location: LABCELL_X27_Y15_N27
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) + ( \Add0~37_sumout\ ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) ) + ( \Add0~37_sumout\ ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~37_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: LABCELL_X33_Y15_N48
\NEXT_PC[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[11]~11_combout\ = ( \Add0~37_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~37_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\Add0~37_sumout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~37_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( \Add0~37_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux20~10_combout\) ) ) ) # ( !\Add0~37_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux20~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~37_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux20~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datae => \ALT_INV_Add0~37_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[11]~11_combout\);

-- Location: FF_X33_Y15_N50
\PC|PC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[11]~11_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(11));

-- Location: MLABCELL_X52_Y15_N42
\REGFILE|registers[9][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][11]~feeder_combout\ = ( \Add0~37_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~37_sumout\,
	combout => \REGFILE|registers[9][11]~feeder_combout\);

-- Location: FF_X52_Y15_N44
\REGFILE|registers[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][11]~feeder_combout\,
	asdata => \ALU|Mux20~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][11]~q\);

-- Location: LABCELL_X42_Y15_N39
\REGFILE|Mux20~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][11]~q\,
	datab => \REGFILE|ALT_INV_registers[8][11]~q\,
	datac => \REGFILE|ALT_INV_registers[10][11]~q\,
	datad => \REGFILE|ALT_INV_registers[11][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux20~5_combout\);

-- Location: LABCELL_X46_Y15_N12
\REGFILE|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~1_combout\ = ( \REGFILE|registers[17][11]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[25][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[29][11]~q\)) ) ) ) # ( !\REGFILE|registers[17][11]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\REGFILE|registers[25][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[29][11]~q\)) ) ) ) # ( \REGFILE|registers[17][11]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[21][11]~q\) ) ) ) # ( !\REGFILE|registers[17][11]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[21][11]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][11]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_registers[29][11]~q\,
	datad => \REGFILE|ALT_INV_registers[25][11]~q\,
	datae => \REGFILE|ALT_INV_registers[17][11]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux20~1_combout\);

-- Location: LABCELL_X46_Y15_N48
\REGFILE|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~0_combout\ = ( \REGFILE|registers[16][11]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[24][11]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][11]~q\)) ) ) ) # ( !\REGFILE|registers[16][11]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) 
-- & ((\REGFILE|registers[24][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[28][11]~q\)) ) ) ) # ( \REGFILE|registers[16][11]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[20][11]~q\) ) ) ) # ( !\REGFILE|registers[16][11]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[20][11]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][11]~q\,
	datab => \REGFILE|ALT_INV_registers[28][11]~q\,
	datac => \REGFILE|ALT_INV_registers[24][11]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datae => \REGFILE|ALT_INV_registers[16][11]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux20~0_combout\);

-- Location: LABCELL_X45_Y11_N42
\REGFILE|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[30][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[22][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[26][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[18][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][11]~q\,
	datab => \REGFILE|ALT_INV_registers[30][11]~q\,
	datac => \REGFILE|ALT_INV_registers[22][11]~q\,
	datad => \REGFILE|ALT_INV_registers[18][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux20~2_combout\);

-- Location: LABCELL_X43_Y16_N45
\REGFILE|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[23][11]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][11]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[19][11]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|registers[27][11]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[19][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) 
-- & (\REGFILE|registers[23][11]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[31][11]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\REGFILE|registers[19][11]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & \REGFILE|registers[27][11]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011111001111110011110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][11]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[27][11]~q\,
	datad => \REGFILE|ALT_INV_registers[31][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_registers[19][11]~q\,
	combout => \REGFILE|Mux20~3_combout\);

-- Location: LABCELL_X46_Y15_N36
\REGFILE|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~4_combout\ = ( \REGFILE|Mux20~2_combout\ & ( \REGFILE|Mux20~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux20~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux20~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux20~2_combout\ & ( \REGFILE|Mux20~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux20~0_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\REGFILE|Mux20~1_combout\))) ) ) ) # ( \REGFILE|Mux20~2_combout\ & ( 
-- !\REGFILE|Mux20~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|Mux20~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux20~1_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( !\REGFILE|Mux20~2_combout\ & ( !\REGFILE|Mux20~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux20~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux20~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux20~1_combout\,
	datac => \REGFILE|ALT_INV_Mux20~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux20~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~3_combout\,
	combout => \REGFILE|Mux20~4_combout\);

-- Location: LABCELL_X45_Y17_N12
\REGFILE|Mux20~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][11]~q\ & ( (\REGFILE|registers[2][11]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[1][11]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[3][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[2][11]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\REGFILE|registers[3][11]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[0][11]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|registers[1][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][11]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[2][11]~q\,
	datad => \REGFILE|ALT_INV_registers[0][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \REGFILE|ALT_INV_registers[3][11]~q\,
	combout => \REGFILE|Mux20~8_combout\);

-- Location: LABCELL_X42_Y15_N9
\REGFILE|Mux20~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][11]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][11]~q\,
	datab => \REGFILE|ALT_INV_registers[5][11]~q\,
	datac => \REGFILE|ALT_INV_registers[7][11]~q\,
	datad => \REGFILE|ALT_INV_registers[4][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux20~7_combout\);

-- Location: LABCELL_X42_Y15_N21
\REGFILE|Mux20~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][11]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][11]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][11]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][11]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][11]~q\,
	datab => \REGFILE|ALT_INV_registers[12][11]~q\,
	datac => \REGFILE|ALT_INV_registers[14][11]~q\,
	datad => \REGFILE|ALT_INV_registers[13][11]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux20~6_combout\);

-- Location: LABCELL_X45_Y17_N39
\REGFILE|Mux20~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~9_combout\ = ( \REGFILE|Mux20~7_combout\ & ( \REGFILE|Mux20~6_combout\ & ( ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # (\REGFILE|Mux20~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\REGFILE|Mux20~7_combout\ & ( \REGFILE|Mux20~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|Mux20~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) ) # ( \REGFILE|Mux20~7_combout\ & ( 
-- !\REGFILE|Mux20~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux20~8_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REGFILE|Mux20~7_combout\ & ( !\REGFILE|Mux20~6_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux20~8_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000001111110000000000001100111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux20~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datae => \REGFILE|ALT_INV_Mux20~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~6_combout\,
	combout => \REGFILE|Mux20~9_combout\);

-- Location: LABCELL_X46_Y15_N3
\REGFILE|Mux20~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux20~10_combout\ = ( \REGFILE|Mux20~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((!\REGFILE|Mux0~0_combout\)) # (\REGFILE|Mux20~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux20~4_combout\)))) ) ) # ( !\REGFILE|Mux20~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux20~5_combout\ & (\REGFILE|Mux0~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux20~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011111000100111101111100010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux20~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux0~0_combout\,
	datad => \REGFILE|ALT_INV_Mux20~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux20~9_combout\,
	combout => \REGFILE|Mux20~10_combout\);

-- Location: LABCELL_X36_Y19_N45
\ALU|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~1_combout\ = ( \ALU|ShiftLeft1~16_combout\ & ( \ALU|Mux19~0_combout\ & ( \ALU|Mux27~3_combout\ ) ) ) # ( !\ALU|ShiftLeft1~16_combout\ & ( \ALU|Mux19~0_combout\ & ( \ALU|Mux27~3_combout\ ) ) ) # ( \ALU|ShiftLeft1~16_combout\ & ( 
-- !\ALU|Mux19~0_combout\ & ( (\ALU|Mux27~3_combout\ & \ALU|Mux27~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux27~3_combout\,
	datac => \ALU|ALT_INV_Mux27~5_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~16_combout\,
	dataf => \ALU|ALT_INV_Mux19~0_combout\,
	combout => \ALU|Mux19~1_combout\);

-- Location: LABCELL_X37_Y19_N3
\ALU|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux19~7_combout\ = ( \ALU|Mux19~1_combout\ ) # ( !\ALU|Mux19~1_combout\ & ( (!\ALU|Mux19~6_combout\) # (((\ALU|Add0~49_sumout\ & \ALU|Mux28~8_combout\)) # (\ALU|Mux19~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111111111111100011111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~49_sumout\,
	datab => \ALU|ALT_INV_Mux28~8_combout\,
	datac => \ALU|ALT_INV_Mux19~6_combout\,
	datad => \ALU|ALT_INV_Mux19~3_combout\,
	dataf => \ALU|ALT_INV_Mux19~1_combout\,
	combout => \ALU|Mux19~7_combout\);

-- Location: FF_X48_Y13_N56
\REGFILE|registers[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][12]~feeder_combout\,
	asdata => \ALU|Mux19~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][12]~q\);

-- Location: MLABCELL_X47_Y15_N57
\REGFILE|Mux19~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][12]~q\,
	datab => \REGFILE|ALT_INV_registers[5][12]~q\,
	datac => \REGFILE|ALT_INV_registers[6][12]~q\,
	datad => \REGFILE|ALT_INV_registers[4][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux19~7_combout\);

-- Location: MLABCELL_X47_Y15_N27
\REGFILE|Mux19~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][12]~q\,
	datab => \REGFILE|ALT_INV_registers[2][12]~q\,
	datac => \REGFILE|ALT_INV_registers[3][12]~q\,
	datad => \REGFILE|ALT_INV_registers[0][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux19~8_combout\);

-- Location: MLABCELL_X47_Y15_N39
\REGFILE|Mux19~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][12]~q\,
	datab => \REGFILE|ALT_INV_registers[15][12]~q\,
	datac => \REGFILE|ALT_INV_registers[12][12]~q\,
	datad => \REGFILE|ALT_INV_registers[14][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux19~6_combout\);

-- Location: MLABCELL_X47_Y15_N51
\REGFILE|Mux19~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~9_combout\ = ( \REGFILE|Mux19~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux19~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux19~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux19~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux19~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux19~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux19~7_combout\,
	datad => \REGFILE|ALT_INV_Mux19~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~6_combout\,
	combout => \REGFILE|Mux19~9_combout\);

-- Location: MLABCELL_X47_Y15_N3
\REGFILE|Mux19~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][12]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][12]~q\,
	datab => \REGFILE|ALT_INV_registers[8][12]~q\,
	datac => \REGFILE|ALT_INV_registers[11][12]~q\,
	datad => \REGFILE|ALT_INV_registers[9][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux19~5_combout\);

-- Location: LABCELL_X50_Y15_N3
\REGFILE|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][12]~q\,
	datab => \REGFILE|ALT_INV_registers[21][12]~q\,
	datac => \REGFILE|ALT_INV_registers[29][12]~q\,
	datad => \REGFILE|ALT_INV_registers[25][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux19~1_combout\);

-- Location: LABCELL_X48_Y17_N33
\REGFILE|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][12]~q\,
	datab => \REGFILE|ALT_INV_registers[27][12]~q\,
	datac => \REGFILE|ALT_INV_registers[31][12]~q\,
	datad => \REGFILE|ALT_INV_registers[19][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux19~3_combout\);

-- Location: LABCELL_X50_Y15_N39
\REGFILE|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][12]~q\,
	datab => \REGFILE|ALT_INV_registers[24][12]~q\,
	datac => \REGFILE|ALT_INV_registers[16][12]~q\,
	datad => \REGFILE|ALT_INV_registers[28][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux19~0_combout\);

-- Location: LABCELL_X50_Y14_N27
\REGFILE|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][12]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][12]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][12]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][12]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][12]~q\,
	datab => \REGFILE|ALT_INV_registers[22][12]~q\,
	datac => \REGFILE|ALT_INV_registers[18][12]~q\,
	datad => \REGFILE|ALT_INV_registers[30][12]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux19~2_combout\);

-- Location: MLABCELL_X47_Y15_N6
\REGFILE|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~4_combout\ = ( \REGFILE|Mux19~0_combout\ & ( \REGFILE|Mux19~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux19~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux19~3_combout\)))) ) ) ) # ( !\REGFILE|Mux19~0_combout\ & ( \REGFILE|Mux19~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux19~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux19~3_combout\))))) ) ) ) # ( \REGFILE|Mux19~0_combout\ & ( !\REGFILE|Mux19~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux19~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux19~3_combout\))))) ) ) ) # ( !\REGFILE|Mux19~0_combout\ & ( !\REGFILE|Mux19~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux19~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux19~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \REGFILE|ALT_INV_Mux19~1_combout\,
	datac => \REGFILE|ALT_INV_Mux19~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux19~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~2_combout\,
	combout => \REGFILE|Mux19~4_combout\);

-- Location: MLABCELL_X47_Y15_N45
\REGFILE|Mux19~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux19~10_combout\ = ( \REGFILE|Mux19~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux19~9_combout\)) # (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux19~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux19~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux19~9_combout\)) # (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux19~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux19~9_combout\,
	datad => \REGFILE|ALT_INV_Mux19~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux19~4_combout\,
	combout => \REGFILE|Mux19~10_combout\);

-- Location: LABCELL_X27_Y15_N30
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) + ( \Add0~41_sumout\ ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( \PCREGDATA|altsyncram_component|auto_generated|q_a\(10) ) + ( \Add0~41_sumout\ ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~41_sumout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: LABCELL_X33_Y11_N12
\NEXT_PC[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[12]~12_combout\ = ( \Add1~41_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)) ) ) ) # ( !\Add1~41_sumout\ & ( \PC|PC[2]~1_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \PC|PC[1]~0_combout\) ) ) ) # ( \Add1~41_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~41_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux19~10_combout\)) ) ) ) # ( 
-- !\Add1~41_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~41_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux19~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux19~10_combout\,
	datad => \ALT_INV_Add0~41_sumout\,
	datae => \ALT_INV_Add1~41_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[12]~12_combout\);

-- Location: FF_X33_Y11_N14
\PC|PC[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[12]~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(12));

-- Location: LABCELL_X27_Y15_N33
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( \Add0~45_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( \Add0~45_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	datad => \ALT_INV_Add0~45_sumout\,
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: LABCELL_X33_Y15_N6
\NEXT_PC[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[13]~13_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add1~45_sumout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( \PC|PC[2]~1_combout\ & ( 
-- (\Add1~45_sumout\ & !\PC|PC[1]~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~45_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux18~10_combout\)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(11) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~45_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux18~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~45_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux18~10_combout\,
	datad => \ALT_INV_Add0~45_sumout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[13]~13_combout\);

-- Location: FF_X33_Y15_N8
\PC|PC[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[13]~13_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(13));

-- Location: MLABCELL_X39_Y15_N36
\NEXT_PC[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[14]~14_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add1~49_sumout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( \PC|PC[2]~1_combout\ & ( 
-- (\Add1~49_sumout\ & !\PC|PC[1]~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~49_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux17~10_combout\)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(12) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~49_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux17~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~49_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux17~10_combout\,
	datad => \ALT_INV_Add0~49_sumout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[14]~14_combout\);

-- Location: FF_X39_Y15_N38
\PC|PC[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[14]~14_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(14));

-- Location: LABCELL_X50_Y18_N42
\REGFILE|registers[10][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][14]~feeder_combout\ = ( \Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~49_sumout\,
	combout => \REGFILE|registers[10][14]~feeder_combout\);

-- Location: FF_X50_Y18_N44
\REGFILE|registers[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][14]~feeder_combout\,
	asdata => \ALU|Mux17~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][14]~q\);

-- Location: LABCELL_X46_Y17_N57
\REGFILE|Mux17~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][14]~q\,
	datab => \REGFILE|ALT_INV_registers[11][14]~q\,
	datac => \REGFILE|ALT_INV_registers[8][14]~q\,
	datad => \REGFILE|ALT_INV_registers[9][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux17~5_combout\);

-- Location: LABCELL_X46_Y17_N39
\REGFILE|Mux17~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][14]~q\,
	datab => \REGFILE|ALT_INV_registers[4][14]~q\,
	datac => \REGFILE|ALT_INV_registers[6][14]~q\,
	datad => \REGFILE|ALT_INV_registers[7][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux17~7_combout\);

-- Location: LABCELL_X46_Y17_N21
\REGFILE|Mux17~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][14]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][14]~q\,
	datab => \REGFILE|ALT_INV_registers[2][14]~q\,
	datac => \REGFILE|ALT_INV_registers[1][14]~q\,
	datad => \REGFILE|ALT_INV_registers[0][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux17~8_combout\);

-- Location: LABCELL_X46_Y17_N51
\REGFILE|Mux17~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][14]~q\,
	datab => \REGFILE|ALT_INV_registers[15][14]~q\,
	datac => \REGFILE|ALT_INV_registers[14][14]~q\,
	datad => \REGFILE|ALT_INV_registers[13][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux17~6_combout\);

-- Location: LABCELL_X46_Y17_N45
\REGFILE|Mux17~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~9_combout\ = ( \REGFILE|Mux17~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux17~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux17~7_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux17~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux17~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux17~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000110111101111110011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux17~7_combout\,
	datad => \REGFILE|ALT_INV_Mux17~8_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~6_combout\,
	combout => \REGFILE|Mux17~9_combout\);

-- Location: LABCELL_X46_Y17_N0
\REGFILE|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][14]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[26][14]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[18][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[22][14]~q\)) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[30][14]~q\ & ( (\REGFILE|registers[26][14]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[30][14]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[18][14]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|registers[22][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][14]~q\,
	datab => \REGFILE|ALT_INV_registers[22][14]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[18][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[30][14]~q\,
	combout => \REGFILE|Mux17~2_combout\);

-- Location: LABCELL_X51_Y16_N3
\REGFILE|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][14]~q\,
	datab => \REGFILE|ALT_INV_registers[25][14]~q\,
	datac => \REGFILE|ALT_INV_registers[17][14]~q\,
	datad => \REGFILE|ALT_INV_registers[21][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux17~1_combout\);

-- Location: LABCELL_X50_Y15_N57
\REGFILE|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][14]~q\,
	datab => \REGFILE|ALT_INV_registers[23][14]~q\,
	datac => \REGFILE|ALT_INV_registers[27][14]~q\,
	datad => \REGFILE|ALT_INV_registers[19][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux17~3_combout\);

-- Location: LABCELL_X50_Y15_N51
\REGFILE|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][14]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][14]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][14]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][14]~q\,
	datab => \REGFILE|ALT_INV_registers[16][14]~q\,
	datac => \REGFILE|ALT_INV_registers[24][14]~q\,
	datad => \REGFILE|ALT_INV_registers[28][14]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux17~0_combout\);

-- Location: LABCELL_X46_Y17_N24
\REGFILE|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~4_combout\ = ( \REGFILE|Mux17~3_combout\ & ( \REGFILE|Mux17~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux17~2_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux17~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( !\REGFILE|Mux17~3_combout\ & ( \REGFILE|Mux17~0_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux17~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux17~1_combout\)))) ) ) ) # ( \REGFILE|Mux17~3_combout\ & ( !\REGFILE|Mux17~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux17~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux17~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) ) ) ) # ( 
-- !\REGFILE|Mux17~3_combout\ & ( !\REGFILE|Mux17~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux17~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux17~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux17~2_combout\,
	datad => \REGFILE|ALT_INV_Mux17~1_combout\,
	datae => \REGFILE|ALT_INV_Mux17~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~0_combout\,
	combout => \REGFILE|Mux17~4_combout\);

-- Location: LABCELL_X46_Y17_N9
\REGFILE|Mux17~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux17~10_combout\ = ( \REGFILE|Mux17~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux17~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux17~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux17~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux17~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux17~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux17~5_combout\,
	datac => \REGFILE|ALT_INV_Mux17~9_combout\,
	datad => \REGFILE|ALT_INV_Mux0~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux17~4_combout\,
	combout => \REGFILE|Mux17~10_combout\);

-- Location: LABCELL_X36_Y14_N30
\ALU|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~6_combout\ = ( !\CONTROL|ALUControl\(3) & ( ((!\CONTROL|ALUControl\(0) & (\ALU|Add0~61_sumout\ & (\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(2))))) ) ) # ( \CONTROL|ALUControl\(3) & ( (!\REGFILE|Mux16~10_combout\ & (!\CONTROL|ALUControl\(0) 
-- & (!\inputALU[15]~175_combout\ & (!\CONTROL|ALUControl\(1) & \CONTROL|ALUControl\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000000000000000000000000000011001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux16~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALT_INV_inputALU[15]~175_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	datae => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \CONTROL|ALT_INV_ALUControl\(2),
	datag => \ALU|ALT_INV_Add0~61_sumout\,
	combout => \ALU|Mux16~6_combout\);

-- Location: LABCELL_X36_Y14_N45
\ALU|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~3_combout\ = ( \ALU|Mux16~2_combout\ & ( (!\CONTROL|ALUControl\(2) & \CONTROL|ALUControl\(0)) ) ) # ( !\ALU|Mux16~2_combout\ & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(1) & (\CONTROL|ALUControl\(0) & !\ALU|Mux16~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(2),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \ALU|ALT_INV_Mux16~1_combout\,
	dataf => \ALU|ALT_INV_Mux16~2_combout\,
	combout => \ALU|Mux16~3_combout\);

-- Location: LABCELL_X46_Y14_N30
\ALU|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux16~5_combout\ = ( \ALU|Mux16~3_combout\ & ( \ALU|Mux16~10_combout\ ) ) # ( !\ALU|Mux16~3_combout\ & ( \ALU|Mux16~10_combout\ & ( (\ALU|Mux16~6_combout\) # (\ALU|Mux16~0_combout\) ) ) ) # ( \ALU|Mux16~3_combout\ & ( !\ALU|Mux16~10_combout\ ) ) # ( 
-- !\ALU|Mux16~3_combout\ & ( !\ALU|Mux16~10_combout\ & ( \ALU|Mux16~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111101011111010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux16~0_combout\,
	datac => \ALU|ALT_INV_Mux16~6_combout\,
	datae => \ALU|ALT_INV_Mux16~3_combout\,
	dataf => \ALU|ALT_INV_Mux16~10_combout\,
	combout => \ALU|Mux16~5_combout\);

-- Location: FF_X42_Y21_N56
\REGFILE|registers[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[7][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][15]~q\);

-- Location: MLABCELL_X52_Y18_N36
\REGFILE|registers[5][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[5][15]~feeder_combout\);

-- Location: FF_X52_Y18_N38
\REGFILE|registers[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][15]~q\);

-- Location: LABCELL_X51_Y14_N48
\REGFILE|registers[6][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[6][15]~feeder_combout\);

-- Location: FF_X51_Y14_N50
\REGFILE|registers[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][15]~q\);

-- Location: LABCELL_X51_Y14_N9
\REGFILE|registers[4][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[4][15]~feeder_combout\);

-- Location: FF_X51_Y14_N11
\REGFILE|registers[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][15]~q\);

-- Location: LABCELL_X43_Y18_N57
\REGFILE|Mux16~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][15]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][15]~q\,
	datab => \REGFILE|ALT_INV_registers[5][15]~q\,
	datac => \REGFILE|ALT_INV_registers[6][15]~q\,
	datad => \REGFILE|ALT_INV_registers[4][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux16~7_combout\);

-- Location: LABCELL_X50_Y18_N18
\REGFILE|registers[12][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[12][15]~feeder_combout\);

-- Location: FF_X50_Y18_N20
\REGFILE|registers[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][15]~q\);

-- Location: LABCELL_X43_Y18_N12
\REGFILE|registers[13][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[13][15]~feeder_combout\);

-- Location: FF_X43_Y18_N14
\REGFILE|registers[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][15]~q\);

-- Location: LABCELL_X45_Y21_N15
\REGFILE|registers[14][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[14][15]~feeder_combout\);

-- Location: FF_X45_Y21_N17
\REGFILE|registers[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][15]~q\);

-- Location: LABCELL_X43_Y18_N48
\REGFILE|registers[15][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[15][15]~feeder_combout\);

-- Location: FF_X43_Y18_N50
\REGFILE|registers[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][15]~q\);

-- Location: LABCELL_X43_Y18_N21
\REGFILE|Mux16~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][15]~q\,
	datab => \REGFILE|ALT_INV_registers[13][15]~q\,
	datac => \REGFILE|ALT_INV_registers[14][15]~q\,
	datad => \REGFILE|ALT_INV_registers[15][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux16~6_combout\);

-- Location: LABCELL_X51_Y18_N21
\REGFILE|registers[2][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[2][15]~feeder_combout\);

-- Location: FF_X51_Y18_N23
\REGFILE|registers[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][15]~q\);

-- Location: FF_X42_Y17_N41
\REGFILE|registers[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~53_sumout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][15]~q\);

-- Location: LABCELL_X46_Y19_N39
\REGFILE|registers[0][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[0][15]~feeder_combout\);

-- Location: FF_X46_Y19_N41
\REGFILE|registers[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][15]~q\);

-- Location: LABCELL_X43_Y18_N27
\REGFILE|Mux16~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][15]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][15]~q\,
	datab => \REGFILE|ALT_INV_registers[2][15]~q\,
	datac => \REGFILE|ALT_INV_registers[3][15]~q\,
	datad => \REGFILE|ALT_INV_registers[0][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux16~8_combout\);

-- Location: LABCELL_X43_Y18_N15
\REGFILE|Mux16~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~9_combout\ = ( \REGFILE|Mux16~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux16~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux16~6_combout\)))) ) ) # ( !\REGFILE|Mux16~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux16~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux16~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110111000001000011011110001100101111111000110010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux16~7_combout\,
	datad => \REGFILE|ALT_INV_Mux16~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~8_combout\,
	combout => \REGFILE|Mux16~9_combout\);

-- Location: LABCELL_X45_Y19_N0
\REGFILE|registers[9][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[9][15]~feeder_combout\);

-- Location: FF_X45_Y19_N2
\REGFILE|registers[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][15]~q\);

-- Location: LABCELL_X43_Y18_N39
\REGFILE|registers[11][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[11][15]~feeder_combout\);

-- Location: FF_X43_Y18_N41
\REGFILE|registers[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][15]~q\);

-- Location: LABCELL_X45_Y19_N18
\REGFILE|registers[10][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[10][15]~feeder_combout\);

-- Location: FF_X45_Y19_N20
\REGFILE|registers[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][15]~q\);

-- Location: LABCELL_X45_Y19_N39
\REGFILE|registers[8][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][15]~feeder_combout\ = ( \Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[8][15]~feeder_combout\);

-- Location: FF_X45_Y19_N41
\REGFILE|registers[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][15]~q\);

-- Location: LABCELL_X43_Y18_N3
\REGFILE|Mux16~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][15]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][15]~q\,
	datab => \REGFILE|ALT_INV_registers[11][15]~q\,
	datac => \REGFILE|ALT_INV_registers[10][15]~q\,
	datad => \REGFILE|ALT_INV_registers[8][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux16~5_combout\);

-- Location: MLABCELL_X47_Y18_N9
\REGFILE|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[28][15]~q\,
	datab => \REGFILE|ALT_INV_registers[16][15]~q\,
	datac => \REGFILE|ALT_INV_registers[20][15]~q\,
	datad => \REGFILE|ALT_INV_registers[24][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux16~0_combout\);

-- Location: LABCELL_X43_Y18_N42
\REGFILE|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~3_combout\ = ( \REGFILE|registers[23][15]~q\ & ( \REGFILE|registers[31][15]~q\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[19][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|registers[27][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|registers[23][15]~q\ & ( \REGFILE|registers[31][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[19][15]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|registers[27][15]~q\))) ) 
-- ) ) # ( \REGFILE|registers[23][15]~q\ & ( !\REGFILE|registers[31][15]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|registers[19][15]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[27][15]~q\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REGFILE|registers[23][15]~q\ & ( !\REGFILE|registers[31][15]~q\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[19][15]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[27][15]~q\)))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][15]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[19][15]~q\,
	datae => \REGFILE|ALT_INV_registers[23][15]~q\,
	dataf => \REGFILE|ALT_INV_registers[31][15]~q\,
	combout => \REGFILE|Mux16~3_combout\);

-- Location: MLABCELL_X47_Y19_N51
\REGFILE|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[29][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[21][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[25][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \REGFILE|registers[17][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][15]~q\,
	datab => \REGFILE|ALT_INV_registers[21][15]~q\,
	datac => \REGFILE|ALT_INV_registers[17][15]~q\,
	datad => \REGFILE|ALT_INV_registers[25][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	combout => \REGFILE|Mux16~1_combout\);

-- Location: MLABCELL_X47_Y18_N51
\REGFILE|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][15]~q\,
	datab => \REGFILE|ALT_INV_registers[30][15]~q\,
	datac => \REGFILE|ALT_INV_registers[22][15]~q\,
	datad => \REGFILE|ALT_INV_registers[18][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux16~2_combout\);

-- Location: LABCELL_X43_Y18_N6
\REGFILE|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~4_combout\ = ( \REGFILE|Mux16~1_combout\ & ( \REGFILE|Mux16~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux16~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux16~3_combout\)))) ) ) ) # ( !\REGFILE|Mux16~1_combout\ & ( \REGFILE|Mux16~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux16~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux16~3_combout\)))) ) ) ) # ( \REGFILE|Mux16~1_combout\ & ( !\REGFILE|Mux16~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux16~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux16~3_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux16~1_combout\ & ( !\REGFILE|Mux16~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux16~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux16~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux16~0_combout\,
	datad => \REGFILE|ALT_INV_Mux16~3_combout\,
	datae => \REGFILE|ALT_INV_Mux16~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~2_combout\,
	combout => \REGFILE|Mux16~4_combout\);

-- Location: LABCELL_X43_Y18_N51
\REGFILE|Mux16~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux16~10_combout\ = ( \REGFILE|Mux16~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux16~9_combout\)) # (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux16~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux16~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux16~9_combout\)) # (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux16~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux0~0_combout\,
	datac => \REGFILE|ALT_INV_Mux16~9_combout\,
	datad => \REGFILE|ALT_INV_Mux16~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux16~4_combout\,
	combout => \REGFILE|Mux16~10_combout\);

-- Location: LABCELL_X40_Y15_N24
\NEXT_PC[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[15]~15_combout\ = ( \Add1~53_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( !\Add1~53_sumout\ & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(13)) ) ) ) # ( \Add1~53_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~53_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux16~10_combout\))) ) ) ) # ( !\Add1~53_sumout\ & ( 
-- !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~53_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux16~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \ALT_INV_Add0~53_sumout\,
	datac => \REGFILE|ALT_INV_Mux16~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	datae => \ALT_INV_Add1~53_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[15]~15_combout\);

-- Location: FF_X40_Y15_N26
\PC|PC[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[15]~15_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(15));

-- Location: LABCELL_X46_Y19_N33
\REGFILE|registers[1][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][15]~feeder_combout\ = \Add0~53_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_Add0~53_sumout\,
	combout => \REGFILE|registers[1][15]~feeder_combout\);

-- Location: FF_X46_Y19_N35
\REGFILE|registers[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][15]~feeder_combout\,
	asdata => \ALU|Mux16~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][15]~q\);

-- Location: LABCELL_X43_Y18_N24
\inputALU[15]~170\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~170_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][15]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][15]~q\,
	datab => \REGFILE|ALT_INV_registers[2][15]~q\,
	datac => \REGFILE|ALT_INV_registers[0][15]~q\,
	datad => \REGFILE|ALT_INV_registers[3][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[15]~170_combout\);

-- Location: LABCELL_X43_Y18_N0
\inputALU[15]~172\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~172_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][15]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][15]~q\,
	datab => \REGFILE|ALT_INV_registers[11][15]~q\,
	datac => \REGFILE|ALT_INV_registers[8][15]~q\,
	datad => \REGFILE|ALT_INV_registers[10][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[15]~172_combout\);

-- Location: LABCELL_X43_Y18_N54
\inputALU[15]~171\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~171_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[7][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[6][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[5][15]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[4][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][15]~q\,
	datab => \REGFILE|ALT_INV_registers[5][15]~q\,
	datac => \REGFILE|ALT_INV_registers[4][15]~q\,
	datad => \REGFILE|ALT_INV_registers[6][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[15]~171_combout\);

-- Location: LABCELL_X43_Y18_N18
\inputALU[15]~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~173_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[15][15]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[14][15]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[13][15]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[12][15]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][15]~q\,
	datab => \REGFILE|ALT_INV_registers[13][15]~q\,
	datac => \REGFILE|ALT_INV_registers[15][15]~q\,
	datad => \REGFILE|ALT_INV_registers[14][15]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[15]~173_combout\);

-- Location: LABCELL_X43_Y18_N30
\inputALU[15]~174\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~174_combout\ = ( \inputALU[15]~171_combout\ & ( \inputALU[15]~173_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[15]~170_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- ((\inputALU[15]~172_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) ) ) ) # ( !\inputALU[15]~171_combout\ & ( \inputALU[15]~173_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[15]~170_combout\ & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18)) # (\inputALU[15]~172_combout\)))) ) ) ) # ( \inputALU[15]~171_combout\ 
-- & ( !\inputALU[15]~173_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))) # (\inputALU[15]~170_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & 
-- (((\inputALU[15]~172_combout\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(18))))) ) ) ) # ( !\inputALU[15]~171_combout\ & ( !\inputALU[15]~173_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[15]~170_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[15]~172_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[15]~170_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[15]~172_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datae => \ALT_INV_inputALU[15]~171_combout\,
	dataf => \ALT_INV_inputALU[15]~173_combout\,
	combout => \inputALU[15]~174_combout\);

-- Location: LABCELL_X37_Y18_N33
\inputALU[15]~175\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[15]~175_combout\ = ( \inputALU[15]~169_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[15]~174_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20))))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) ) # ( !\inputALU[15]~169_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & \inputALU[15]~174_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001010101000011000101010100111111010101010011111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \ALT_INV_inputALU[15]~174_combout\,
	datad => \CONTROL|ALT_INV_Mux4~0_combout\,
	dataf => \ALT_INV_inputALU[15]~169_combout\,
	combout => \inputALU[15]~175_combout\);

-- Location: LABCELL_X31_Y15_N42
\ALU|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~2_combout\ = ( \inputALU[15]~175_combout\ & ( \CONTROL|ALUControl\(3) & ( (\CONTROL|ALUControl\(2) & (((!\REGFILE|Mux0~11_combout\ & !\inputALU[31]~351_combout\)) # (\CONTROL|ALUControl\(0)))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( 
-- \CONTROL|ALUControl\(3) & ( (!\CONTROL|ALUControl\(0) & (!\REGFILE|Mux0~11_combout\ & (\CONTROL|ALUControl\(2) & !\inputALU[31]~351_combout\))) ) ) ) # ( \inputALU[15]~175_combout\ & ( !\CONTROL|ALUControl\(3) & ( (\REGFILE|Mux0~11_combout\ & 
-- (!\CONTROL|ALUControl\(2) & ((\inputALU[31]~351_combout\) # (\CONTROL|ALUControl\(0))))) ) ) ) # ( !\inputALU[15]~175_combout\ & ( !\CONTROL|ALUControl\(3) & ( (\REGFILE|Mux0~11_combout\ & (!\CONTROL|ALUControl\(2) & ((\inputALU[31]~351_combout\) # 
-- (\CONTROL|ALUControl\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000000100000011000000001000000000000000110100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \REGFILE|ALT_INV_Mux0~11_combout\,
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \ALT_INV_inputALU[15]~175_combout\,
	dataf => \CONTROL|ALT_INV_ALUControl\(3),
	combout => \ALU|Mux0~2_combout\);

-- Location: LABCELL_X31_Y15_N18
\ALU|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~3_combout\ = ( \CONTROL|ALUControl\(1) & ( \ALU|Mux0~2_combout\ & ( (\CONTROL|ALUControl\(0) & (\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\))) ) ) ) # ( !\CONTROL|ALUControl\(1) & ( \ALU|Mux0~2_combout\ ) ) # 
-- ( \CONTROL|ALUControl\(1) & ( !\ALU|Mux0~2_combout\ & ( (\CONTROL|ALUControl\(0) & (\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\))) ) ) ) # ( !\CONTROL|ALUControl\(1) & ( !\ALU|Mux0~2_combout\ & ( 
-- (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(2) & \inputALU[31]~351_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000001000011111111111111110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALU|ALT_INV_Mux0~2_combout\,
	combout => \ALU|Mux0~3_combout\);

-- Location: LABCELL_X31_Y13_N33
\ALU|ShiftLeft1~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~43_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[28]~318_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[29]~329_combout\ ) ) ) # ( 
-- \REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[30]~340_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[31]~351_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~329_combout\,
	datab => \ALT_INV_inputALU[30]~340_combout\,
	datac => \ALT_INV_inputALU[28]~318_combout\,
	datad => \ALT_INV_inputALU[31]~351_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftLeft1~43_combout\);

-- Location: LABCELL_X29_Y17_N30
\ALU|ShiftLeft1~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft1~44_combout\ = ( \ALU|ShiftLeft1~42_combout\ & ( \ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~43_combout\)))) # (\REGFILE|Mux28~10_combout\ & 
-- (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~27_combout\))) ) ) ) # ( !\ALU|ShiftLeft1~42_combout\ & ( \ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\ALU|ShiftLeft1~43_combout\ & !\REGFILE|Mux29~10_combout\)))) # 
-- (\REGFILE|Mux28~10_combout\ & (((!\REGFILE|Mux29~10_combout\)) # (\ALU|ShiftLeft1~27_combout\))) ) ) ) # ( \ALU|ShiftLeft1~42_combout\ & ( !\ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (((\REGFILE|Mux29~10_combout\) # 
-- (\ALU|ShiftLeft1~43_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~27_combout\ & ((\REGFILE|Mux29~10_combout\)))) ) ) ) # ( !\ALU|ShiftLeft1~42_combout\ & ( !\ALU|ShiftLeft1~35_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- (((\ALU|ShiftLeft1~43_combout\ & !\REGFILE|Mux29~10_combout\)))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~27_combout\ & ((\REGFILE|Mux29~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftLeft1~27_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~43_combout\,
	datad => \REGFILE|ALT_INV_Mux29~10_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~42_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~35_combout\,
	combout => \ALU|ShiftLeft1~44_combout\);

-- Location: LABCELL_X30_Y17_N48
\ALU|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~0_combout\ = ( \ALU|ShiftLeft1~44_combout\ & ( (\CONTROL|ALUControl\(1) & (!\REGFILE|Mux26~10_combout\ & ((!\REGFILE|Mux27~10_combout\) # (\ALU|ShiftLeft1~22_combout\)))) ) ) # ( !\ALU|ShiftLeft1~44_combout\ & ( (\REGFILE|Mux27~10_combout\ & 
-- (\CONTROL|ALUControl\(1) & (!\REGFILE|Mux26~10_combout\ & \ALU|ShiftLeft1~22_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000100000001100000010000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~10_combout\,
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~22_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~44_combout\,
	combout => \ALU|Mux0~0_combout\);

-- Location: LABCELL_X31_Y13_N30
\ALU|ShiftLeft0~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~47_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[28]~318_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[29]~329_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[30]~340_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[31]~351_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[29]~329_combout\,
	datab => \ALT_INV_inputALU[30]~340_combout\,
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALT_INV_inputALU[28]~318_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftLeft0~47_combout\);

-- Location: LABCELL_X30_Y17_N12
\ALU|ShiftLeft0~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftLeft0~48_combout\ = ( \ALU|ShiftLeft0~39_combout\ & ( \ALU|ShiftLeft0~45_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftLeft0~47_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftLeft0~35_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~39_combout\ & ( \ALU|ShiftLeft0~45_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~47_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # ((\ALU|ShiftLeft0~35_combout\)))) ) ) ) # ( \ALU|ShiftLeft0~39_combout\ & ( !\ALU|ShiftLeft0~45_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (((\ALU|ShiftLeft0~47_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~35_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~39_combout\ & ( !\ALU|ShiftLeft0~45_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftLeft0~47_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftLeft0~35_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftLeft0~47_combout\,
	datad => \ALU|ALT_INV_ShiftLeft0~35_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~39_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~45_combout\,
	combout => \ALU|ShiftLeft0~48_combout\);

-- Location: LABCELL_X30_Y17_N9
\ALU|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~1_combout\ = ( \ALU|ShiftLeft0~29_combout\ & ( (!\CONTROL|ALUControl\(1) & ((\ALU|ShiftLeft0~48_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(10)))) ) ) # ( !\ALU|ShiftLeft0~29_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (\ALU|ShiftLeft0~48_combout\ & !\CONTROL|ALUControl\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \ALU|ALT_INV_ShiftLeft0~48_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \ALU|ALT_INV_ShiftLeft0~29_combout\,
	combout => \ALU|Mux0~1_combout\);

-- Location: LABCELL_X30_Y17_N57
\ALU|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~4_combout\ = ( \ALU|Mux0~0_combout\ & ( \ALU|Mux0~1_combout\ & ( (!\ALU|Mux0~3_combout\ & ((!\CONTROL|ALUControl\(3)) # (!\ALU|Mux16~0_combout\))) ) ) ) # ( !\ALU|Mux0~0_combout\ & ( \ALU|Mux0~1_combout\ & ( (!\ALU|Mux0~3_combout\ & 
-- ((!\CONTROL|ALUControl\(3)) # (!\ALU|Mux16~0_combout\))) ) ) ) # ( \ALU|Mux0~0_combout\ & ( !\ALU|Mux0~1_combout\ & ( (!\ALU|Mux0~3_combout\ & ((!\CONTROL|ALUControl\(3)) # (!\ALU|Mux16~0_combout\))) ) ) ) # ( !\ALU|Mux0~0_combout\ & ( 
-- !\ALU|Mux0~1_combout\ & ( !\ALU|Mux0~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001010000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datac => \ALU|ALT_INV_Mux0~3_combout\,
	datad => \ALU|ALT_INV_Mux16~0_combout\,
	datae => \ALU|ALT_INV_Mux0~0_combout\,
	dataf => \ALU|ALT_INV_Mux0~1_combout\,
	combout => \ALU|Mux0~4_combout\);

-- Location: LABCELL_X45_Y18_N45
\ALU|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux0~5_combout\ = ( \ALU|Add0~125_sumout\ & ( (!\ALU|Mux0~4_combout\) # (\ALU|Mux8~5_combout\) ) ) # ( !\ALU|Add0~125_sumout\ & ( !\ALU|Mux0~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux0~4_combout\,
	datac => \ALU|ALT_INV_Mux8~5_combout\,
	dataf => \ALU|ALT_INV_Add0~125_sumout\,
	combout => \ALU|Mux0~5_combout\);

-- Location: FF_X46_Y21_N50
\REGFILE|registers[27][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[27][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[27][31]~q\);

-- Location: MLABCELL_X47_Y18_N18
\REGFILE|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~4_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][31]~q\,
	datab => \REGFILE|ALT_INV_registers[19][31]~q\,
	datac => \REGFILE|ALT_INV_registers[23][31]~q\,
	datad => \REGFILE|ALT_INV_registers[31][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~4_combout\);

-- Location: MLABCELL_X47_Y18_N30
\REGFILE|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][31]~q\,
	datab => \REGFILE|ALT_INV_registers[25][31]~q\,
	datac => \REGFILE|ALT_INV_registers[21][31]~q\,
	datad => \REGFILE|ALT_INV_registers[17][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~2_combout\);

-- Location: MLABCELL_X47_Y18_N45
\REGFILE|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][31]~q\,
	datab => \REGFILE|ALT_INV_registers[28][31]~q\,
	datac => \REGFILE|ALT_INV_registers[24][31]~q\,
	datad => \REGFILE|ALT_INV_registers[16][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~1_combout\);

-- Location: MLABCELL_X47_Y18_N39
\REGFILE|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][31]~q\ ) ) 
-- ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][31]~q\,
	datab => \REGFILE|ALT_INV_registers[26][31]~q\,
	datac => \REGFILE|ALT_INV_registers[30][31]~q\,
	datad => \REGFILE|ALT_INV_registers[22][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux0~3_combout\);

-- Location: MLABCELL_X47_Y18_N54
\REGFILE|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~5_combout\ = ( \REGFILE|Mux0~1_combout\ & ( \REGFILE|Mux0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux0~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux0~4_combout\))) ) ) ) # ( !\REGFILE|Mux0~1_combout\ & ( \REGFILE|Mux0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux0~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux0~4_combout\)))) ) ) ) # ( \REGFILE|Mux0~1_combout\ & ( !\REGFILE|Mux0~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux0~2_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux0~4_combout\)))) ) ) ) # ( !\REGFILE|Mux0~1_combout\ & ( !\REGFILE|Mux0~3_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux0~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux0~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux0~4_combout\,
	datad => \REGFILE|ALT_INV_Mux0~2_combout\,
	datae => \REGFILE|ALT_INV_Mux0~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~3_combout\,
	combout => \REGFILE|Mux0~5_combout\);

-- Location: LABCELL_X50_Y19_N9
\REGFILE|registers[9][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[9][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[9][31]~feeder_combout\);

-- Location: FF_X50_Y19_N11
\REGFILE|registers[9][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][31]~q\);

-- Location: LABCELL_X50_Y19_N15
\REGFILE|registers[8][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[8][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[8][31]~feeder_combout\);

-- Location: FF_X50_Y19_N17
\REGFILE|registers[8][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][31]~q\);

-- Location: LABCELL_X50_Y18_N6
\REGFILE|registers[10][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[10][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[10][31]~feeder_combout\);

-- Location: FF_X50_Y18_N8
\REGFILE|registers[10][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][31]~q\);

-- Location: LABCELL_X31_Y20_N45
\REGFILE|registers[11][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[11][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[11][31]~feeder_combout\);

-- Location: FF_X31_Y20_N47
\REGFILE|registers[11][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][31]~q\);

-- Location: MLABCELL_X47_Y20_N45
\REGFILE|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~6_combout\ = ( \REGFILE|registers[11][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # (\REGFILE|registers[9][31]~q\) ) ) ) # ( !\REGFILE|registers[11][31]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (\REGFILE|registers[9][31]~q\ & !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( \REGFILE|registers[11][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[8][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[10][31]~q\))) ) ) ) # ( !\REGFILE|registers[11][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[8][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[10][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][31]~q\,
	datab => \REGFILE|ALT_INV_registers[8][31]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datad => \REGFILE|ALT_INV_registers[10][31]~q\,
	datae => \REGFILE|ALT_INV_registers[11][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux0~6_combout\);

-- Location: LABCELL_X45_Y18_N42
\REGFILE|registers[0][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[0][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[0][31]~feeder_combout\);

-- Location: FF_X45_Y18_N44
\REGFILE|registers[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[0][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[0][31]~q\);

-- Location: LABCELL_X45_Y18_N12
\REGFILE|registers[1][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[1][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[1][31]~feeder_combout\);

-- Location: FF_X45_Y18_N14
\REGFILE|registers[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][31]~q\);

-- Location: LABCELL_X51_Y18_N39
\REGFILE|registers[2][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[2][31]~feeder_combout\ = \Add0~117_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[2][31]~feeder_combout\);

-- Location: FF_X51_Y18_N41
\REGFILE|registers[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[2][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[2][31]~q\);

-- Location: LABCELL_X45_Y18_N51
\REGFILE|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][31]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][31]~q\,
	datab => \REGFILE|ALT_INV_registers[0][31]~q\,
	datac => \REGFILE|ALT_INV_registers[1][31]~q\,
	datad => \REGFILE|ALT_INV_registers[2][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux0~7_combout\);

-- Location: MLABCELL_X52_Y18_N27
\REGFILE|registers[5][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[5][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[5][31]~feeder_combout\);

-- Location: FF_X52_Y18_N29
\REGFILE|registers[5][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[5][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[5][31]~q\);

-- Location: FF_X42_Y16_N29
\REGFILE|registers[7][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \Add0~117_sumout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[7][31]~q\);

-- Location: LABCELL_X45_Y22_N6
\REGFILE|registers[4][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[4][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[4][31]~feeder_combout\);

-- Location: FF_X45_Y22_N8
\REGFILE|registers[4][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[4][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[4][31]~q\);

-- Location: LABCELL_X37_Y22_N24
\REGFILE|registers[6][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[6][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[6][31]~feeder_combout\);

-- Location: FF_X37_Y22_N26
\REGFILE|registers[6][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[6][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[6][31]~q\);

-- Location: LABCELL_X45_Y18_N39
\REGFILE|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~9_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[5][31]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[7][31]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][31]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) 
-- # (\REGFILE|registers[4][31]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[6][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[5][31]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[7][31]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\REGFILE|registers[6][31]~q\ & ( (\REGFILE|registers[4][31]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][31]~q\,
	datab => \REGFILE|ALT_INV_registers[7][31]~q\,
	datac => \REGFILE|ALT_INV_registers[4][31]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \REGFILE|ALT_INV_registers[6][31]~q\,
	combout => \REGFILE|Mux0~9_combout\);

-- Location: LABCELL_X50_Y18_N51
\REGFILE|registers[12][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[12][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[12][31]~feeder_combout\);

-- Location: FF_X50_Y18_N53
\REGFILE|registers[12][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[12][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[12][31]~q\);

-- Location: MLABCELL_X52_Y18_N0
\REGFILE|registers[13][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[13][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[13][31]~feeder_combout\);

-- Location: FF_X52_Y18_N2
\REGFILE|registers[13][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[13][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[13][31]~q\);

-- Location: MLABCELL_X52_Y18_N18
\REGFILE|registers[14][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[14][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[14][31]~feeder_combout\);

-- Location: FF_X52_Y18_N20
\REGFILE|registers[14][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[14][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[14][31]~q\);

-- Location: MLABCELL_X47_Y22_N57
\REGFILE|registers[15][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[15][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[15][31]~feeder_combout\);

-- Location: FF_X47_Y22_N59
\REGFILE|registers[15][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[15][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[15][31]~q\);

-- Location: MLABCELL_X47_Y20_N21
\REGFILE|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~8_combout\ = ( \REGFILE|registers[15][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[14][31]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[15][31]~q\ 
-- & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[14][31]~q\) ) ) ) # ( \REGFILE|registers[15][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) 
-- & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[13][31]~q\))) ) ) ) # ( !\REGFILE|registers[15][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[13][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][31]~q\,
	datab => \REGFILE|ALT_INV_registers[13][31]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[14][31]~q\,
	datae => \REGFILE|ALT_INV_registers[15][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux0~8_combout\);

-- Location: LABCELL_X46_Y19_N57
\REGFILE|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~10_combout\ = ( \REGFILE|Mux0~9_combout\ & ( \REGFILE|Mux0~8_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux0~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (\REGFILE|Mux0~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) ) # ( !\REGFILE|Mux0~9_combout\ & ( \REGFILE|Mux0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|Mux0~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux0~6_combout\))) ) ) ) # ( 
-- \REGFILE|Mux0~9_combout\ & ( !\REGFILE|Mux0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux0~7_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux0~6_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) ) ) ) # ( !\REGFILE|Mux0~9_combout\ & ( !\REGFILE|Mux0~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|Mux0~7_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux0~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \REGFILE|ALT_INV_Mux0~6_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_Mux0~7_combout\,
	datae => \REGFILE|ALT_INV_Mux0~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~8_combout\,
	combout => \REGFILE|Mux0~10_combout\);

-- Location: LABCELL_X31_Y15_N57
\REGFILE|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux0~11_combout\ = ( \REGFILE|Mux0~10_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) # (\REGFILE|Mux0~5_combout\) ) ) # ( !\REGFILE|Mux0~10_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- \REGFILE|Mux0~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datad => \REGFILE|ALT_INV_Mux0~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux0~10_combout\,
	combout => \REGFILE|Mux0~11_combout\);

-- Location: LABCELL_X27_Y14_N27
\Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~117_sumout\ = SUM(( \Add0~117_sumout\ ) + ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(15) ) + ( \Add1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_Add0~117_sumout\,
	cin => \Add1~114\,
	sumout => \Add1~117_sumout\);

-- Location: MLABCELL_X34_Y15_N24
\NEXT_PC[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[31]~32_combout\ = ( \Add1~117_sumout\ & ( \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((!\PC|PC[1]~0_combout\) # (\Add0~117_sumout\)))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux0~11_combout\)) ) ) ) # ( !\Add1~117_sumout\ & ( 
-- \ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & (((\PC|PC[1]~0_combout\ & \Add0~117_sumout\)))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux0~11_combout\)) ) ) ) # ( \Add1~117_sumout\ & ( !\ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & 
-- ((\Add0~117_sumout\))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux0~11_combout\)) ) ) ) # ( !\Add1~117_sumout\ & ( !\ADD_MUX~5_combout\ & ( (!\CONTROL|Mux7~0_combout\ & ((\Add0~117_sumout\))) # (\CONTROL|Mux7~0_combout\ & (\REGFILE|Mux0~11_combout\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000011010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux0~11_combout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \ALT_INV_Add0~117_sumout\,
	datad => \CONTROL|ALT_INV_Mux7~0_combout\,
	datae => \ALT_INV_Add1~117_sumout\,
	dataf => \ALT_INV_ADD_MUX~5_combout\,
	combout => \NEXT_PC[31]~32_combout\);

-- Location: FF_X34_Y15_N26
\PC|PC[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[31]~32_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(31));

-- Location: LABCELL_X42_Y16_N27
\Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~117_sumout\ = SUM(( \PC|PC\(31) ) + ( GND ) + ( \Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PC|ALT_INV_PC\(31),
	cin => \Add0~114\,
	sumout => \Add0~117_sumout\);

-- Location: LABCELL_X45_Y18_N54
\REGFILE|registers[3][31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|registers[3][31]~feeder_combout\ = ( \Add0~117_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add0~117_sumout\,
	combout => \REGFILE|registers[3][31]~feeder_combout\);

-- Location: FF_X45_Y18_N56
\REGFILE|registers[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[3][31]~feeder_combout\,
	asdata => \ALU|Mux0~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[3][31]~q\);

-- Location: LABCELL_X45_Y18_N48
\inputALU[31]~346\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~346_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[3][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[2][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[1][31]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[0][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][31]~q\,
	datab => \REGFILE|ALT_INV_registers[0][31]~q\,
	datac => \REGFILE|ALT_INV_registers[2][31]~q\,
	datad => \REGFILE|ALT_INV_registers[1][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[31]~346_combout\);

-- Location: LABCELL_X45_Y18_N30
\inputALU[31]~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~349_combout\ = ( \REGFILE|registers[13][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) # (\REGFILE|registers[15][31]~q\) ) ) ) # ( 
-- !\REGFILE|registers[13][31]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & \REGFILE|registers[15][31]~q\) ) ) ) # ( \REGFILE|registers[13][31]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[14][31]~q\))) ) ) ) 
-- # ( !\REGFILE|registers[13][31]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[12][31]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & 
-- ((\REGFILE|registers[14][31]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][31]~q\,
	datab => \REGFILE|ALT_INV_registers[14][31]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[15][31]~q\,
	datae => \REGFILE|ALT_INV_registers[13][31]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	combout => \inputALU[31]~349_combout\);

-- Location: LABCELL_X45_Y18_N0
\inputALU[31]~348\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~348_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[11][31]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[10][31]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[9][31]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ( \REGFILE|registers[8][31]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][31]~q\,
	datab => \REGFILE|ALT_INV_registers[9][31]~q\,
	datac => \REGFILE|ALT_INV_registers[11][31]~q\,
	datad => \REGFILE|ALT_INV_registers[10][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	combout => \inputALU[31]~348_combout\);

-- Location: LABCELL_X45_Y18_N6
\inputALU[31]~347\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~347_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[5][31]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[7][31]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( \REGFILE|registers[6][31]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) 
-- # (\REGFILE|registers[4][31]~q\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[6][31]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & (\REGFILE|registers[5][31]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(17) & ((\REGFILE|registers[7][31]~q\))) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(16) & ( !\REGFILE|registers[6][31]~q\ & ( (\REGFILE|registers[4][31]~q\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(17)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[5][31]~q\,
	datab => \REGFILE|ALT_INV_registers[4][31]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(17),
	datad => \REGFILE|ALT_INV_registers[7][31]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(16),
	dataf => \REGFILE|ALT_INV_registers[6][31]~q\,
	combout => \inputALU[31]~347_combout\);

-- Location: LABCELL_X45_Y18_N18
\inputALU[31]~350\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~350_combout\ = ( \inputALU[31]~348_combout\ & ( \inputALU[31]~347_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (((\inputALU[31]~346_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\inputALU[31]~349_combout\)))) ) ) ) # ( !\inputALU[31]~348_combout\ & ( \inputALU[31]~347_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[31]~346_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)) # ((\inputALU[31]~349_combout\)))) ) ) ) # ( \inputALU[31]~348_combout\ & ( !\inputALU[31]~347_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & 
-- (((\inputALU[31]~346_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[31]~349_combout\)))) ) ) ) # 
-- ( !\inputALU[31]~348_combout\ & ( !\inputALU[31]~347_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & (\inputALU[31]~346_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(18) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(19) & ((\inputALU[31]~349_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(18),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(19),
	datac => \ALT_INV_inputALU[31]~346_combout\,
	datad => \ALT_INV_inputALU[31]~349_combout\,
	datae => \ALT_INV_inputALU[31]~348_combout\,
	dataf => \ALT_INV_inputALU[31]~347_combout\,
	combout => \inputALU[31]~350_combout\);

-- Location: LABCELL_X31_Y18_N3
\inputALU[31]~351\ : cyclonev_lcell_comb
-- Equation(s):
-- \inputALU[31]~351_combout\ = ( \inputALU[31]~345_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (((\inputALU[31]~350_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(20)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) ) # ( !\inputALU[31]~345_combout\ & ( (!\CONTROL|Mux4~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(20) & ((\inputALU[31]~350_combout\)))) # (\CONTROL|Mux4~0_combout\ & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux4~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(20),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	datad => \ALT_INV_inputALU[31]~350_combout\,
	dataf => \ALT_INV_inputALU[31]~345_combout\,
	combout => \inputALU[31]~351_combout\);

-- Location: LABCELL_X30_Y18_N24
\ALU|ShiftRight1~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~34_combout\ = ( \ALU|ShiftRight1~12_combout\ & ( \ALU|ShiftRight1~11_combout\ & ( (!\REGFILE|Mux28~10_combout\) # ((!\REGFILE|Mux29~10_combout\ & ((\ALU|ShiftRight1~13_combout\))) # (\REGFILE|Mux29~10_combout\ & 
-- (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~12_combout\ & ( \ALU|ShiftRight1~11_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~13_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (\inputALU[31]~351_combout\ & ((\REGFILE|Mux28~10_combout\)))) ) ) ) # ( \ALU|ShiftRight1~12_combout\ & ( !\ALU|ShiftRight1~11_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~13_combout\ & \REGFILE|Mux28~10_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)) # (\inputALU[31]~351_combout\))) ) ) ) # ( !\ALU|ShiftRight1~12_combout\ & ( !\ALU|ShiftRight1~11_combout\ & ( (\REGFILE|Mux28~10_combout\ & ((!\REGFILE|Mux29~10_combout\ & 
-- ((\ALU|ShiftRight1~13_combout\))) # (\REGFILE|Mux29~10_combout\ & (\inputALU[31]~351_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101001100110001110111001100000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[31]~351_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~13_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~12_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~11_combout\,
	combout => \ALU|ShiftRight1~34_combout\);

-- Location: MLABCELL_X34_Y18_N48
\ALU|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~6_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(3) & ((!\CONTROL|ALUControl\(0) & (\inputALU[5]~65_combout\ & \REGFILE|Mux26~10_combout\)) # (\CONTROL|ALUControl\(0) & ((\REGFILE|Mux26~10_combout\) 
-- # (\inputALU[5]~65_combout\)))))) # (\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(0) & (!\inputALU[5]~65_combout\ & (\CONTROL|ALUControl\(3) & !\REGFILE|Mux26~10_combout\)))) ) ) # ( \CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(0) & 
-- (((\ALU|Add0~21_sumout\ & (!\CONTROL|ALUControl\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000100000000010100000000001001100000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \ALU|ALT_INV_Add0~21_sumout\,
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	datag => \ALT_INV_inputALU[5]~65_combout\,
	combout => \ALU|Mux26~6_combout\);

-- Location: LABCELL_X35_Y18_N45
\ALU|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~2_combout\ = ( \ALU|ShiftLeft1~7_combout\ & ( \ALU|ShiftLeft1~3_combout\ & ( (!\REGFILE|Mux28~10_combout\ & \ALU|Mux27~5_combout\) ) ) ) # ( !\ALU|ShiftLeft1~7_combout\ & ( \ALU|ShiftLeft1~3_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- (\REGFILE|Mux29~10_combout\ & \ALU|Mux27~5_combout\)) ) ) ) # ( \ALU|ShiftLeft1~7_combout\ & ( !\ALU|ShiftLeft1~3_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (!\REGFILE|Mux29~10_combout\ & \ALU|Mux27~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010000000000000000010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALU|ALT_INV_Mux27~5_combout\,
	datae => \ALU|ALT_INV_ShiftLeft1~7_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	combout => \ALU|Mux26~2_combout\);

-- Location: MLABCELL_X34_Y18_N12
\ALU|ShiftRight1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight1~16_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[8]~98_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( \REGFILE|Mux30~10_combout\ & ( \inputALU[7]~87_combout\ ) ) ) # ( \REGFILE|Mux31~10_combout\ 
-- & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[6]~76_combout\ ) ) ) # ( !\REGFILE|Mux31~10_combout\ & ( !\REGFILE|Mux30~10_combout\ & ( \inputALU[5]~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[6]~76_combout\,
	datab => \ALT_INV_inputALU[5]~65_combout\,
	datac => \ALT_INV_inputALU[8]~98_combout\,
	datad => \ALT_INV_inputALU[7]~87_combout\,
	datae => \REGFILE|ALT_INV_Mux31~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|ShiftRight1~16_combout\);

-- Location: LABCELL_X33_Y18_N6
\ALU|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~3_combout\ = ( \ALU|ShiftRight1~16_combout\ & ( \ALU|ShiftRight1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\) # ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~15_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~10_combout\))) 
-- ) ) ) # ( !\ALU|ShiftRight1~16_combout\ & ( \ALU|ShiftRight1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~15_combout\))) # 
-- (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~10_combout\)))) ) ) ) # ( \ALU|ShiftRight1~16_combout\ & ( !\ALU|ShiftRight1~17_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~15_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~10_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~16_combout\ & ( !\ALU|ShiftRight1~17_combout\ & ( (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~15_combout\))) # (\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001110011110001000100000011110111011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight1~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~15_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~16_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~17_combout\,
	combout => \ALU|Mux26~3_combout\);

-- Location: MLABCELL_X34_Y18_N0
\ALU|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~4_combout\ = ( \ALU|Mux26~3_combout\ & ( \ALU|ShiftRight0~35_combout\ & ( (!\ALU|Mux27~4_combout\ & (!\ALU|Mux27~8_combout\ & (!\ALU|Mux26~2_combout\ & !\ALU|Mux27~9_combout\))) ) ) ) # ( !\ALU|Mux26~3_combout\ & ( \ALU|ShiftRight0~35_combout\ 
-- & ( (!\ALU|Mux27~4_combout\ & (!\ALU|Mux26~2_combout\ & !\ALU|Mux27~9_combout\)) ) ) ) # ( \ALU|Mux26~3_combout\ & ( !\ALU|ShiftRight0~35_combout\ & ( (!\ALU|Mux27~8_combout\ & (!\ALU|Mux26~2_combout\ & !\ALU|Mux27~9_combout\)) ) ) ) # ( 
-- !\ALU|Mux26~3_combout\ & ( !\ALU|ShiftRight0~35_combout\ & ( (!\ALU|Mux26~2_combout\ & !\ALU|Mux27~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000110000000000000010100000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~4_combout\,
	datab => \ALU|ALT_INV_Mux27~8_combout\,
	datac => \ALU|ALT_INV_Mux26~2_combout\,
	datad => \ALU|ALT_INV_Mux27~9_combout\,
	datae => \ALU|ALT_INV_Mux26~3_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~35_combout\,
	combout => \ALU|Mux26~4_combout\);

-- Location: MLABCELL_X34_Y18_N15
\ALU|ShiftRight0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|ShiftRight0~17_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[8]~98_combout\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[7]~87_combout\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[6]~76_combout\ ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(6) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(7) & ( \inputALU[5]~65_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[6]~76_combout\,
	datab => \ALT_INV_inputALU[5]~65_combout\,
	datac => \ALT_INV_inputALU[7]~87_combout\,
	datad => \ALT_INV_inputALU[8]~98_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \ALU|ShiftRight0~17_combout\);

-- Location: MLABCELL_X34_Y18_N54
\ALU|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~0_combout\ = ( \ALU|ShiftRight0~18_combout\ & ( \ALU|ShiftRight0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\ALU|ShiftRight0~17_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\ALU|ShiftRight0~10_combout\)))) ) ) ) # ( !\ALU|ShiftRight0~18_combout\ & ( \ALU|ShiftRight0~16_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))) # (\ALU|ShiftRight0~17_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftRight0~10_combout\)))) ) ) ) # ( \ALU|ShiftRight0~18_combout\ & ( !\ALU|ShiftRight0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftRight0~17_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\ALU|ShiftRight0~10_combout\)))) ) ) ) # 
-- ( !\ALU|ShiftRight0~18_combout\ & ( !\ALU|ShiftRight0~16_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~17_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & \ALU|ShiftRight0~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datab => \ALU|ALT_INV_ShiftRight0~17_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datad => \ALU|ALT_INV_ShiftRight0~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~18_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~16_combout\,
	combout => \ALU|Mux26~0_combout\);

-- Location: MLABCELL_X34_Y18_N6
\ALU|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~1_combout\ = ( \ALU|ShiftLeft0~11_combout\ & ( (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & ((!\CONTROL|ALUControl\(0)) # (\ALU|Mux26~0_combout\)))) ) ) # ( !\ALU|ShiftLeft0~11_combout\ & ( 
-- (\CONTROL|ALUControl\(0) & (!\CONTROL|ALUControl\(1) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & \ALU|Mux26~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000010000000110000001000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datad => \ALU|ALT_INV_Mux26~0_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~11_combout\,
	combout => \ALU|Mux26~1_combout\);

-- Location: MLABCELL_X34_Y18_N42
\ALU|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux26~5_combout\ = ( \ALU|Mux26~4_combout\ & ( \ALU|Mux26~1_combout\ & ( (\ALU|Mux26~6_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux26~4_combout\ & ( \ALU|Mux26~1_combout\ & ( (\ALU|Mux26~6_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( 
-- \ALU|Mux26~4_combout\ & ( !\ALU|Mux26~1_combout\ & ( ((\ALU|Mux27~3_combout\ & (\ALU|ShiftRight1~34_combout\ & \ALU|Mux27~0_combout\))) # (\ALU|Mux26~6_combout\) ) ) ) # ( !\ALU|Mux26~4_combout\ & ( !\ALU|Mux26~1_combout\ & ( (\ALU|Mux26~6_combout\) # 
-- (\ALU|Mux27~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111000011110001111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~34_combout\,
	datac => \ALU|ALT_INV_Mux26~6_combout\,
	datad => \ALU|ALT_INV_Mux27~0_combout\,
	datae => \ALU|ALT_INV_Mux26~4_combout\,
	dataf => \ALU|ALT_INV_Mux26~1_combout\,
	combout => \ALU|Mux26~5_combout\);

-- Location: FF_X33_Y18_N2
\REGFILE|registers[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][5]~feeder_combout\,
	asdata => \ALU|Mux26~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][5]~q\);

-- Location: LABCELL_X33_Y18_N18
\REGFILE|Mux26~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][5]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][5]~q\,
	datab => \REGFILE|ALT_INV_registers[8][5]~q\,
	datac => \REGFILE|ALT_INV_registers[10][5]~q\,
	datad => \REGFILE|ALT_INV_registers[11][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux26~5_combout\);

-- Location: LABCELL_X36_Y20_N21
\REGFILE|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][5]~q\,
	datab => \REGFILE|ALT_INV_registers[27][5]~q\,
	datac => \REGFILE|ALT_INV_registers[19][5]~q\,
	datad => \REGFILE|ALT_INV_registers[23][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux26~3_combout\);

-- Location: LABCELL_X36_Y20_N15
\REGFILE|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[17][5]~q\,
	datab => \REGFILE|ALT_INV_registers[21][5]~q\,
	datac => \REGFILE|ALT_INV_registers[29][5]~q\,
	datad => \REGFILE|ALT_INV_registers[25][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux26~1_combout\);

-- Location: LABCELL_X36_Y20_N3
\REGFILE|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][5]~q\,
	datab => \REGFILE|ALT_INV_registers[30][5]~q\,
	datac => \REGFILE|ALT_INV_registers[26][5]~q\,
	datad => \REGFILE|ALT_INV_registers[22][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux26~2_combout\);

-- Location: LABCELL_X36_Y20_N51
\REGFILE|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][5]~q\,
	datab => \REGFILE|ALT_INV_registers[24][5]~q\,
	datac => \REGFILE|ALT_INV_registers[28][5]~q\,
	datad => \REGFILE|ALT_INV_registers[16][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux26~0_combout\);

-- Location: LABCELL_X36_Y20_N6
\REGFILE|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~4_combout\ = ( \REGFILE|Mux26~2_combout\ & ( \REGFILE|Mux26~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux26~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux26~3_combout\))) ) ) ) # ( !\REGFILE|Mux26~2_combout\ & ( \REGFILE|Mux26~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux26~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux26~3_combout\)))) ) ) ) # ( \REGFILE|Mux26~2_combout\ & ( !\REGFILE|Mux26~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux26~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux26~3_combout\)))) ) ) ) # ( !\REGFILE|Mux26~2_combout\ & ( !\REGFILE|Mux26~0_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux26~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux26~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux26~3_combout\,
	datad => \REGFILE|ALT_INV_Mux26~1_combout\,
	datae => \REGFILE|ALT_INV_Mux26~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~0_combout\,
	combout => \REGFILE|Mux26~4_combout\);

-- Location: LABCELL_X36_Y21_N18
\REGFILE|Mux26~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][5]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][5]~q\,
	datab => \REGFILE|ALT_INV_registers[1][5]~q\,
	datac => \REGFILE|ALT_INV_registers[2][5]~q\,
	datad => \REGFILE|ALT_INV_registers[3][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux26~8_combout\);

-- Location: LABCELL_X36_Y21_N54
\REGFILE|Mux26~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][5]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][5]~q\,
	datab => \REGFILE|ALT_INV_registers[15][5]~q\,
	datac => \REGFILE|ALT_INV_registers[13][5]~q\,
	datad => \REGFILE|ALT_INV_registers[12][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux26~6_combout\);

-- Location: LABCELL_X37_Y22_N6
\REGFILE|Mux26~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[7][5]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[5][5]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[6][5]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[4][5]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][5]~q\,
	datab => \REGFILE|ALT_INV_registers[6][5]~q\,
	datac => \REGFILE|ALT_INV_registers[7][5]~q\,
	datad => \REGFILE|ALT_INV_registers[5][5]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux26~7_combout\);

-- Location: LABCELL_X36_Y21_N51
\REGFILE|Mux26~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~9_combout\ = ( \REGFILE|Mux26~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))) # (\REGFILE|Mux26~8_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux26~6_combout\)))) ) ) # ( !\REGFILE|Mux26~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux26~8_combout\ & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux26~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110011010000000111001101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux26~8_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_Mux26~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~7_combout\,
	combout => \REGFILE|Mux26~9_combout\);

-- Location: LABCELL_X35_Y18_N30
\REGFILE|Mux26~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux26~10_combout\ = ( \REGFILE|Mux26~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((!\REGFILE|Mux0~0_combout\)) # (\REGFILE|Mux26~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux26~4_combout\)))) ) ) # ( !\REGFILE|Mux26~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux26~5_combout\ & (\REGFILE|Mux0~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux26~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110100010111101111010001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux26~5_combout\,
	datac => \REGFILE|ALT_INV_Mux0~0_combout\,
	datad => \REGFILE|ALT_INV_Mux26~4_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~9_combout\,
	combout => \REGFILE|Mux26~10_combout\);

-- Location: MLABCELL_X34_Y18_N9
\ALU|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~0_combout\ = ( !\REGFILE|Mux26~10_combout\ & ( (\CONTROL|ALUControl\(0) & (\CONTROL|ALUControl\(1) & \REGFILE|Mux27~10_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datad => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux27~0_combout\);

-- Location: LABCELL_X35_Y19_N48
\ALU|Mux27~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~14_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & ((!\CONTROL|ALUControl\(0) & (\inputALU[4]~54_combout\ & \REGFILE|Mux27~10_combout\)) # (\CONTROL|ALUControl\(0) & 
-- ((\REGFILE|Mux27~10_combout\) # (\inputALU[4]~54_combout\)))))) # (\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(0) & (!\inputALU[4]~54_combout\ & (\CONTROL|ALUControl\(2) & !\REGFILE|Mux27~10_combout\)))) ) ) # ( \CONTROL|ALUControl\(1) & ( 
-- (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(0) & (\ALU|Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000000000010000000100000101010000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_Add0~17_sumout\,
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux27~10_combout\,
	datag => \ALT_INV_inputALU[4]~54_combout\,
	combout => \ALU|Mux27~14_combout\);

-- Location: MLABCELL_X34_Y19_N48
\ALU|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~6_combout\ = ( \ALU|ShiftLeft1~6_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~0_combout\)))) ) ) # ( !\ALU|ShiftLeft1~6_combout\ & ( (!\REGFILE|Mux28~10_combout\ & 
-- (\REGFILE|Mux29~10_combout\ & (\ALU|Mux27~5_combout\ & \ALU|ShiftLeft1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000001000000010100000100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_Mux27~5_combout\,
	datad => \ALU|ALT_INV_ShiftLeft1~0_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~6_combout\,
	combout => \ALU|Mux27~6_combout\);

-- Location: LABCELL_X35_Y19_N0
\ALU|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~7_combout\ = ( \ALU|ShiftRight1~8_combout\ & ( \ALU|ShiftRight1~7_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~6_combout\)) # (\REGFILE|Mux28~10_combout\))) # (\REGFILE|Mux29~10_combout\ & ((!\REGFILE|Mux28~10_combout\) # 
-- ((\ALU|ShiftRight1~0_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~8_combout\ & ( \ALU|ShiftRight1~7_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftRight1~6_combout\))) # (\REGFILE|Mux29~10_combout\ & 
-- ((!\REGFILE|Mux28~10_combout\) # ((\ALU|ShiftRight1~0_combout\)))) ) ) ) # ( \ALU|ShiftRight1~8_combout\ & ( !\ALU|ShiftRight1~7_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~6_combout\)) # (\REGFILE|Mux28~10_combout\))) # 
-- (\REGFILE|Mux29~10_combout\ & (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~0_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~8_combout\ & ( !\ALU|ShiftRight1~7_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (!\REGFILE|Mux28~10_combout\ & 
-- (\ALU|ShiftRight1~6_combout\))) # (\REGFILE|Mux29~10_combout\ & (\REGFILE|Mux28~10_combout\ & ((\ALU|ShiftRight1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~6_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~0_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~8_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~7_combout\,
	combout => \ALU|Mux27~7_combout\);

-- Location: LABCELL_X35_Y19_N54
\ALU|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~10_combout\ = ( \ALU|Mux27~7_combout\ & ( \ALU|ShiftRight0~34_combout\ & ( (!\ALU|Mux27~9_combout\ & (!\ALU|Mux27~4_combout\ & (!\ALU|Mux27~8_combout\ & !\ALU|Mux27~6_combout\))) ) ) ) # ( !\ALU|Mux27~7_combout\ & ( \ALU|ShiftRight0~34_combout\ 
-- & ( (!\ALU|Mux27~9_combout\ & (!\ALU|Mux27~4_combout\ & !\ALU|Mux27~6_combout\)) ) ) ) # ( \ALU|Mux27~7_combout\ & ( !\ALU|ShiftRight0~34_combout\ & ( (!\ALU|Mux27~9_combout\ & (!\ALU|Mux27~8_combout\ & !\ALU|Mux27~6_combout\)) ) ) ) # ( 
-- !\ALU|Mux27~7_combout\ & ( !\ALU|ShiftRight0~34_combout\ & ( (!\ALU|Mux27~9_combout\ & !\ALU|Mux27~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101000000000000010001000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~9_combout\,
	datab => \ALU|ALT_INV_Mux27~4_combout\,
	datac => \ALU|ALT_INV_Mux27~8_combout\,
	datad => \ALU|ALT_INV_Mux27~6_combout\,
	datae => \ALU|ALT_INV_Mux27~7_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~34_combout\,
	combout => \ALU|Mux27~10_combout\);

-- Location: MLABCELL_X34_Y19_N54
\ALU|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~1_combout\ = ( \ALU|ShiftRight0~0_combout\ & ( \ALU|ShiftRight0~7_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- (\ALU|ShiftRight0~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) ) ) ) # ( !\ALU|ShiftRight0~0_combout\ & ( \ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( \ALU|ShiftRight0~0_combout\ & ( !\ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & 
-- ((\ALU|ShiftRight0~6_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~8_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))) ) ) ) # ( 
-- !\ALU|ShiftRight0~0_combout\ & ( !\ALU|ShiftRight0~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ((\ALU|ShiftRight0~6_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & (\ALU|ShiftRight0~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datac => \ALU|ALT_INV_ShiftRight0~8_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~6_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~0_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~7_combout\,
	combout => \ALU|Mux27~1_combout\);

-- Location: MLABCELL_X34_Y19_N36
\ALU|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~2_combout\ = ( \ALU|Mux27~1_combout\ & ( \ALU|ShiftLeft0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & !\CONTROL|ALUControl\(1)) ) ) ) # ( !\ALU|Mux27~1_combout\ & ( \ALU|ShiftLeft0~8_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & (!\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))) ) ) ) # ( \ALU|Mux27~1_combout\ & ( !\ALU|ShiftLeft0~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(10) & 
-- (\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000000011000000000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	datae => \ALU|ALT_INV_Mux27~1_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~8_combout\,
	combout => \ALU|Mux27~2_combout\);

-- Location: LABCELL_X35_Y19_N36
\ALU|Mux27~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux27~12_combout\ = ( \ALU|Mux27~10_combout\ & ( \ALU|Mux27~2_combout\ & ( (\ALU|Mux27~14_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( !\ALU|Mux27~10_combout\ & ( \ALU|Mux27~2_combout\ & ( (\ALU|Mux27~14_combout\) # (\ALU|Mux27~3_combout\) ) ) ) # ( 
-- \ALU|Mux27~10_combout\ & ( !\ALU|Mux27~2_combout\ & ( ((\ALU|Mux27~3_combout\ & (\ALU|Mux27~0_combout\ & \ALU|ShiftRight1~33_combout\))) # (\ALU|Mux27~14_combout\) ) ) ) # ( !\ALU|Mux27~10_combout\ & ( !\ALU|Mux27~2_combout\ & ( (\ALU|Mux27~14_combout\) # 
-- (\ALU|Mux27~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111000011110001111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~3_combout\,
	datab => \ALU|ALT_INV_Mux27~0_combout\,
	datac => \ALU|ALT_INV_Mux27~14_combout\,
	datad => \ALU|ALT_INV_ShiftRight1~33_combout\,
	datae => \ALU|ALT_INV_Mux27~10_combout\,
	dataf => \ALU|ALT_INV_Mux27~2_combout\,
	combout => \ALU|Mux27~12_combout\);

-- Location: FF_X42_Y23_N56
\REGFILE|registers[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[1][4]~feeder_combout\,
	asdata => \ALU|Mux27~12_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[1][4]~q\);

-- Location: MLABCELL_X39_Y19_N39
\REGFILE|Mux27~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][4]~q\,
	datab => \REGFILE|ALT_INV_registers[3][4]~q\,
	datac => \REGFILE|ALT_INV_registers[2][4]~q\,
	datad => \REGFILE|ALT_INV_registers[0][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux27~8_combout\);

-- Location: MLABCELL_X39_Y19_N3
\REGFILE|Mux27~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][4]~q\,
	datab => \REGFILE|ALT_INV_registers[13][4]~q\,
	datac => \REGFILE|ALT_INV_registers[14][4]~q\,
	datad => \REGFILE|ALT_INV_registers[12][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux27~6_combout\);

-- Location: MLABCELL_X39_Y19_N33
\REGFILE|Mux27~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][4]~q\,
	datab => \REGFILE|ALT_INV_registers[7][4]~q\,
	datac => \REGFILE|ALT_INV_registers[5][4]~q\,
	datad => \REGFILE|ALT_INV_registers[6][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux27~7_combout\);

-- Location: MLABCELL_X39_Y19_N9
\REGFILE|Mux27~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~9_combout\ = ( \REGFILE|Mux27~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux27~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux27~6_combout\)))) ) ) # ( !\REGFILE|Mux27~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux27~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux27~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux27~8_combout\,
	datad => \REGFILE|ALT_INV_Mux27~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~7_combout\,
	combout => \REGFILE|Mux27~9_combout\);

-- Location: MLABCELL_X39_Y19_N21
\REGFILE|Mux27~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][4]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][4]~q\,
	datab => \REGFILE|ALT_INV_registers[8][4]~q\,
	datac => \REGFILE|ALT_INV_registers[11][4]~q\,
	datad => \REGFILE|ALT_INV_registers[10][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux27~5_combout\);

-- Location: MLABCELL_X39_Y19_N54
\REGFILE|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~2_combout\ = ( \REGFILE|registers[18][4]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[26][4]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[30][4]~q\)) ) ) ) # ( !\REGFILE|registers[18][4]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[26][4]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[30][4]~q\)) ) ) ) # ( \REGFILE|registers[18][4]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[22][4]~q\) ) ) ) # ( !\REGFILE|registers[18][4]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( (\REGFILE|registers[22][4]~q\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[22][4]~q\,
	datab => \REGFILE|ALT_INV_registers[30][4]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datad => \REGFILE|ALT_INV_registers[26][4]~q\,
	datae => \REGFILE|ALT_INV_registers[18][4]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux27~2_combout\);

-- Location: LABCELL_X40_Y19_N15
\REGFILE|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][4]~q\,
	datab => \REGFILE|ALT_INV_registers[28][4]~q\,
	datac => \REGFILE|ALT_INV_registers[16][4]~q\,
	datad => \REGFILE|ALT_INV_registers[20][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux27~0_combout\);

-- Location: LABCELL_X40_Y19_N57
\REGFILE|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[31][4]~q\,
	datab => \REGFILE|ALT_INV_registers[23][4]~q\,
	datac => \REGFILE|ALT_INV_registers[27][4]~q\,
	datad => \REGFILE|ALT_INV_registers[19][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux27~3_combout\);

-- Location: LABCELL_X40_Y20_N3
\REGFILE|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][4]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][4]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][4]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][4]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[21][4]~q\,
	datab => \REGFILE|ALT_INV_registers[25][4]~q\,
	datac => \REGFILE|ALT_INV_registers[29][4]~q\,
	datad => \REGFILE|ALT_INV_registers[17][4]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux27~1_combout\);

-- Location: MLABCELL_X39_Y19_N42
\REGFILE|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~4_combout\ = ( \REGFILE|Mux27~3_combout\ & ( \REGFILE|Mux27~1_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux27~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\REGFILE|Mux27~2_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|Mux27~3_combout\ & ( \REGFILE|Mux27~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux27~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux27~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # ( \REGFILE|Mux27~3_combout\ & ( !\REGFILE|Mux27~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((\REGFILE|Mux27~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux27~2_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) ) ) ) # 
-- ( !\REGFILE|Mux27~3_combout\ & ( !\REGFILE|Mux27~1_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux27~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux27~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~2_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux27~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_Mux27~3_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~1_combout\,
	combout => \REGFILE|Mux27~4_combout\);

-- Location: MLABCELL_X39_Y19_N27
\REGFILE|Mux27~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux27~10_combout\ = ( \REGFILE|Mux27~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux27~9_combout\)) # (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux27~5_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux27~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux27~9_combout\)) # (\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux27~5_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux0~0_combout\,
	datac => \REGFILE|ALT_INV_Mux27~9_combout\,
	datad => \REGFILE|ALT_INV_Mux27~5_combout\,
	dataf => \REGFILE|ALT_INV_Mux27~4_combout\,
	combout => \REGFILE|Mux27~10_combout\);

-- Location: LABCELL_X36_Y12_N36
\ALU|Mux30~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~19_combout\ = ( \ALU|Mux28~2_combout\ & ( (!\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & \CONTROL|ALUControl\(3))) ) ) # ( !\ALU|Mux28~2_combout\ & ( (\CONTROL|ALUControl\(1) & (!\CONTROL|ALUControl\(2) & (\CONTROL|ALUControl\(0) & 
-- \CONTROL|ALUControl\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(1),
	datab => \CONTROL|ALT_INV_ALUControl\(2),
	datac => \CONTROL|ALT_INV_ALUControl\(0),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \ALU|ALT_INV_Mux28~2_combout\,
	combout => \ALU|Mux30~19_combout\);

-- Location: LABCELL_X35_Y12_N18
\ALU|Mux30~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~12_combout\ = ( \REGFILE|Mux29~10_combout\ & ( \REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~19_combout\ & !\CONTROL|ALUControl\(1)) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( \REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~19_combout\ & 
-- !\CONTROL|ALUControl\(1)) ) ) ) # ( \REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~19_combout\ & !\CONTROL|ALUControl\(1)) ) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( !\REGFILE|Mux28~10_combout\ & ( (\ALU|Mux30~19_combout\ & 
-- ((!\CONTROL|ALUControl\(1)) # ((!\REGFILE|Mux27~10_combout\ & !\REGFILE|Mux26~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100000001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux27~10_combout\,
	datab => \ALU|ALT_INV_Mux30~19_combout\,
	datac => \REGFILE|ALT_INV_Mux26~10_combout\,
	datad => \CONTROL|ALT_INV_ALUControl\(1),
	datae => \REGFILE|ALT_INV_Mux29~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~10_combout\,
	combout => \ALU|Mux30~12_combout\);

-- Location: LABCELL_X36_Y12_N18
\ALU|Mux28~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~17_combout\ = ( \inputALU[5]~65_combout\ & ( \ALU|Mux28~9_combout\ & ( (!\ALU|Mux28~10_combout\) # (\inputALU[6]~76_combout\) ) ) ) # ( !\inputALU[5]~65_combout\ & ( \ALU|Mux28~9_combout\ & ( (\inputALU[6]~76_combout\ & \ALU|Mux28~10_combout\) 
-- ) ) ) # ( \inputALU[5]~65_combout\ & ( !\ALU|Mux28~9_combout\ & ( (!\ALU|Mux28~10_combout\ & ((\inputALU[3]~43_combout\))) # (\ALU|Mux28~10_combout\ & (\inputALU[4]~54_combout\)) ) ) ) # ( !\inputALU[5]~65_combout\ & ( !\ALU|Mux28~9_combout\ & ( 
-- (!\ALU|Mux28~10_combout\ & ((\inputALU[3]~43_combout\))) # (\ALU|Mux28~10_combout\ & (\inputALU[4]~54_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[6]~76_combout\,
	datab => \ALU|ALT_INV_Mux28~10_combout\,
	datac => \ALT_INV_inputALU[4]~54_combout\,
	datad => \ALT_INV_inputALU[3]~43_combout\,
	datae => \ALT_INV_inputALU[5]~65_combout\,
	dataf => \ALU|ALT_INV_Mux28~9_combout\,
	combout => \ALU|Mux28~17_combout\);

-- Location: LABCELL_X36_Y14_N12
\ALU|Mux28~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~19_combout\ = ( !\ALU|Mux30~12_combout\ & ( \ALU|Mux28~17_combout\ & ( (!\ALU|Mux28~18_combout\ & ((!\ALU|Mux28~8_combout\) # (!\ALU|Add0~13_sumout\))) ) ) ) # ( \ALU|Mux30~12_combout\ & ( !\ALU|Mux28~17_combout\ & ( (!\ALU|Mux28~18_combout\ & 
-- ((!\ALU|Mux28~8_combout\) # (!\ALU|Add0~13_sumout\))) ) ) ) # ( !\ALU|Mux30~12_combout\ & ( !\ALU|Mux28~17_combout\ & ( (!\ALU|Mux28~18_combout\ & ((!\ALU|Mux28~8_combout\) # (!\ALU|Add0~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~18_combout\,
	datab => \ALU|ALT_INV_Mux28~8_combout\,
	datac => \ALU|ALT_INV_Add0~13_sumout\,
	datae => \ALU|ALT_INV_Mux30~12_combout\,
	dataf => \ALU|ALT_INV_Mux28~17_combout\,
	combout => \ALU|Mux28~19_combout\);

-- Location: LABCELL_X37_Y20_N51
\ALU|Mux28~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux28~21_combout\ = ( \ALU|Mux28~16_combout\ ) # ( !\ALU|Mux28~16_combout\ & ( !\ALU|Mux28~19_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Mux28~19_combout\,
	dataf => \ALU|ALT_INV_Mux28~16_combout\,
	combout => \ALU|Mux28~21_combout\);

-- Location: FF_X37_Y19_N53
\REGFILE|registers[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[8][3]~feeder_combout\,
	asdata => \ALU|Mux28~21_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[8][3]~q\);

-- Location: LABCELL_X37_Y19_N27
\REGFILE|Mux28~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][3]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[8][3]~q\,
	datab => \REGFILE|ALT_INV_registers[10][3]~q\,
	datac => \REGFILE|ALT_INV_registers[11][3]~q\,
	datad => \REGFILE|ALT_INV_registers[9][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux28~5_combout\);

-- Location: LABCELL_X37_Y20_N39
\REGFILE|Mux28~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[3][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[2][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[1][3]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[2][3]~q\,
	datab => \REGFILE|ALT_INV_registers[0][3]~q\,
	datac => \REGFILE|ALT_INV_registers[3][3]~q\,
	datad => \REGFILE|ALT_INV_registers[1][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux28~8_combout\);

-- Location: LABCELL_X37_Y20_N21
\REGFILE|Mux28~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[15][3]~q\,
	datab => \REGFILE|ALT_INV_registers[12][3]~q\,
	datac => \REGFILE|ALT_INV_registers[14][3]~q\,
	datad => \REGFILE|ALT_INV_registers[13][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux28~6_combout\);

-- Location: LABCELL_X37_Y20_N33
\REGFILE|Mux28~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][3]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[4][3]~q\,
	datab => \REGFILE|ALT_INV_registers[7][3]~q\,
	datac => \REGFILE|ALT_INV_registers[5][3]~q\,
	datad => \REGFILE|ALT_INV_registers[6][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux28~7_combout\);

-- Location: LABCELL_X37_Y20_N45
\REGFILE|Mux28~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~9_combout\ = ( \REGFILE|Mux28~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux28~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux28~6_combout\)))) ) ) # ( !\REGFILE|Mux28~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- (\REGFILE|Mux28~8_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux28~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000111011000010000011101101001100011111110100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux28~8_combout\,
	datad => \REGFILE|ALT_INV_Mux28~6_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~7_combout\,
	combout => \REGFILE|Mux28~9_combout\);

-- Location: LABCELL_X40_Y19_N33
\REGFILE|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[24][3]~q\,
	datab => \REGFILE|ALT_INV_registers[28][3]~q\,
	datac => \REGFILE|ALT_INV_registers[16][3]~q\,
	datad => \REGFILE|ALT_INV_registers[20][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux28~0_combout\);

-- Location: LABCELL_X40_Y19_N45
\REGFILE|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|registers[29][3]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[17][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[21][3]~q\))) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[25][3]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & \REGFILE|registers[29][3]~q\) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( !\REGFILE|registers[25][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[17][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|registers[21][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \REGFILE|ALT_INV_registers[29][3]~q\,
	datac => \REGFILE|ALT_INV_registers[17][3]~q\,
	datad => \REGFILE|ALT_INV_registers[21][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	dataf => \REGFILE|ALT_INV_registers[25][3]~q\,
	combout => \REGFILE|Mux28~1_combout\);

-- Location: LABCELL_X40_Y19_N21
\REGFILE|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~2_combout\ = ( \REGFILE|registers[22][3]~q\ & ( \REGFILE|registers[18][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[26][3]~q\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][3]~q\)))) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( \REGFILE|registers[18][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|registers[26][3]~q\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((\REGFILE|registers[30][3]~q\)))) ) ) 
-- ) # ( \REGFILE|registers[22][3]~q\ & ( !\REGFILE|registers[18][3]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|registers[26][3]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) # ((\REGFILE|registers[30][3]~q\)))) ) ) ) # ( !\REGFILE|registers[22][3]~q\ & ( !\REGFILE|registers[18][3]~q\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|registers[26][3]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|registers[30][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_registers[26][3]~q\,
	datad => \REGFILE|ALT_INV_registers[30][3]~q\,
	datae => \REGFILE|ALT_INV_registers[22][3]~q\,
	dataf => \REGFILE|ALT_INV_registers[18][3]~q\,
	combout => \REGFILE|Mux28~2_combout\);

-- Location: LABCELL_X42_Y22_N48
\REGFILE|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][3]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][3]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][3]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][3]~q\,
	datab => \REGFILE|ALT_INV_registers[23][3]~q\,
	datac => \REGFILE|ALT_INV_registers[31][3]~q\,
	datad => \REGFILE|ALT_INV_registers[19][3]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux28~3_combout\);

-- Location: LABCELL_X40_Y19_N36
\REGFILE|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~4_combout\ = ( \REGFILE|Mux28~2_combout\ & ( \REGFILE|Mux28~3_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux28~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((\REGFILE|Mux28~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) ) ) ) # ( !\REGFILE|Mux28~2_combout\ & ( \REGFILE|Mux28~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux28~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux28~1_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( \REGFILE|Mux28~2_combout\ & ( !\REGFILE|Mux28~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\REGFILE|Mux28~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux28~1_combout\))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) ) ) ) # ( 
-- !\REGFILE|Mux28~2_combout\ & ( !\REGFILE|Mux28~3_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux28~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux28~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux28~0_combout\,
	datad => \REGFILE|ALT_INV_Mux28~1_combout\,
	datae => \REGFILE|ALT_INV_Mux28~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~3_combout\,
	combout => \REGFILE|Mux28~4_combout\);

-- Location: LABCELL_X36_Y19_N24
\REGFILE|Mux28~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux28~10_combout\ = ( \REGFILE|Mux28~9_combout\ & ( \REGFILE|Mux28~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25))) # (\REGFILE|Mux28~5_combout\) ) ) ) # ( !\REGFILE|Mux28~9_combout\ & ( 
-- \REGFILE|Mux28~4_combout\ & ( ((\REGFILE|Mux28~5_combout\ & \REGFILE|Mux0~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) ) # ( \REGFILE|Mux28~9_combout\ & ( !\REGFILE|Mux28~4_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\) # (\REGFILE|Mux28~5_combout\))) ) ) ) # ( !\REGFILE|Mux28~9_combout\ & ( !\REGFILE|Mux28~4_combout\ & ( (\REGFILE|Mux28~5_combout\ & (\REGFILE|Mux0~0_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000111101010000000000000101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~5_combout\,
	datac => \REGFILE|ALT_INV_Mux0~0_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datae => \REGFILE|ALT_INV_Mux28~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux28~4_combout\,
	combout => \REGFILE|Mux28~10_combout\);

-- Location: LABCELL_X31_Y17_N30
\ALU|Mux30~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~20_combout\ = ( \ALU|Mux28~2_combout\ & ( (!\CONTROL|ALUControl\(2) & (!\CONTROL|ALUControl\(3) $ (((!\CONTROL|ALUControl\(0)) # (\CONTROL|ALUControl\(1)))))) ) ) # ( !\ALU|Mux28~2_combout\ & ( (!\CONTROL|ALUControl\(2) & 
-- (((\CONTROL|ALUControl\(0) & !\CONTROL|ALUControl\(1))) # (\CONTROL|ALUControl\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011110000010000001111000001000000101100000100000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(0),
	datab => \CONTROL|ALT_INV_ALUControl\(1),
	datac => \CONTROL|ALT_INV_ALUControl\(2),
	datad => \CONTROL|ALT_INV_ALUControl\(3),
	dataf => \ALU|ALT_INV_Mux28~2_combout\,
	combout => \ALU|Mux30~20_combout\);

-- Location: LABCELL_X30_Y18_N48
\ALU|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~4_combout\ = ( \REGFILE|Mux27~10_combout\ & ( \REGFILE|Mux26~10_combout\ & ( \ALU|Mux30~20_combout\ ) ) ) # ( !\REGFILE|Mux27~10_combout\ & ( \REGFILE|Mux26~10_combout\ & ( \ALU|Mux30~20_combout\ ) ) ) # ( \REGFILE|Mux27~10_combout\ & ( 
-- !\REGFILE|Mux26~10_combout\ & ( \ALU|Mux30~20_combout\ ) ) ) # ( !\REGFILE|Mux27~10_combout\ & ( !\REGFILE|Mux26~10_combout\ & ( (\ALU|Mux30~20_combout\ & (((!\ALU|Mux30~18_combout\) # (\REGFILE|Mux29~10_combout\)) # (\REGFILE|Mux28~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux28~10_combout\,
	datab => \REGFILE|ALT_INV_Mux29~10_combout\,
	datac => \ALU|ALT_INV_Mux30~18_combout\,
	datad => \ALU|ALT_INV_Mux30~20_combout\,
	datae => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \REGFILE|ALT_INV_Mux26~10_combout\,
	combout => \ALU|Mux30~4_combout\);

-- Location: LABCELL_X33_Y16_N6
\ALU|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~5_combout\ = ( !\REGFILE|Mux30~10_combout\ & ( !\inputALU[1]~21_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_inputALU[1]~21_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~10_combout\,
	combout => \ALU|Mux30~5_combout\);

-- Location: LABCELL_X30_Y18_N30
\ALU|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~7_combout\ = ( \ALU|ShiftLeft1~3_combout\ & ( (!\ALU|Mux28~7_combout\ & ((\inputALU[31]~351_combout\))) # (\ALU|Mux28~7_combout\ & (\ALU|ShiftLeft1~1_combout\)) ) ) # ( !\ALU|ShiftLeft1~3_combout\ & ( (\inputALU[31]~351_combout\ & 
-- !\ALU|Mux28~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_ShiftLeft1~1_combout\,
	datac => \ALT_INV_inputALU[31]~351_combout\,
	datad => \ALU|ALT_INV_Mux28~7_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~3_combout\,
	combout => \ALU|Mux30~7_combout\);

-- Location: MLABCELL_X34_Y16_N54
\ALU|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~9_combout\ = ( \ALU|ShiftLeft0~3_combout\ & ( \ALU|Mux30~7_combout\ & ( (!\ALU|Mux30~8_combout\ & (!\ALU|Mux30~6_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux30~5_combout\)))) ) ) ) # ( !\ALU|ShiftLeft0~3_combout\ & ( \ALU|Mux30~7_combout\ & 
-- ( (!\ALU|Mux30~8_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux30~5_combout\))) ) ) ) # ( \ALU|ShiftLeft0~3_combout\ & ( !\ALU|Mux30~7_combout\ & ( (!\ALU|Mux30~6_combout\ & ((!\ALU|Mux28~6_combout\) # (\ALU|Mux30~5_combout\))) ) ) ) # ( 
-- !\ALU|ShiftLeft0~3_combout\ & ( !\ALU|Mux30~7_combout\ & ( (!\ALU|Mux28~6_combout\) # (\ALU|Mux30~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111010000000011010000110100001101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~5_combout\,
	datab => \ALU|ALT_INV_Mux28~6_combout\,
	datac => \ALU|ALT_INV_Mux30~8_combout\,
	datad => \ALU|ALT_INV_Mux30~6_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~3_combout\,
	dataf => \ALU|ALT_INV_Mux30~7_combout\,
	combout => \ALU|Mux30~9_combout\);

-- Location: LABCELL_X33_Y16_N48
\ALU|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~2_combout\ = ( \ALU|ShiftRight1~16_combout\ & ( \ALU|ShiftRight1~14_combout\ & ( (!\ALU|Mux28~4_combout\) # ((!\ALU|Mux28~5_combout\ & ((\ALU|ShiftRight1~15_combout\))) # (\ALU|Mux28~5_combout\ & (\ALU|ShiftRight1~17_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight1~16_combout\ & ( \ALU|ShiftRight1~14_combout\ & ( (!\ALU|Mux28~4_combout\ & (((!\ALU|Mux28~5_combout\)))) # (\ALU|Mux28~4_combout\ & ((!\ALU|Mux28~5_combout\ & ((\ALU|ShiftRight1~15_combout\))) # (\ALU|Mux28~5_combout\ & 
-- (\ALU|ShiftRight1~17_combout\)))) ) ) ) # ( \ALU|ShiftRight1~16_combout\ & ( !\ALU|ShiftRight1~14_combout\ & ( (!\ALU|Mux28~4_combout\ & (((\ALU|Mux28~5_combout\)))) # (\ALU|Mux28~4_combout\ & ((!\ALU|Mux28~5_combout\ & ((\ALU|ShiftRight1~15_combout\))) # 
-- (\ALU|Mux28~5_combout\ & (\ALU|ShiftRight1~17_combout\)))) ) ) ) # ( !\ALU|ShiftRight1~16_combout\ & ( !\ALU|ShiftRight1~14_combout\ & ( (\ALU|Mux28~4_combout\ & ((!\ALU|Mux28~5_combout\ & ((\ALU|ShiftRight1~15_combout\))) # (\ALU|Mux28~5_combout\ & 
-- (\ALU|ShiftRight1~17_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_ShiftRight1~17_combout\,
	datab => \ALU|ALT_INV_Mux28~4_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~15_combout\,
	datad => \ALU|ALT_INV_Mux28~5_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~16_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~14_combout\,
	combout => \ALU|Mux30~2_combout\);

-- Location: MLABCELL_X34_Y16_N24
\ALU|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~0_combout\ = ( \ALU|ShiftRight0~17_combout\ & ( \ALU|ShiftRight0~15_combout\ & ( (!\ALU|Mux28~0_combout\) # ((!\ALU|Mux28~1_combout\ & ((\ALU|ShiftRight0~16_combout\))) # (\ALU|Mux28~1_combout\ & (\ALU|ShiftRight0~18_combout\))) ) ) ) # ( 
-- !\ALU|ShiftRight0~17_combout\ & ( \ALU|ShiftRight0~15_combout\ & ( (!\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftRight0~16_combout\)))) # (\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & (\ALU|ShiftRight0~18_combout\))) ) ) ) # ( 
-- \ALU|ShiftRight0~17_combout\ & ( !\ALU|ShiftRight0~15_combout\ & ( (!\ALU|Mux28~1_combout\ & (\ALU|Mux28~0_combout\ & ((\ALU|ShiftRight0~16_combout\)))) # (\ALU|Mux28~1_combout\ & ((!\ALU|Mux28~0_combout\) # ((\ALU|ShiftRight0~18_combout\)))) ) ) ) # ( 
-- !\ALU|ShiftRight0~17_combout\ & ( !\ALU|ShiftRight0~15_combout\ & ( (\ALU|Mux28~0_combout\ & ((!\ALU|Mux28~1_combout\ & ((\ALU|ShiftRight0~16_combout\))) # (\ALU|Mux28~1_combout\ & (\ALU|ShiftRight0~18_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux28~1_combout\,
	datab => \ALU|ALT_INV_Mux28~0_combout\,
	datac => \ALU|ALT_INV_ShiftRight0~18_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~16_combout\,
	datae => \ALU|ALT_INV_ShiftRight0~17_combout\,
	dataf => \ALU|ALT_INV_ShiftRight0~15_combout\,
	combout => \ALU|Mux30~0_combout\);

-- Location: MLABCELL_X34_Y16_N48
\ALU|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~10_combout\ = ( \ALU|Mux30~2_combout\ & ( \ALU|Mux30~0_combout\ & ( (\ALU|Mux30~4_combout\ & (((!\ALU|Mux30~9_combout\) # (\ALU|Mux30~3_combout\)) # (\ALU|Mux30~1_combout\))) ) ) ) # ( !\ALU|Mux30~2_combout\ & ( \ALU|Mux30~0_combout\ & ( 
-- (\ALU|Mux30~4_combout\ & ((!\ALU|Mux30~9_combout\) # (\ALU|Mux30~1_combout\))) ) ) ) # ( \ALU|Mux30~2_combout\ & ( !\ALU|Mux30~0_combout\ & ( (\ALU|Mux30~4_combout\ & ((!\ALU|Mux30~9_combout\) # (\ALU|Mux30~3_combout\))) ) ) ) # ( !\ALU|Mux30~2_combout\ & 
-- ( !\ALU|Mux30~0_combout\ & ( (\ALU|Mux30~4_combout\ & !\ALU|Mux30~9_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101010101010001010100010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~4_combout\,
	datab => \ALU|ALT_INV_Mux30~1_combout\,
	datac => \ALU|ALT_INV_Mux30~9_combout\,
	datad => \ALU|ALT_INV_Mux30~3_combout\,
	datae => \ALU|ALT_INV_Mux30~2_combout\,
	dataf => \ALU|ALT_INV_Mux30~0_combout\,
	combout => \ALU|Mux30~10_combout\);

-- Location: LABCELL_X35_Y20_N33
\ALU|Mux30~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux30~17_combout\ = ( \ALU|Mux30~16_combout\ & ( \ALU|Mux30~10_combout\ ) ) # ( !\ALU|Mux30~16_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~10_combout\,
	dataf => \ALU|ALT_INV_Mux30~16_combout\,
	combout => \ALU|Mux30~17_combout\);

-- Location: FF_X37_Y19_N56
\REGFILE|registers[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[10][1]~feeder_combout\,
	asdata => \ALU|Mux30~17_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[10][1]~q\);

-- Location: LABCELL_X33_Y20_N30
\REGFILE|Mux30~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[11][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[9][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[10][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[8][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[10][1]~q\,
	datab => \REGFILE|ALT_INV_registers[11][1]~q\,
	datac => \REGFILE|ALT_INV_registers[8][1]~q\,
	datad => \REGFILE|ALT_INV_registers[9][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux30~5_combout\);

-- Location: LABCELL_X33_Y20_N45
\REGFILE|Mux30~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[15][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[13][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[14][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[12][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[12][1]~q\,
	datab => \REGFILE|ALT_INV_registers[14][1]~q\,
	datac => \REGFILE|ALT_INV_registers[13][1]~q\,
	datad => \REGFILE|ALT_INV_registers[15][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux30~6_combout\);

-- Location: LABCELL_X35_Y20_N51
\REGFILE|Mux30~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[7][1]~q\,
	datab => \REGFILE|ALT_INV_registers[5][1]~q\,
	datac => \REGFILE|ALT_INV_registers[4][1]~q\,
	datad => \REGFILE|ALT_INV_registers[6][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux30~7_combout\);

-- Location: LABCELL_X35_Y21_N0
\REGFILE|Mux30~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~8_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[3][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[1][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[2][1]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \REGFILE|registers[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[1][1]~q\,
	datab => \REGFILE|ALT_INV_registers[0][1]~q\,
	datac => \REGFILE|ALT_INV_registers[3][1]~q\,
	datad => \REGFILE|ALT_INV_registers[2][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	combout => \REGFILE|Mux30~8_combout\);

-- Location: LABCELL_X33_Y20_N15
\REGFILE|Mux30~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~9_combout\ = ( \REGFILE|Mux30~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # ((\REGFILE|Mux30~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux30~6_combout\)))) ) ) # ( !\REGFILE|Mux30~8_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & 
-- ((\REGFILE|Mux30~7_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux30~6_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datac => \REGFILE|ALT_INV_Mux30~6_combout\,
	datad => \REGFILE|ALT_INV_Mux30~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~8_combout\,
	combout => \REGFILE|Mux30~9_combout\);

-- Location: LABCELL_X33_Y20_N3
\REGFILE|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][1]~q\,
	datab => \REGFILE|ALT_INV_registers[25][1]~q\,
	datac => \REGFILE|ALT_INV_registers[17][1]~q\,
	datad => \REGFILE|ALT_INV_registers[21][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux30~1_combout\);

-- Location: LABCELL_X33_Y20_N39
\REGFILE|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][1]~q\,
	datab => \REGFILE|ALT_INV_registers[19][1]~q\,
	datac => \REGFILE|ALT_INV_registers[23][1]~q\,
	datad => \REGFILE|ALT_INV_registers[31][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux30~3_combout\);

-- Location: LABCELL_X33_Y20_N57
\REGFILE|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[30][1]~q\,
	datab => \REGFILE|ALT_INV_registers[26][1]~q\,
	datac => \REGFILE|ALT_INV_registers[18][1]~q\,
	datad => \REGFILE|ALT_INV_registers[22][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux30~2_combout\);

-- Location: LABCELL_X33_Y20_N21
\REGFILE|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][1]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][1]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][1]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][1]~q\,
	datab => \REGFILE|ALT_INV_registers[16][1]~q\,
	datac => \REGFILE|ALT_INV_registers[24][1]~q\,
	datad => \REGFILE|ALT_INV_registers[28][1]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux30~0_combout\);

-- Location: LABCELL_X33_Y20_N48
\REGFILE|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~4_combout\ = ( \REGFILE|Mux30~2_combout\ & ( \REGFILE|Mux30~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux30~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux30~3_combout\)))) ) ) ) # ( !\REGFILE|Mux30~2_combout\ & ( \REGFILE|Mux30~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux30~1_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|Mux30~3_combout\)))) ) ) ) # ( 
-- \REGFILE|Mux30~2_combout\ & ( !\REGFILE|Mux30~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|Mux30~1_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((\REGFILE|Mux30~3_combout\)))) ) ) ) # ( !\REGFILE|Mux30~2_combout\ & ( !\REGFILE|Mux30~0_combout\ & ( 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux30~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux30~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_Mux30~1_combout\,
	datad => \REGFILE|ALT_INV_Mux30~3_combout\,
	datae => \REGFILE|ALT_INV_Mux30~2_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~0_combout\,
	combout => \REGFILE|Mux30~4_combout\);

-- Location: LABCELL_X33_Y20_N27
\REGFILE|Mux30~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux30~10_combout\ = ( \REGFILE|Mux30~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux30~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux30~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux30~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux30~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux30~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001001011111011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datab => \REGFILE|ALT_INV_Mux30~5_combout\,
	datac => \REGFILE|ALT_INV_Mux30~9_combout\,
	datad => \REGFILE|ALT_INV_Mux0~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux30~4_combout\,
	combout => \REGFILE|Mux30~10_combout\);

-- Location: LABCELL_X36_Y12_N3
\ALU|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~7_combout\ = ( \REGFILE|Mux29~10_combout\ & ( (\ALU|Mux30~14_combout\ & \inputALU[2]~32_combout\) ) ) # ( !\REGFILE|Mux29~10_combout\ & ( (\ALU|Mux30~13_combout\ & !\inputALU[2]~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux30~14_combout\,
	datac => \ALU|ALT_INV_Mux30~13_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~10_combout\,
	combout => \ALU|Mux29~7_combout\);

-- Location: LABCELL_X36_Y13_N42
\ALU|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~6_combout\ = ( \ALU|Mux28~9_combout\ & ( \ALU|Mux28~10_combout\ & ( \inputALU[5]~65_combout\ ) ) ) # ( !\ALU|Mux28~9_combout\ & ( \ALU|Mux28~10_combout\ & ( \inputALU[3]~43_combout\ ) ) ) # ( \ALU|Mux28~9_combout\ & ( !\ALU|Mux28~10_combout\ & 
-- ( \inputALU[4]~54_combout\ ) ) ) # ( !\ALU|Mux28~9_combout\ & ( !\ALU|Mux28~10_combout\ & ( \inputALU[2]~32_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_inputALU[3]~43_combout\,
	datab => \ALT_INV_inputALU[4]~54_combout\,
	datac => \ALT_INV_inputALU[5]~65_combout\,
	datad => \ALT_INV_inputALU[2]~32_combout\,
	datae => \ALU|ALT_INV_Mux28~9_combout\,
	dataf => \ALU|ALT_INV_Mux28~10_combout\,
	combout => \ALU|Mux29~6_combout\);

-- Location: LABCELL_X36_Y13_N30
\ALU|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~8_combout\ = ( \ALU|Mux29~6_combout\ & ( (!\ALU|Mux30~12_combout\ & (!\ALU|Mux29~7_combout\ & ((!\ALU|Add0~9_sumout\) # (!\ALU|Mux28~8_combout\)))) ) ) # ( !\ALU|Mux29~6_combout\ & ( (!\ALU|Mux29~7_combout\ & ((!\ALU|Add0~9_sumout\) # 
-- (!\ALU|Mux28~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000111011100000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Add0~9_sumout\,
	datab => \ALU|ALT_INV_Mux28~8_combout\,
	datac => \ALU|ALT_INV_Mux30~12_combout\,
	datad => \ALU|ALT_INV_Mux29~7_combout\,
	dataf => \ALU|ALT_INV_Mux29~6_combout\,
	combout => \ALU|Mux29~8_combout\);

-- Location: LABCELL_X36_Y21_N9
\ALU|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux29~9_combout\ = ( \ALU|Mux29~5_combout\ ) # ( !\ALU|Mux29~5_combout\ & ( !\ALU|Mux29~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALU|ALT_INV_Mux29~8_combout\,
	dataf => \ALU|ALT_INV_Mux29~5_combout\,
	combout => \ALU|Mux29~9_combout\);

-- Location: FF_X31_Y20_N35
\REGFILE|registers[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[11][2]~feeder_combout\,
	asdata => \ALU|Mux29~9_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[11][2]~q\);

-- Location: LABCELL_X35_Y20_N27
\REGFILE|Mux29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][2]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[11][2]~q\,
	datab => \REGFILE|ALT_INV_registers[10][2]~q\,
	datac => \REGFILE|ALT_INV_registers[8][2]~q\,
	datad => \REGFILE|ALT_INV_registers[9][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux29~5_combout\);

-- Location: LABCELL_X36_Y21_N30
\REGFILE|Mux29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~8_combout\ = ( \REGFILE|registers[3][2]~q\ & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (\REGFILE|registers[2][2]~q\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) ) ) ) # ( !\REGFILE|registers[3][2]~q\ & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & \REGFILE|registers[2][2]~q\) ) ) ) # ( \REGFILE|registers[3][2]~q\ & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[1][2]~q\))) ) ) ) # ( !\REGFILE|registers[3][2]~q\ & ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\REGFILE|registers[0][2]~q\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((\REGFILE|registers[1][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[0][2]~q\,
	datab => \REGFILE|ALT_INV_registers[1][2]~q\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datad => \REGFILE|ALT_INV_registers[2][2]~q\,
	datae => \REGFILE|ALT_INV_registers[3][2]~q\,
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux29~8_combout\);

-- Location: LABCELL_X36_Y21_N36
\REGFILE|Mux29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][2]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][2]~q\,
	datab => \REGFILE|ALT_INV_registers[5][2]~q\,
	datac => \REGFILE|ALT_INV_registers[7][2]~q\,
	datad => \REGFILE|ALT_INV_registers[4][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux29~7_combout\);

-- Location: LABCELL_X35_Y21_N15
\REGFILE|Mux29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[14][2]~q\,
	datab => \REGFILE|ALT_INV_registers[13][2]~q\,
	datac => \REGFILE|ALT_INV_registers[15][2]~q\,
	datad => \REGFILE|ALT_INV_registers[12][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux29~6_combout\);

-- Location: LABCELL_X36_Y21_N27
\REGFILE|Mux29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~9_combout\ = ( \REGFILE|Mux29~6_combout\ & ( ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux29~8_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux29~7_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24)) ) ) # ( !\REGFILE|Mux29~6_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & (\REGFILE|Mux29~8_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ((\REGFILE|Mux29~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux29~8_combout\,
	datad => \REGFILE|ALT_INV_Mux29~7_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~6_combout\,
	combout => \REGFILE|Mux29~9_combout\);

-- Location: LABCELL_X35_Y23_N6
\REGFILE|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][2]~q\,
	datab => \REGFILE|ALT_INV_registers[25][2]~q\,
	datac => \REGFILE|ALT_INV_registers[21][2]~q\,
	datad => \REGFILE|ALT_INV_registers[17][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux29~1_combout\);

-- Location: LABCELL_X33_Y21_N24
\REGFILE|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[23][2]~q\,
	datab => \REGFILE|ALT_INV_registers[19][2]~q\,
	datac => \REGFILE|ALT_INV_registers[31][2]~q\,
	datad => \REGFILE|ALT_INV_registers[27][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux29~3_combout\);

-- Location: LABCELL_X35_Y23_N18
\REGFILE|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][2]~q\,
	datab => \REGFILE|ALT_INV_registers[24][2]~q\,
	datac => \REGFILE|ALT_INV_registers[28][2]~q\,
	datad => \REGFILE|ALT_INV_registers[16][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux29~0_combout\);

-- Location: MLABCELL_X34_Y21_N42
\REGFILE|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][2]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][2]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][2]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[18][2]~q\,
	datab => \REGFILE|ALT_INV_registers[22][2]~q\,
	datac => \REGFILE|ALT_INV_registers[26][2]~q\,
	datad => \REGFILE|ALT_INV_registers[30][2]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux29~2_combout\);

-- Location: LABCELL_X35_Y20_N18
\REGFILE|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~4_combout\ = ( \REGFILE|Mux29~0_combout\ & ( \REGFILE|Mux29~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux29~1_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux29~3_combout\)))) ) ) ) # ( !\REGFILE|Mux29~0_combout\ & ( \REGFILE|Mux29~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux29~1_combout\ & 
-- ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # (\REGFILE|Mux29~3_combout\)))) ) ) ) # ( \REGFILE|Mux29~0_combout\ & 
-- ( !\REGFILE|Mux29~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21))) # (\REGFILE|Mux29~1_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\REGFILE|Mux29~3_combout\ & \PCREGDATA|altsyncram_component|auto_generated|q_a\(21))))) ) ) ) # ( !\REGFILE|Mux29~0_combout\ & ( !\REGFILE|Mux29~2_combout\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux29~1_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux29~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111110011000100011100110011010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~1_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux29~3_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datae => \REGFILE|ALT_INV_Mux29~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~2_combout\,
	combout => \REGFILE|Mux29~4_combout\);

-- Location: LABCELL_X35_Y20_N3
\REGFILE|Mux29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux29~10_combout\ = ( \REGFILE|Mux29~4_combout\ & ( ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux29~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux29~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25)) ) ) # ( 
-- !\REGFILE|Mux29~4_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & ((!\REGFILE|Mux0~0_combout\ & ((\REGFILE|Mux29~9_combout\))) # (\REGFILE|Mux0~0_combout\ & (\REGFILE|Mux29~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux0~0_combout\,
	datad => \REGFILE|ALT_INV_Mux29~9_combout\,
	dataf => \REGFILE|ALT_INV_Mux29~4_combout\,
	combout => \REGFILE|Mux29~10_combout\);

-- Location: LABCELL_X35_Y17_N48
\ALU|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~1_combout\ = ( \ALU|ShiftRight1~30_combout\ & ( \ALU|ShiftRight1~32_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~31_combout\)))) # (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)) 
-- # (\ALU|ShiftRight1~26_combout\))) ) ) ) # ( !\ALU|ShiftRight1~30_combout\ & ( \ALU|ShiftRight1~32_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\REGFILE|Mux28~10_combout\) # (\ALU|ShiftRight1~31_combout\)))) # (\REGFILE|Mux29~10_combout\ & 
-- (\ALU|ShiftRight1~26_combout\ & ((\REGFILE|Mux28~10_combout\)))) ) ) ) # ( \ALU|ShiftRight1~30_combout\ & ( !\ALU|ShiftRight1~32_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~31_combout\ & !\REGFILE|Mux28~10_combout\)))) # 
-- (\REGFILE|Mux29~10_combout\ & (((!\REGFILE|Mux28~10_combout\)) # (\ALU|ShiftRight1~26_combout\))) ) ) ) # ( !\ALU|ShiftRight1~30_combout\ & ( !\ALU|ShiftRight1~32_combout\ & ( (!\REGFILE|Mux29~10_combout\ & (((\ALU|ShiftRight1~31_combout\ & 
-- !\REGFILE|Mux28~10_combout\)))) # (\REGFILE|Mux29~10_combout\ & (\ALU|ShiftRight1~26_combout\ & ((\REGFILE|Mux28~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \ALU|ALT_INV_ShiftRight1~26_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~31_combout\,
	datad => \REGFILE|ALT_INV_Mux28~10_combout\,
	datae => \ALU|ALT_INV_ShiftRight1~30_combout\,
	dataf => \ALU|ALT_INV_ShiftRight1~32_combout\,
	combout => \ALU|Mux24~1_combout\);

-- Location: LABCELL_X35_Y17_N30
\ALU|Mux24~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~11_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (\ALU|ShiftRight0~32_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~31_combout\)))))) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(9) & ( (\ALU|Mux24~0_combout\ & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & 
-- (\ALU|ShiftRight0~33_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8) & (((\ALU|ShiftRight0~27_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010000010101000001000000010000000100000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux24~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \ALU|ALT_INV_ShiftRight0~33_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~31_combout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	dataf => \ALU|ALT_INV_ShiftRight0~27_combout\,
	datag => \ALU|ALT_INV_ShiftRight0~32_combout\,
	combout => \ALU|Mux24~11_combout\);

-- Location: LABCELL_X37_Y16_N0
\ALU|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~7_combout\ = ( !\CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(2) & ((!\CONTROL|ALUControl\(0) & (\inputALU[7]~87_combout\ & \REGFILE|Mux24~10_combout\)) # (\CONTROL|ALUControl\(0) & ((\REGFILE|Mux24~10_combout\) 
-- # (\inputALU[7]~87_combout\)))))) # (\CONTROL|ALUControl\(3) & (!\CONTROL|ALUControl\(0) & (!\inputALU[7]~87_combout\ & (\CONTROL|ALUControl\(2) & !\REGFILE|Mux24~10_combout\)))) ) ) # ( \CONTROL|ALUControl\(1) & ( (!\CONTROL|ALUControl\(3) & 
-- (!\CONTROL|ALUControl\(0) & (\ALU|Add0~29_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001001000000000010000000100000101010000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_ALUControl\(3),
	datab => \CONTROL|ALT_INV_ALUControl\(0),
	datac => \ALU|ALT_INV_Add0~29_sumout\,
	datad => \CONTROL|ALT_INV_ALUControl\(2),
	datae => \CONTROL|ALT_INV_ALUControl\(1),
	dataf => \REGFILE|ALT_INV_Mux24~10_combout\,
	datag => \ALT_INV_inputALU[7]~87_combout\,
	combout => \ALU|Mux24~7_combout\);

-- Location: LABCELL_X29_Y18_N51
\ALU|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~2_combout\ = ( \ALU|ShiftLeft1~9_combout\ & ( (!\REGFILE|Mux28~10_combout\ & (\ALU|Mux27~5_combout\ & ((!\REGFILE|Mux29~10_combout\) # (\ALU|ShiftLeft1~5_combout\)))) ) ) # ( !\ALU|ShiftLeft1~9_combout\ & ( (\REGFILE|Mux29~10_combout\ & 
-- (!\REGFILE|Mux28~10_combout\ & (\ALU|ShiftLeft1~5_combout\ & \ALU|Mux27~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000100011000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux29~10_combout\,
	datab => \REGFILE|ALT_INV_Mux28~10_combout\,
	datac => \ALU|ALT_INV_ShiftLeft1~5_combout\,
	datad => \ALU|ALT_INV_Mux27~5_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft1~9_combout\,
	combout => \ALU|Mux24~2_combout\);

-- Location: LABCELL_X30_Y16_N6
\ALU|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~4_combout\ = ( \ALU|ShiftLeft0~15_combout\ & ( \ALU|ShiftLeft0~5_combout\ & ( (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux24~3_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout\ & ( 
-- \ALU|ShiftLeft0~5_combout\ & ( (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux24~3_combout\) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(8)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(9))))) ) ) ) # ( \ALU|ShiftLeft0~15_combout\ & ( 
-- !\ALU|ShiftLeft0~5_combout\ & ( (!\ALU|Mux27~9_combout\ & ((!\ALU|Mux24~3_combout\) # ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(9)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(8))))) ) ) ) # ( !\ALU|ShiftLeft0~15_combout\ & ( 
-- !\ALU|ShiftLeft0~5_combout\ & ( !\ALU|Mux27~9_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101111110000000011101111000000001010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux24~3_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	datad => \ALU|ALT_INV_Mux27~9_combout\,
	datae => \ALU|ALT_INV_ShiftLeft0~15_combout\,
	dataf => \ALU|ALT_INV_ShiftLeft0~5_combout\,
	combout => \ALU|Mux24~4_combout\);

-- Location: LABCELL_X30_Y16_N24
\ALU|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~5_combout\ = ( !\ALU|Mux24~2_combout\ & ( \ALU|Mux24~4_combout\ & ( (!\ALU|Mux27~0_combout\ & ((!\ALU|Mux27~4_combout\) # ((!\ALU|ShiftRight0~37_combout\)))) # (\ALU|Mux27~0_combout\ & (!\ALU|ShiftRight1~36_combout\ & ((!\ALU|Mux27~4_combout\) 
-- # (!\ALU|ShiftRight0~37_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111010110010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux27~0_combout\,
	datab => \ALU|ALT_INV_Mux27~4_combout\,
	datac => \ALU|ALT_INV_ShiftRight1~36_combout\,
	datad => \ALU|ALT_INV_ShiftRight0~37_combout\,
	datae => \ALU|ALT_INV_Mux24~2_combout\,
	dataf => \ALU|ALT_INV_Mux24~4_combout\,
	combout => \ALU|Mux24~5_combout\);

-- Location: LABCELL_X35_Y17_N18
\ALU|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \ALU|Mux24~6_combout\ = ( \ALU|Mux24~7_combout\ & ( \ALU|Mux24~5_combout\ ) ) # ( !\ALU|Mux24~7_combout\ & ( \ALU|Mux24~5_combout\ & ( (\ALU|Mux27~3_combout\ & (((\ALU|Mux24~1_combout\ & \ALU|Mux27~8_combout\)) # (\ALU|Mux24~11_combout\))) ) ) ) # ( 
-- \ALU|Mux24~7_combout\ & ( !\ALU|Mux24~5_combout\ ) ) # ( !\ALU|Mux24~7_combout\ & ( !\ALU|Mux24~5_combout\ & ( \ALU|Mux27~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000001000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux24~1_combout\,
	datab => \ALU|ALT_INV_Mux27~8_combout\,
	datac => \ALU|ALT_INV_Mux27~3_combout\,
	datad => \ALU|ALT_INV_Mux24~11_combout\,
	datae => \ALU|ALT_INV_Mux24~7_combout\,
	dataf => \ALU|ALT_INV_Mux24~5_combout\,
	combout => \ALU|Mux24~6_combout\);

-- Location: FF_X45_Y19_N59
\REGFILE|registers[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \REGFILE|registers[9][7]~feeder_combout\,
	asdata => \ALU|Mux24~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	sload => \CONTROL|ALT_INV_Mux6~1_combout\,
	ena => \REGFILE|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REGFILE|registers[9][7]~q\);

-- Location: LABCELL_X43_Y19_N9
\REGFILE|Mux24~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~5_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[11][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[10][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[9][7]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[8][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[9][7]~q\,
	datab => \REGFILE|ALT_INV_registers[10][7]~q\,
	datac => \REGFILE|ALT_INV_registers[11][7]~q\,
	datad => \REGFILE|ALT_INV_registers[8][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux24~5_combout\);

-- Location: LABCELL_X43_Y17_N48
\REGFILE|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~0_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[28][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[24][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[20][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[16][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[20][7]~q\,
	datab => \REGFILE|ALT_INV_registers[16][7]~q\,
	datac => \REGFILE|ALT_INV_registers[24][7]~q\,
	datad => \REGFILE|ALT_INV_registers[28][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux24~0_combout\);

-- Location: LABCELL_X43_Y17_N39
\REGFILE|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~3_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[31][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[27][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[23][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[19][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[27][7]~q\,
	datab => \REGFILE|ALT_INV_registers[31][7]~q\,
	datac => \REGFILE|ALT_INV_registers[19][7]~q\,
	datad => \REGFILE|ALT_INV_registers[23][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux24~3_combout\);

-- Location: LABCELL_X43_Y17_N0
\REGFILE|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~1_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[29][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[25][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[21][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[17][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[29][7]~q\,
	datab => \REGFILE|ALT_INV_registers[21][7]~q\,
	datac => \REGFILE|ALT_INV_registers[17][7]~q\,
	datad => \REGFILE|ALT_INV_registers[25][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux24~1_combout\);

-- Location: LABCELL_X43_Y17_N12
\REGFILE|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[30][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[26][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[22][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & ( \REGFILE|registers[18][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[26][7]~q\,
	datab => \REGFILE|ALT_INV_registers[18][7]~q\,
	datac => \REGFILE|ALT_INV_registers[22][7]~q\,
	datad => \REGFILE|ALT_INV_registers[30][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	combout => \REGFILE|Mux24~2_combout\);

-- Location: LABCELL_X43_Y17_N30
\REGFILE|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~4_combout\ = ( \REGFILE|Mux24~1_combout\ & ( \REGFILE|Mux24~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux24~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux24~3_combout\)))) ) ) ) # ( !\REGFILE|Mux24~1_combout\ & ( \REGFILE|Mux24~2_combout\ & ( 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (((\REGFILE|Mux24~0_combout\)) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux24~3_combout\)))) ) ) ) # ( \REGFILE|Mux24~1_combout\ & ( !\REGFILE|Mux24~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux24~0_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22)) # ((\REGFILE|Mux24~3_combout\)))) ) ) ) # ( 
-- !\REGFILE|Mux24~1_combout\ & ( !\REGFILE|Mux24~2_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|Mux24~0_combout\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|Mux24~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datac => \REGFILE|ALT_INV_Mux24~0_combout\,
	datad => \REGFILE|ALT_INV_Mux24~3_combout\,
	datae => \REGFILE|ALT_INV_Mux24~1_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~2_combout\,
	combout => \REGFILE|Mux24~4_combout\);

-- Location: LABCELL_X43_Y19_N51
\REGFILE|Mux24~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~6_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[15][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[14][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[13][7]~q\ ) ) ) 
-- # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[12][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[13][7]~q\,
	datab => \REGFILE|ALT_INV_registers[14][7]~q\,
	datac => \REGFILE|ALT_INV_registers[12][7]~q\,
	datad => \REGFILE|ALT_INV_registers[15][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux24~6_combout\);

-- Location: LABCELL_X42_Y19_N57
\REGFILE|Mux24~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~8_combout\ = ( \REGFILE|registers[2][7]~q\ & ( \REGFILE|registers[0][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21)) # ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][7]~q\))) ) ) ) # ( !\REGFILE|registers[2][7]~q\ & ( \REGFILE|registers[0][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][7]~q\)))) ) ) ) # ( \REGFILE|registers[2][7]~q\ & ( !\REGFILE|registers[0][7]~q\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(22))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][7]~q\))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][7]~q\)))) ) ) ) # ( !\REGFILE|registers[2][7]~q\ & ( !\REGFILE|registers[0][7]~q\ & ( (\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & 
-- ((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ((\REGFILE|registers[1][7]~q\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & (\REGFILE|registers[3][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[3][7]~q\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	datac => \REGFILE|ALT_INV_registers[1][7]~q\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	datae => \REGFILE|ALT_INV_registers[2][7]~q\,
	dataf => \REGFILE|ALT_INV_registers[0][7]~q\,
	combout => \REGFILE|Mux24~8_combout\);

-- Location: LABCELL_X42_Y19_N33
\REGFILE|Mux24~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~7_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[7][7]~q\ ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[6][7]~q\ ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[5][7]~q\ ) ) ) # 
-- ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(21) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(22) & ( \REGFILE|registers[4][7]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_registers[6][7]~q\,
	datab => \REGFILE|ALT_INV_registers[5][7]~q\,
	datac => \REGFILE|ALT_INV_registers[7][7]~q\,
	datad => \REGFILE|ALT_INV_registers[4][7]~q\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(21),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(22),
	combout => \REGFILE|Mux24~7_combout\);

-- Location: LABCELL_X42_Y19_N45
\REGFILE|Mux24~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~9_combout\ = ( \REGFILE|Mux24~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\PCREGDATA|altsyncram_component|auto_generated|q_a\(23)) # (\REGFILE|Mux24~8_combout\)))) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux24~6_combout\)) ) ) # ( !\REGFILE|Mux24~7_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (((\REGFILE|Mux24~8_combout\ & 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(23))))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(24) & (\REGFILE|Mux24~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000111010001000100011101110111010001110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux24~6_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(24),
	datac => \REGFILE|ALT_INV_Mux24~8_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(23),
	dataf => \REGFILE|ALT_INV_Mux24~7_combout\,
	combout => \REGFILE|Mux24~9_combout\);

-- Location: LABCELL_X43_Y17_N45
\REGFILE|Mux24~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \REGFILE|Mux24~10_combout\ = ( \REGFILE|Mux24~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (((!\REGFILE|Mux0~0_combout\)) # (\REGFILE|Mux24~5_combout\))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux24~4_combout\)))) ) ) # ( !\REGFILE|Mux24~9_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & (\REGFILE|Mux24~5_combout\ & ((\REGFILE|Mux0~0_combout\)))) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(25) & 
-- (((\REGFILE|Mux24~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|ALT_INV_Mux24~5_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(25),
	datac => \REGFILE|ALT_INV_Mux24~4_combout\,
	datad => \REGFILE|ALT_INV_Mux0~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux24~9_combout\,
	combout => \REGFILE|Mux24~10_combout\);

-- Location: LABCELL_X40_Y17_N12
\NEXT_PC[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[7]~7_combout\ = ( \Add0~21_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~21_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( !\Add0~21_sumout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~21_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(5))) ) ) ) # ( \Add0~21_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux24~10_combout\) ) ) ) # ( !\Add0~21_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (\REGFILE|Mux24~10_combout\ & \PC|PC[1]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datab => \ALT_INV_Add1~21_sumout\,
	datac => \REGFILE|ALT_INV_Mux24~10_combout\,
	datad => \PC|ALT_INV_PC[1]~0_combout\,
	datae => \ALT_INV_Add0~21_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[7]~7_combout\);

-- Location: FF_X40_Y17_N14
\PC|PC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[7]~7_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(7));

-- Location: LABCELL_X40_Y15_N42
\NEXT_PC[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[6]~6_combout\ = ( \Add0~17_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~17_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( !\Add0~17_sumout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~17_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(4)))) ) ) ) # ( \Add0~17_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # 
-- (\REGFILE|Mux25~10_combout\) ) ) ) # ( !\Add0~17_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & \REGFILE|Mux25~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \ALT_INV_Add1~17_sumout\,
	datac => \REGFILE|ALT_INV_Mux25~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	datae => \ALT_INV_Add0~17_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[6]~6_combout\);

-- Location: FF_X40_Y15_N44
\PC|PC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[6]~6_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(6));

-- Location: LABCELL_X40_Y17_N24
\NEXT_PC[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[5]~5_combout\ = ( \REGFILE|Mux26~10_combout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~13_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)))) ) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add1~13_sumout\)) # (\PC|PC[1]~0_combout\ & ((\PCREGDATA|altsyncram_component|auto_generated|q_a\(3)))) ) ) ) # ( \REGFILE|Mux26~10_combout\ & ( !\PC|PC[2]~1_combout\ & ( (\Add0~13_sumout\) # 
-- (\PC|PC[1]~0_combout\) ) ) ) # ( !\REGFILE|Mux26~10_combout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~13_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	datad => \ALT_INV_Add0~13_sumout\,
	datae => \REGFILE|ALT_INV_Mux26~10_combout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[5]~5_combout\);

-- Location: FF_X40_Y17_N26
\PC|PC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[5]~5_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(5));

-- Location: LABCELL_X40_Y15_N12
\NEXT_PC[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[4]~4_combout\ = ( \REGFILE|Mux27~10_combout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~9_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( !\REGFILE|Mux27~10_combout\ & ( 
-- \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add1~9_sumout\))) # (\PC|PC[1]~0_combout\ & (\PCREGDATA|altsyncram_component|auto_generated|q_a\(2))) ) ) ) # ( \REGFILE|Mux27~10_combout\ & ( !\PC|PC[2]~1_combout\ & ( (\Add0~9_sumout\) # 
-- (\PC|PC[1]~0_combout\) ) ) ) # ( !\REGFILE|Mux27~10_combout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & \Add0~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC[1]~0_combout\,
	datab => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \ALT_INV_Add1~9_sumout\,
	datad => \ALT_INV_Add0~9_sumout\,
	datae => \REGFILE|ALT_INV_Mux27~10_combout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[4]~4_combout\);

-- Location: FF_X40_Y15_N14
\PC|PC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[4]~4_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(4));

-- Location: LABCELL_X37_Y17_N36
\PC|PC[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PC|PC[1]~0_combout\ = ( \CONTROL|Mux6~0_combout\ & ( (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) & (((!\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & \CONTROL|Mux1~0_combout\)) # 
-- (\PCREGDATA|altsyncram_component|auto_generated|q_a\(27)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101111000000000010111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	datab => \CONTROL|ALT_INV_Mux1~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \CONTROL|ALT_INV_Mux6~0_combout\,
	combout => \PC|PC[1]~0_combout\);

-- Location: LABCELL_X37_Y17_N48
\NEXT_PC[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[3]~3_combout\ = ( \Add1~5_sumout\ & ( \PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\) # (\PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( !\Add1~5_sumout\ & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\ & 
-- \PCREGDATA|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( \Add1~5_sumout\ & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~5_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux28~10_combout\))) ) ) ) # ( !\Add1~5_sumout\ & ( 
-- !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & (\Add0~5_sumout\)) # (\PC|PC[1]~0_combout\ & ((\REGFILE|Mux28~10_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux28~10_combout\,
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \ALT_INV_Add1~5_sumout\,
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[3]~3_combout\);

-- Location: FF_X37_Y17_N50
\PC|PC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[3]~3_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(3));

-- Location: LABCELL_X40_Y17_N6
\NEXT_PC[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[2]~2_combout\ = ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( \PC|PC[2]~1_combout\ & ( (\PC|PC[1]~0_combout\) # (\Add1~1_sumout\) ) ) ) # ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( \PC|PC[2]~1_combout\ & ( 
-- (\Add1~1_sumout\ & !\PC|PC[1]~0_combout\) ) ) ) # ( \PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~1_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux29~10_combout\)) ) ) ) # ( 
-- !\PCREGDATA|altsyncram_component|auto_generated|q_a\(0) & ( !\PC|PC[2]~1_combout\ & ( (!\PC|PC[1]~0_combout\ & ((\Add0~1_sumout\))) # (\PC|PC[1]~0_combout\ & (\REGFILE|Mux29~10_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add1~1_sumout\,
	datab => \PC|ALT_INV_PC[1]~0_combout\,
	datac => \REGFILE|ALT_INV_Mux29~10_combout\,
	datad => \ALT_INV_Add0~1_sumout\,
	datae => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \PC|ALT_INV_PC[2]~1_combout\,
	combout => \NEXT_PC[2]~2_combout\);

-- Location: FF_X40_Y17_N8
\PC|PC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[2]~2_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(2));

-- Location: LABCELL_X40_Y17_N18
\CONTROL|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux19~0_combout\ = ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(26) & ( !\PCREGDATA|altsyncram_component|auto_generated|q_a\(28) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(28),
	dataf => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(26),
	combout => \CONTROL|Mux19~0_combout\);

-- Location: LABCELL_X40_Y17_N3
\CONTROL|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \CONTROL|Mux7~0_combout\ = ( \CONTROL|Mux1~0_combout\ & ( (\CONTROL|Mux19~0_combout\ & (!\PCREGDATA|altsyncram_component|auto_generated|q_a\(27) & \CONTROL|Mux6~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux19~0_combout\,
	datac => \PCREGDATA|altsyncram_component|auto_generated|ALT_INV_q_a\(27),
	datad => \CONTROL|ALT_INV_Mux6~0_combout\,
	dataf => \CONTROL|ALT_INV_Mux1~0_combout\,
	combout => \CONTROL|Mux7~0_combout\);

-- Location: MLABCELL_X34_Y11_N12
\NEXT_PC[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \NEXT_PC[0]~0_combout\ = ( \REGFILE|Mux31~10_combout\ & ( \CONTROL|Mux7~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \CONTROL|ALT_INV_Mux7~0_combout\,
	dataf => \REGFILE|ALT_INV_Mux31~10_combout\,
	combout => \NEXT_PC[0]~0_combout\);

-- Location: FF_X34_Y11_N14
\PC|PC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \slow_clock~inputCLKENA0_outclk\,
	d => \NEXT_PC[0]~0_combout\,
	clrn => \reset~inputCLKENA0_outclk\,
	ena => \PC|PC[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PC|PC\(0));

-- Location: MLABCELL_X39_Y22_N39
\WDATA[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[0]~0_combout\ = ( \ALU|Mux31~10_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \PC|PC\(0) ) ) ) # ( !\ALU|Mux31~10_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \PC|PC\(0) ) ) ) # ( \ALU|Mux31~10_combout\ & ( !\CONTROL|Mux6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PC|ALT_INV_PC\(0),
	datae => \ALU|ALT_INV_Mux31~10_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[0]~0_combout\);

-- Location: LABCELL_X35_Y20_N9
\WDATA[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[1]~1_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \PC|PC\(1) ) ) # ( !\CONTROL|Mux6~1_combout\ & ( (!\ALU|Mux30~16_combout\) # (\ALU|Mux30~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100001111111111110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PC|ALT_INV_PC\(1),
	datac => \ALU|ALT_INV_Mux30~10_combout\,
	datad => \ALU|ALT_INV_Mux30~16_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[1]~1_combout\);

-- Location: LABCELL_X36_Y21_N15
\WDATA[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[2]~2_combout\ = ( \ALU|Mux29~5_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~1_sumout\) ) ) # ( !\ALU|Mux29~5_combout\ & ( (!\CONTROL|Mux6~1_combout\ & ((!\ALU|Mux29~8_combout\))) # (\CONTROL|Mux6~1_combout\ & (\Add0~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000110110001101100011011000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_Add0~1_sumout\,
	datac => \ALU|ALT_INV_Mux29~8_combout\,
	dataf => \ALU|ALT_INV_Mux29~5_combout\,
	combout => \WDATA[2]~2_combout\);

-- Location: LABCELL_X37_Y20_N9
\WDATA[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[3]~3_combout\ = (!\CONTROL|Mux6~1_combout\ & (((!\ALU|Mux28~19_combout\) # (\ALU|Mux28~16_combout\)))) # (\CONTROL|Mux6~1_combout\ & (\Add0~5_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100110101111101010011010111110101001101011111010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~5_sumout\,
	datab => \ALU|ALT_INV_Mux28~16_combout\,
	datac => \CONTROL|ALT_INV_Mux6~1_combout\,
	datad => \ALU|ALT_INV_Mux28~19_combout\,
	combout => \WDATA[3]~3_combout\);

-- Location: LABCELL_X40_Y23_N21
\WDATA[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[4]~4_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \Add0~9_sumout\ ) ) # ( !\CONTROL|Mux6~1_combout\ & ( \ALU|Mux27~12_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~9_sumout\,
	datac => \ALU|ALT_INV_Mux27~12_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[4]~4_combout\);

-- Location: LABCELL_X33_Y22_N54
\WDATA[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[5]~5_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \Add0~13_sumout\ ) ) # ( !\CONTROL|Mux6~1_combout\ & ( \ALU|Mux26~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux26~5_combout\,
	datab => \ALT_INV_Add0~13_sumout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[5]~5_combout\);

-- Location: LABCELL_X36_Y22_N27
\WDATA[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[6]~6_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \Add0~17_sumout\ ) ) # ( !\CONTROL|Mux6~1_combout\ & ( \ALU|Mux25~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALU|ALT_INV_Mux25~5_combout\,
	datac => \ALT_INV_Add0~17_sumout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[6]~6_combout\);

-- Location: LABCELL_X55_Y14_N15
\WDATA[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[7]~7_combout\ = ( \ALU|Mux24~6_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~21_sumout\) ) ) # ( !\ALU|Mux24~6_combout\ & ( (\CONTROL|Mux6~1_combout\ & \Add0~21_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_Add0~21_sumout\,
	dataf => \ALU|ALT_INV_Mux24~6_combout\,
	combout => \WDATA[7]~7_combout\);

-- Location: LABCELL_X50_Y21_N42
\WDATA[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[8]~8_combout\ = ( \ALU|Mux23~10_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~25_sumout\ ) ) ) # ( !\ALU|Mux23~10_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~25_sumout\ ) ) ) # ( \ALU|Mux23~10_combout\ & ( !\CONTROL|Mux6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~25_sumout\,
	datae => \ALU|ALT_INV_Mux23~10_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[8]~8_combout\);

-- Location: MLABCELL_X47_Y12_N9
\WDATA[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[9]~9_combout\ = ( \ALU|Mux22~3_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~29_sumout\ ) ) ) # ( !\ALU|Mux22~3_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~29_sumout\ ) ) ) # ( \ALU|Mux22~3_combout\ & ( !\CONTROL|Mux6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~29_sumout\,
	datae => \ALU|ALT_INV_Mux22~3_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[9]~9_combout\);

-- Location: LABCELL_X37_Y19_N12
\WDATA[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[10]~10_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \Add0~33_sumout\ ) ) # ( !\CONTROL|Mux6~1_combout\ & ( \ALU|Mux21~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALU|ALT_INV_Mux21~4_combout\,
	datad => \ALT_INV_Add0~33_sumout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[10]~10_combout\);

-- Location: LABCELL_X46_Y6_N24
\WDATA[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[11]~11_combout\ = ( \ALU|Mux20~7_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~37_sumout\ ) ) ) # ( !\ALU|Mux20~7_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~37_sumout\ ) ) ) # ( \ALU|Mux20~7_combout\ & ( !\CONTROL|Mux6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add0~37_sumout\,
	datae => \ALU|ALT_INV_Mux20~7_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[11]~11_combout\);

-- Location: LABCELL_X51_Y19_N15
\WDATA[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[12]~12_combout\ = ( \ALU|Mux19~7_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~41_sumout\) ) ) # ( !\ALU|Mux19~7_combout\ & ( (\CONTROL|Mux6~1_combout\ & \Add0~41_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datac => \ALT_INV_Add0~41_sumout\,
	dataf => \ALU|ALT_INV_Mux19~7_combout\,
	combout => \WDATA[12]~12_combout\);

-- Location: LABCELL_X48_Y19_N57
\WDATA[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[13]~13_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \Add0~45_sumout\ ) ) # ( !\CONTROL|Mux6~1_combout\ & ( \ALU|Mux18~7_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~45_sumout\,
	datac => \ALU|ALT_INV_Mux18~7_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[13]~13_combout\);

-- Location: LABCELL_X51_Y19_N54
\WDATA[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[14]~14_combout\ = ( \ALU|Mux17~9_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~49_sumout\ ) ) ) # ( !\ALU|Mux17~9_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~49_sumout\ ) ) ) # ( \ALU|Mux17~9_combout\ & ( !\CONTROL|Mux6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add0~49_sumout\,
	datae => \ALU|ALT_INV_Mux17~9_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[14]~14_combout\);

-- Location: LABCELL_X42_Y10_N42
\WDATA[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[15]~15_combout\ = ( \ALU|Mux16~10_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~53_sumout\ ) ) ) # ( !\ALU|Mux16~10_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~53_sumout\ ) ) ) # ( \ALU|Mux16~10_combout\ & ( !\CONTROL|Mux6~1_combout\ & ( 
-- ((\ALU|Mux16~0_combout\) # (\ALU|Mux16~3_combout\)) # (\ALU|Mux16~6_combout\) ) ) ) # ( !\ALU|Mux16~10_combout\ & ( !\CONTROL|Mux6~1_combout\ & ( (\ALU|Mux16~3_combout\) # (\ALU|Mux16~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux16~6_combout\,
	datab => \ALU|ALT_INV_Mux16~3_combout\,
	datac => \ALT_INV_Add0~53_sumout\,
	datad => \ALU|ALT_INV_Mux16~0_combout\,
	datae => \ALU|ALT_INV_Mux16~10_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[15]~15_combout\);

-- Location: LABCELL_X30_Y22_N27
\WDATA[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[16]~16_combout\ = ( \ALU|Mux15~5_combout\ & ( \ALU|Mux15~6_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~57_sumout\) ) ) ) # ( !\ALU|Mux15~5_combout\ & ( \ALU|Mux15~6_combout\ & ( (!\CONTROL|Mux6~1_combout\ & (((\ALU|Mux15~9_combout\)) # 
-- (\ALU|Mux15~8_combout\))) # (\CONTROL|Mux6~1_combout\ & (((\Add0~57_sumout\)))) ) ) ) # ( \ALU|Mux15~5_combout\ & ( !\ALU|Mux15~6_combout\ & ( (!\CONTROL|Mux6~1_combout\ & (((\ALU|Mux15~9_combout\)) # (\ALU|Mux15~8_combout\))) # (\CONTROL|Mux6~1_combout\ 
-- & (((\Add0~57_sumout\)))) ) ) ) # ( !\ALU|Mux15~5_combout\ & ( !\ALU|Mux15~6_combout\ & ( (!\CONTROL|Mux6~1_combout\ & (((\ALU|Mux15~9_combout\)) # (\ALU|Mux15~8_combout\))) # (\CONTROL|Mux6~1_combout\ & (((\Add0~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001111111001010100111111100101010011111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALU|ALT_INV_Mux15~8_combout\,
	datac => \ALU|ALT_INV_Mux15~9_combout\,
	datad => \ALT_INV_Add0~57_sumout\,
	datae => \ALU|ALT_INV_Mux15~5_combout\,
	dataf => \ALU|ALT_INV_Mux15~6_combout\,
	combout => \WDATA[16]~16_combout\);

-- Location: MLABCELL_X52_Y14_N54
\WDATA[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[17]~17_combout\ = ( \ALU|Mux14~5_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~61_sumout\ ) ) ) # ( !\ALU|Mux14~5_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~61_sumout\ ) ) ) # ( \ALU|Mux14~5_combout\ & ( !\CONTROL|Mux6~1_combout\ ) ) # ( 
-- !\ALU|Mux14~5_combout\ & ( !\CONTROL|Mux6~1_combout\ & ( ((\ALU|Mux15~6_combout\ & \ALU|Mux14~3_combout\)) # (\ALU|Mux14~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux14~6_combout\,
	datab => \ALT_INV_Add0~61_sumout\,
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Mux14~3_combout\,
	datae => \ALU|ALT_INV_Mux14~5_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[17]~17_combout\);

-- Location: LABCELL_X30_Y21_N36
\WDATA[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[18]~18_combout\ = ( \ALU|Mux13~3_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~65_sumout\ ) ) ) # ( !\ALU|Mux13~3_combout\ & ( \CONTROL|Mux6~1_combout\ & ( \Add0~65_sumout\ ) ) ) # ( \ALU|Mux13~3_combout\ & ( !\CONTROL|Mux6~1_combout\ & ( 
-- ((\ALU|Mux13~6_combout\) # (\ALU|Mux15~6_combout\)) # (\ALU|Mux13~5_combout\) ) ) ) # ( !\ALU|Mux13~3_combout\ & ( !\CONTROL|Mux6~1_combout\ & ( (\ALU|Mux13~6_combout\) # (\ALU|Mux13~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111011101111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux13~5_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALT_INV_Add0~65_sumout\,
	datad => \ALU|ALT_INV_Mux13~6_combout\,
	datae => \ALU|ALT_INV_Mux13~3_combout\,
	dataf => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[18]~18_combout\);

-- Location: MLABCELL_X34_Y13_N54
\WDATA[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[19]~19_combout\ = ( \ALU|Mux12~6_combout\ & ( \ALU|Mux12~5_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~69_sumout\) ) ) ) # ( !\ALU|Mux12~6_combout\ & ( \ALU|Mux12~5_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~69_sumout\) ) ) ) # ( 
-- \ALU|Mux12~6_combout\ & ( !\ALU|Mux12~5_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~69_sumout\) ) ) ) # ( !\ALU|Mux12~6_combout\ & ( !\ALU|Mux12~5_combout\ & ( (!\CONTROL|Mux6~1_combout\ & (((\ALU|Mux12~3_combout\ & \ALU|Mux15~6_combout\)))) # 
-- (\CONTROL|Mux6~1_combout\ & (\Add0~69_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101111111110101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add0~69_sumout\,
	datab => \ALU|ALT_INV_Mux12~3_combout\,
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \CONTROL|ALT_INV_Mux6~1_combout\,
	datae => \ALU|ALT_INV_Mux12~6_combout\,
	dataf => \ALU|ALT_INV_Mux12~5_combout\,
	combout => \WDATA[19]~19_combout\);

-- Location: LABCELL_X33_Y11_N42
\WDATA[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[20]~20_combout\ = ( \ALU|Mux11~5_combout\ & ( \Add0~73_sumout\ ) ) # ( !\ALU|Mux11~5_combout\ & ( \Add0~73_sumout\ & ( (((\ALU|Mux15~6_combout\ & \ALU|Mux11~3_combout\)) # (\ALU|Mux11~6_combout\)) # (\CONTROL|Mux6~1_combout\) ) ) ) # ( 
-- \ALU|Mux11~5_combout\ & ( !\Add0~73_sumout\ & ( !\CONTROL|Mux6~1_combout\ ) ) ) # ( !\ALU|Mux11~5_combout\ & ( !\Add0~73_sumout\ & ( (!\CONTROL|Mux6~1_combout\ & (((\ALU|Mux15~6_combout\ & \ALU|Mux11~3_combout\)) # (\ALU|Mux11~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101010101010101010101001110111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALU|ALT_INV_Mux11~6_combout\,
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Mux11~3_combout\,
	datae => \ALU|ALT_INV_Mux11~5_combout\,
	dataf => \ALT_INV_Add0~73_sumout\,
	combout => \WDATA[20]~20_combout\);

-- Location: MLABCELL_X34_Y14_N0
\WDATA[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[21]~21_combout\ = ( \CONTROL|Mux6~1_combout\ & ( \Add0~77_sumout\ ) ) # ( !\CONTROL|Mux6~1_combout\ & ( (!\ALU|Mux10~7_combout\) # ((\ALU|Mux10~3_combout\ & \ALU|Mux15~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011000011110000111110101010101110110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux10~7_combout\,
	datab => \ALU|ALT_INV_Mux10~3_combout\,
	datac => \ALT_INV_Add0~77_sumout\,
	datad => \ALU|ALT_INV_Mux15~6_combout\,
	datae => \CONTROL|ALT_INV_Mux6~1_combout\,
	combout => \WDATA[21]~21_combout\);

-- Location: LABCELL_X50_Y18_N33
\WDATA[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[22]~22_combout\ = ( \Add0~81_sumout\ & ( \ALU|Mux9~8_combout\ & ( ((!\ALU|Mux9~10_combout\) # (\ALU|Mux15~6_combout\)) # (\CONTROL|Mux6~1_combout\) ) ) ) # ( !\Add0~81_sumout\ & ( \ALU|Mux9~8_combout\ & ( (!\CONTROL|Mux6~1_combout\ & 
-- ((!\ALU|Mux9~10_combout\) # (\ALU|Mux15~6_combout\))) ) ) ) # ( \Add0~81_sumout\ & ( !\ALU|Mux9~8_combout\ & ( (!\ALU|Mux9~10_combout\) # (\CONTROL|Mux6~1_combout\) ) ) ) # ( !\Add0~81_sumout\ & ( !\ALU|Mux9~8_combout\ & ( (!\CONTROL|Mux6~1_combout\ & 
-- !\ALU|Mux9~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000111111110101010110101010000010101111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datac => \ALU|ALT_INV_Mux15~6_combout\,
	datad => \ALU|ALT_INV_Mux9~10_combout\,
	datae => \ALT_INV_Add0~81_sumout\,
	dataf => \ALU|ALT_INV_Mux9~8_combout\,
	combout => \WDATA[22]~22_combout\);

-- Location: LABCELL_X29_Y19_N12
\WDATA[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[23]~23_combout\ = ( \ALU|Mux8~4_combout\ & ( \Add0~85_sumout\ & ( (!\ALU|Mux8~11_combout\) # ((\CONTROL|Mux6~1_combout\) # (\ALU|Mux15~6_combout\)) ) ) ) # ( !\ALU|Mux8~4_combout\ & ( \Add0~85_sumout\ & ( (!\ALU|Mux8~11_combout\) # 
-- (\CONTROL|Mux6~1_combout\) ) ) ) # ( \ALU|Mux8~4_combout\ & ( !\Add0~85_sumout\ & ( (!\CONTROL|Mux6~1_combout\ & ((!\ALU|Mux8~11_combout\) # (\ALU|Mux15~6_combout\))) ) ) ) # ( !\ALU|Mux8~4_combout\ & ( !\Add0~85_sumout\ & ( (!\ALU|Mux8~11_combout\ & 
-- !\CONTROL|Mux6~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101100001011000010101111101011111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~11_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \CONTROL|ALT_INV_Mux6~1_combout\,
	datae => \ALU|ALT_INV_Mux8~4_combout\,
	dataf => \ALT_INV_Add0~85_sumout\,
	combout => \WDATA[23]~23_combout\);

-- Location: LABCELL_X30_Y13_N33
\WDATA[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[24]~24_combout\ = ( \ALU|Mux15~6_combout\ & ( (!\CONTROL|Mux6~1_combout\ & (((!\ALU|Mux7~8_combout\) # (\ALU|Mux7~3_combout\)))) # (\CONTROL|Mux6~1_combout\ & (\Add0~89_sumout\)) ) ) # ( !\ALU|Mux15~6_combout\ & ( (!\CONTROL|Mux6~1_combout\ & 
-- ((!\ALU|Mux7~8_combout\))) # (\CONTROL|Mux6~1_combout\ & (\Add0~89_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100010001101110110001000110111011000110111011101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_Add0~89_sumout\,
	datac => \ALU|ALT_INV_Mux7~3_combout\,
	datad => \ALU|ALT_INV_Mux7~8_combout\,
	dataf => \ALU|ALT_INV_Mux15~6_combout\,
	combout => \WDATA[24]~24_combout\);

-- Location: LABCELL_X35_Y13_N15
\WDATA[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[25]~25_combout\ = ( \ALU|Mux6~8_combout\ & ( (!\CONTROL|Mux6~1_combout\ & (((\ALU|Mux6~3_combout\ & \ALU|Mux15~6_combout\)))) # (\CONTROL|Mux6~1_combout\ & (\Add0~93_sumout\)) ) ) # ( !\ALU|Mux6~8_combout\ & ( (!\CONTROL|Mux6~1_combout\) # 
-- (\Add0~93_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111011101110111011101100010001000110110001000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_Add0~93_sumout\,
	datac => \ALU|ALT_INV_Mux6~3_combout\,
	datad => \ALU|ALT_INV_Mux15~6_combout\,
	dataf => \ALU|ALT_INV_Mux6~8_combout\,
	combout => \WDATA[25]~25_combout\);

-- Location: MLABCELL_X34_Y10_N36
\WDATA[26]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[26]~34_combout\ = ( !\CONTROL|Mux6~1_combout\ & ( ((!\ALU|Mux5~3_combout\ & (((\ALU|Mux8~5_combout\ & \ALU|Add0~105_sumout\)))) # (\ALU|Mux5~3_combout\ & (((\ALU|Mux8~5_combout\ & \ALU|Add0~105_sumout\)) # (\ALU|Mux15~6_combout\)))) # 
-- (\ALU|Mux5~7_combout\) ) ) # ( \CONTROL|Mux6~1_combout\ & ( (((\Add0~97_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001111100011111000011110000111100011111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux5~3_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALT_INV_Add0~97_sumout\,
	datad => \ALU|ALT_INV_Mux8~5_combout\,
	datae => \CONTROL|ALT_INV_Mux6~1_combout\,
	dataf => \ALU|ALT_INV_Add0~105_sumout\,
	datag => \ALU|ALT_INV_Mux5~7_combout\,
	combout => \WDATA[26]~34_combout\);

-- Location: LABCELL_X30_Y13_N42
\WDATA[27]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[27]~30_combout\ = ( !\CONTROL|Mux6~1_combout\ & ( ((!\ALU|Mux8~5_combout\ & (\ALU|Mux15~6_combout\ & (\ALU|Mux4~3_combout\))) # (\ALU|Mux8~5_combout\ & (((\ALU|Mux15~6_combout\ & \ALU|Mux4~3_combout\)) # (\ALU|Add0~109_sumout\)))) # 
-- (\ALU|Mux4~7_combout\) ) ) # ( \CONTROL|Mux6~1_combout\ & ( (((\Add0~101_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100111111000011110000111101011111011111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALU|ALT_INV_Mux8~5_combout\,
	datab => \ALU|ALT_INV_Mux15~6_combout\,
	datac => \ALT_INV_Add0~101_sumout\,
	datad => \ALU|ALT_INV_Mux4~3_combout\,
	datae => \CONTROL|ALT_INV_Mux6~1_combout\,
	dataf => \ALU|ALT_INV_Add0~109_sumout\,
	datag => \ALU|ALT_INV_Mux4~7_combout\,
	combout => \WDATA[27]~30_combout\);

-- Location: LABCELL_X37_Y11_N42
\WDATA[28]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[28]~26_combout\ = ( \ALU|Mux3~6_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~105_sumout\) ) ) # ( !\ALU|Mux3~6_combout\ & ( (\CONTROL|Mux6~1_combout\ & \Add0~105_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \CONTROL|ALT_INV_Mux6~1_combout\,
	datad => \ALT_INV_Add0~105_sumout\,
	dataf => \ALU|ALT_INV_Mux3~6_combout\,
	combout => \WDATA[28]~26_combout\);

-- Location: LABCELL_X35_Y11_N33
\WDATA[29]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[29]~27_combout\ = ( \ALU|Mux2~6_combout\ & ( (!\CONTROL|Mux6~1_combout\) # (\Add0~109_sumout\) ) ) # ( !\ALU|Mux2~6_combout\ & ( (\CONTROL|Mux6~1_combout\ & \Add0~109_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALT_INV_Add0~109_sumout\,
	dataf => \ALU|ALT_INV_Mux2~6_combout\,
	combout => \WDATA[29]~27_combout\);

-- Location: MLABCELL_X39_Y25_N15
\WDATA[30]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[30]~28_combout\ = ( \Add0~113_sumout\ & ( \ALU|Mux1~12_combout\ ) ) # ( !\Add0~113_sumout\ & ( \ALU|Mux1~12_combout\ & ( !\CONTROL|Mux6~1_combout\ ) ) ) # ( \Add0~113_sumout\ & ( !\ALU|Mux1~12_combout\ & ( \CONTROL|Mux6~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datae => \ALT_INV_Add0~113_sumout\,
	dataf => \ALU|ALT_INV_Mux1~12_combout\,
	combout => \WDATA[30]~28_combout\);

-- Location: LABCELL_X36_Y10_N24
\WDATA[31]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \WDATA[31]~29_combout\ = ( \Add0~117_sumout\ & ( \ALU|Mux8~5_combout\ & ( ((!\ALU|Mux0~4_combout\) # (\ALU|Add0~125_sumout\)) # (\CONTROL|Mux6~1_combout\) ) ) ) # ( !\Add0~117_sumout\ & ( \ALU|Mux8~5_combout\ & ( (!\CONTROL|Mux6~1_combout\ & 
-- ((!\ALU|Mux0~4_combout\) # (\ALU|Add0~125_sumout\))) ) ) ) # ( \Add0~117_sumout\ & ( !\ALU|Mux8~5_combout\ & ( (!\ALU|Mux0~4_combout\) # (\CONTROL|Mux6~1_combout\) ) ) ) # ( !\Add0~117_sumout\ & ( !\ALU|Mux8~5_combout\ & ( (!\CONTROL|Mux6~1_combout\ & 
-- !\ALU|Mux0~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000111101011111010110100010101000101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROL|ALT_INV_Mux6~1_combout\,
	datab => \ALU|ALT_INV_Add0~125_sumout\,
	datac => \ALU|ALT_INV_Mux0~4_combout\,
	datae => \ALT_INV_Add0~117_sumout\,
	dataf => \ALU|ALT_INV_Mux8~5_combout\,
	combout => \WDATA[31]~29_combout\);

-- Location: LABCELL_X11_Y32_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


