or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xxxx
or1200_except.except_trig[11:8]==xxxx
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xxx
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==x
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.id_precalc_sum
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xx1
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==xx1
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==x11
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==x11
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==0
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==0
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==0
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==0
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==0
or1200_rf.rst==x
or1200_sprs.clk==0
or1200_sprs.rst==x
or1200_wbmux.clk==0
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==x
or1200_alu.a[3:0]==xxxx
or1200_alu.a[7:4]==xxxx
or1200_alu.a[11:8]==xxxx
or1200_alu.a[15:12]==xxxx
or1200_alu.a[19:16]==xxxx
or1200_alu.a[23:20]==xxxx
or1200_alu.a[27:24]==xxxx
or1200_alu.a[31:28]==xxxx
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==xxx
or1200_ctrl.rst==x
or1200_ctrl.alu_op[3:0]==xxxx
or1200_ctrl.alu_op[4:4]==x
or1200_ctrl.alu_op2[3:0]==xxxx
or1200_ctrl.comp_op[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[3:0]==xxxx
or1200_ctrl.ex_branch_addrtarget[7:4]==xxxx
or1200_ctrl.ex_branch_addrtarget[11:8]==xxxx
or1200_ctrl.ex_branch_addrtarget[15:12]==xxxx
or1200_ctrl.ex_branch_addrtarget[19:16]==xxxx
or1200_ctrl.ex_branch_addrtarget[23:20]==xxxx
or1200_ctrl.ex_branch_addrtarget[27:24]==xxxx
or1200_ctrl.ex_branch_addrtarget[29:28]==xx
or1200_ctrl.ex_branch_op[2:0]==xxx
or1200_ctrl.ex_delayslot_dsi==x
or1200_ctrl.ex_delayslot_nop==x
or1200_ctrl.ex_mac_op[2:0]==xxx
or1200_ctrl.except_illegal==x
or1200_ctrl.id_branch_op[2:0]==xxx
or1200_ctrl.id_insn[3:0]==xxxx
or1200_ctrl.id_insn[7:4]==xxxx
or1200_ctrl.id_insn[11:8]==xxxx
or1200_ctrl.id_insn[15:12]==xxxx
or1200_ctrl.id_insn[19:16]==xxxx
or1200_ctrl.id_insn[23:20]==xxxx
or1200_ctrl.id_insn[27:24]==xxxx
or1200_ctrl.id_insn[31:28]==xxxx
or1200_ctrl.rf_addrw[3:0]==xxxx
or1200_ctrl.rf_addrw[4:4]==x
or1200_ctrl.sig_trap==x
or1200_ctrl.wb_insn[3:0]==xxxx
or1200_ctrl.wb_insn[7:4]==xxxx
or1200_ctrl.wb_insn[11:8]==xxxx
or1200_ctrl.wb_insn[15:12]==xxxx
or1200_ctrl.wb_insn[19:16]==xxxx
or1200_ctrl.wb_insn[23:20]==xxxx
or1200_ctrl.wb_insn[27:24]==xxxx
or1200_ctrl.wb_insn[31:28]==xxxx
or1200_except.clk==1
or1200_except.except_trig[3:0]==xxxx
or1200_except.except_trig[7:4]==xx0x
or1200_except.except_trig[11:8]==xxx0
or1200_except.except_trig[13:12]==xx
or1200_except.rst==x
or1200_except.sr[3:0]==xxxx
or1200_except.sr[7:4]==xxxx
or1200_except.sr[11:8]==xxxx
or1200_except.sr[15:12]==xxxx
or1200_except.sr[16:16]==x
or1200_except.delayed1_ex_dslot==x
or1200_except.delayed2_ex_dslot==x
or1200_except.delayed_tee[2:0]==111
or1200_except.dl_pc[3:0]==xxxx
or1200_except.dl_pc[7:4]==xxxx
or1200_except.dl_pc[11:8]==xxxx
or1200_except.dl_pc[15:12]==xxxx
or1200_except.dl_pc[19:16]==xxxx
or1200_except.dl_pc[23:20]==xxxx
or1200_except.dl_pc[27:24]==xxxx
or1200_except.dl_pc[31:28]==xxxx
or1200_except.dsx==x
or1200_except.eear[3:0]==xxxx
or1200_except.eear[7:4]==xxxx
or1200_except.eear[11:8]==xxxx
or1200_except.eear[15:12]==xxxx
or1200_except.eear[19:16]==xxxx
or1200_except.eear[23:20]==xxxx
or1200_except.eear[27:24]==xxxx
or1200_except.eear[31:28]==xxxx
or1200_except.epcr[3:0]==xxxx
or1200_except.epcr[7:4]==xxxx
or1200_except.epcr[11:8]==xxxx
or1200_except.epcr[15:12]==xxxx
or1200_except.epcr[19:16]==xxxx
or1200_except.epcr[23:20]==xxxx
or1200_except.epcr[27:24]==xxxx
or1200_except.epcr[31:28]==xxxx
or1200_except.esr[3:0]==xxxx
or1200_except.esr[7:4]==xxxx
or1200_except.esr[11:8]==xxxx
or1200_except.esr[15:12]==xxxx
or1200_except.esr[16:16]==x
or1200_except.ex_dslot==x
or1200_except.ex_pc[3:0]==xxxx
or1200_except.ex_pc[7:4]==xxxx
or1200_except.ex_pc[11:8]==xxxx
or1200_except.ex_pc[15:12]==xxxx
or1200_except.ex_pc[19:16]==xxxx
or1200_except.ex_pc[23:20]==xxxx
or1200_except.ex_pc[27:24]==xxxx
or1200_except.ex_pc[31:28]==xxxx
or1200_except.except_type[3:0]==xxxx
or1200_except.extend_flush==x
or1200_except.extend_flush_last==x
or1200_except.id_exceptflags[2:0]==xxx
or1200_except.id_pc[3:0]==xxxx
or1200_except.id_pc[7:4]==xxxx
or1200_except.id_pc[11:8]==xxxx
or1200_except.id_pc[15:12]==xxxx
or1200_except.id_pc[19:16]==xxxx
or1200_except.id_pc[23:20]==xxxx
or1200_except.id_pc[27:24]==xxxx
or1200_except.id_pc[31:28]==xxxx
or1200_except.id_pc_val==x
or1200_except.state[2:0]==xxx
or1200_except.trace_trap==x
or1200_except.wb_pc[3:0]==xxxx
or1200_except.wb_pc[7:4]==xxxx
or1200_except.wb_pc[11:8]==xxxx
or1200_except.wb_pc[15:12]==xxxx
or1200_except.wb_pc[19:16]==xxxx
or1200_except.wb_pc[23:20]==xxxx
or1200_except.wb_pc[27:24]==xxxx
or1200_except.wb_pc[31:28]==xxxx
or1200_freeze.clk==1
or1200_freeze.flushpipe==x
or1200_freeze.rst==x
or1200_freeze.flushpipe_r==x
or1200_freeze.waiting_on[1:0]==xx
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==x
or1200_genpc.pc[3:0]==xxxx
or1200_genpc.pc[7:4]==xxxx
or1200_genpc.pc[11:8]==xxxx
or1200_genpc.pc[15:12]==xxxx
or1200_genpc.pc[19:16]==xxxx
or1200_genpc.pc[23:20]==xxxx
or1200_genpc.pc[27:24]==xxxx
or1200_genpc.pc[31:28]==xxxx
or1200_genpc.wait_lsu==x
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==xxxx
or1200_gmultp2_32x32.P[7:4]==xxxx
or1200_gmultp2_32x32.P[11:8]==xxxx
or1200_gmultp2_32x32.P[15:12]==xxxx
or1200_gmultp2_32x32.P[19:16]==xxxx
or1200_gmultp2_32x32.P[23:20]==xxxx
or1200_gmultp2_32x32.P[27:24]==xxxx
or1200_gmultp2_32x32.P[31:28]==xxxx
or1200_gmultp2_32x32.P[35:32]==xxxx
or1200_gmultp2_32x32.P[39:36]==xxxx
or1200_gmultp2_32x32.P[43:40]==xxxx
or1200_gmultp2_32x32.P[47:44]==xxxx
or1200_gmultp2_32x32.P[51:48]==xxxx
or1200_gmultp2_32x32.P[55:52]==xxxx
or1200_gmultp2_32x32.P[59:56]==xxxx
or1200_gmultp2_32x32.P[63:60]==xxxx
or1200_gmultp2_32x32.RST==x
or1200_gmultp2_32x32.X[3:0]==xxxx
or1200_gmultp2_32x32.X[7:4]==xxxx
or1200_gmultp2_32x32.X[11:8]==xxxx
or1200_gmultp2_32x32.X[15:12]==xxxx
or1200_gmultp2_32x32.X[19:16]==xxxx
or1200_gmultp2_32x32.X[23:20]==xxxx
or1200_gmultp2_32x32.X[27:24]==xxxx
or1200_gmultp2_32x32.X[31:28]==xxxx
or1200_gmultp2_32x32.Y[3:0]==xxxx
or1200_gmultp2_32x32.Y[7:4]==xxxx
or1200_gmultp2_32x32.Y[11:8]==xxxx
or1200_gmultp2_32x32.Y[15:12]==xxxx
or1200_gmultp2_32x32.Y[19:16]==xxxx
or1200_gmultp2_32x32.Y[23:20]==xxxx
or1200_gmultp2_32x32.Y[27:24]==xxxx
or1200_gmultp2_32x32.Y[31:28]==xxxx
or1200_if.clk==1
or1200_if.rst==x
or1200_if.err_saved[2:0]==xxx
or1200_if.insn_saved[3:0]==xxxx
or1200_if.insn_saved[7:4]==xxxx
or1200_if.insn_saved[11:8]==xxxx
or1200_if.insn_saved[15:12]==xxxx
or1200_if.insn_saved[19:16]==xxxx
or1200_if.insn_saved[23:20]==xxxx
or1200_if.insn_saved[27:24]==xxxx
or1200_if.insn_saved[31:28]==xxxx
or1200_if.saved==x
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==xxxx
or1200_lsu.ex_addrbase[7:4]==xxxx
or1200_lsu.ex_addrbase[11:8]==xxxx
or1200_lsu.ex_addrbase[15:12]==xxxx
or1200_lsu.ex_addrbase[19:16]==xxxx
or1200_lsu.ex_addrbase[23:20]==xxxx
or1200_lsu.ex_addrbase[27:24]==xxxx
or1200_lsu.ex_addrbase[31:28]==xxxx
or1200_lsu.ex_addrofs[3:0]==xxxx
or1200_lsu.ex_addrofs[7:4]==xxxx
or1200_lsu.ex_addrofs[11:8]==xxxx
or1200_lsu.ex_addrofs[15:12]==xxxx
or1200_lsu.ex_addrofs[19:16]==xxxx
or1200_lsu.ex_addrofs[23:20]==xxxx
or1200_lsu.ex_addrofs[27:24]==xxxx
or1200_lsu.ex_addrofs[31:28]==xxxx
or1200_lsu.id_addrofs[3:0]==xxxx
or1200_lsu.id_addrofs[7:4]==xxxx
or1200_lsu.id_addrofs[11:8]==xxxx
or1200_lsu.id_addrofs[15:12]==xxxx
or1200_lsu.id_addrofs[19:16]==xxxx
or1200_lsu.id_addrofs[23:20]==xxxx
or1200_lsu.id_addrofs[27:24]==xxxx
or1200_lsu.id_addrofs[31:28]==xxxx
or1200_lsu.id_lsu_op[3:0]==xxxx
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==x
or1200_lsu.dcpu_adr_r[2:0]==xxx
or1200_lsu.ex_lsu_op[3:0]==xxxx
or1200_lsu.except_align==x
or1200_mult_mac.a[3:0]==xxxx
or1200_mult_mac.a[7:4]==xxxx
or1200_mult_mac.a[11:8]==xxxx
or1200_mult_mac.a[15:12]==xxxx
or1200_mult_mac.a[19:16]==xxxx
or1200_mult_mac.a[23:20]==xxxx
or1200_mult_mac.a[27:24]==xxxx
or1200_mult_mac.a[31:28]==xxxx
or1200_mult_mac.b[3:0]==xxxx
or1200_mult_mac.b[7:4]==xxxx
or1200_mult_mac.b[11:8]==xxxx
or1200_mult_mac.b[15:12]==xxxx
or1200_mult_mac.b[19:16]==xxxx
or1200_mult_mac.b[23:20]==xxxx
or1200_mult_mac.b[27:24]==xxxx
or1200_mult_mac.b[31:28]==xxxx
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==x
or1200_mult_mac.id_macrc_op==x
or1200_mult_mac.mac_op[2:0]==xxx
or1200_mult_mac.macrc_op==x
or1200_mult_mac.mul_prod[3:0]==xxxx
or1200_mult_mac.mul_prod[7:4]==xxxx
or1200_mult_mac.mul_prod[11:8]==xxxx
or1200_mult_mac.mul_prod[15:12]==xxxx
or1200_mult_mac.mul_prod[19:16]==xxxx
or1200_mult_mac.mul_prod[23:20]==xxxx
or1200_mult_mac.mul_prod[27:24]==xxxx
or1200_mult_mac.mul_prod[31:28]==xxxx
or1200_mult_mac.mul_prod[35:32]==xxxx
or1200_mult_mac.mul_prod[39:36]==xxxx
or1200_mult_mac.mul_prod[43:40]==xxxx
or1200_mult_mac.mul_prod[47:44]==xxxx
or1200_mult_mac.mul_prod[51:48]==xxxx
or1200_mult_mac.mul_prod[55:52]==xxxx
or1200_mult_mac.mul_prod[59:56]==xxxx
or1200_mult_mac.mul_prod[63:60]==xxxx
or1200_mult_mac.rst==x
or1200_mult_mac.x[3:0]==xxxx
or1200_mult_mac.x[7:4]==xxxx
or1200_mult_mac.x[11:8]==xxxx
or1200_mult_mac.x[15:12]==xxxx
or1200_mult_mac.x[19:16]==xxxx
or1200_mult_mac.x[23:20]==xxxx
or1200_mult_mac.x[27:24]==xxxx
or1200_mult_mac.x[31:28]==xxxx
or1200_mult_mac.y[3:0]==xxxx
or1200_mult_mac.y[7:4]==xxxx
or1200_mult_mac.y[11:8]==xxxx
or1200_mult_mac.y[15:12]==xxxx
or1200_mult_mac.y[19:16]==xxxx
or1200_mult_mac.y[23:20]==xxxx
or1200_mult_mac.y[27:24]==xxxx
or1200_mult_mac.y[31:28]==xxxx
or1200_mult_mac.div_quot_r[3:0]==xxxx
or1200_mult_mac.div_quot_r[7:4]==xxxx
or1200_mult_mac.div_quot_r[11:8]==xxxx
or1200_mult_mac.div_quot_r[15:12]==xxxx
or1200_mult_mac.div_quot_r[19:16]==xxxx
or1200_mult_mac.div_quot_r[23:20]==xxxx
or1200_mult_mac.div_quot_r[27:24]==xxxx
or1200_mult_mac.div_quot_r[31:28]==xxxx
or1200_mult_mac.div_quot_r[35:32]==xxxx
or1200_mult_mac.div_quot_r[39:36]==xxxx
or1200_mult_mac.div_quot_r[43:40]==xxxx
or1200_mult_mac.div_quot_r[47:44]==xxxx
or1200_mult_mac.div_quot_r[51:48]==xxxx
or1200_mult_mac.div_quot_r[55:52]==xxxx
or1200_mult_mac.div_quot_r[59:56]==xxxx
or1200_mult_mac.div_quot_r[63:60]==xxxx
or1200_mult_mac.ex_freeze_r==x
or1200_mult_mac.mac_op_r1[2:0]==xxx
or1200_mult_mac.mac_op_r3[2:0]==xxx
or1200_mult_mac.mac_stall_r==x
or1200_mult_mac.mul_prod_r[3:0]==xxxx
or1200_mult_mac.mul_prod_r[7:4]==xxxx
or1200_mult_mac.mul_prod_r[11:8]==xxxx
or1200_mult_mac.mul_prod_r[15:12]==xxxx
or1200_mult_mac.mul_prod_r[19:16]==xxxx
or1200_mult_mac.mul_prod_r[23:20]==xxxx
or1200_mult_mac.mul_prod_r[27:24]==xxxx
or1200_mult_mac.mul_prod_r[31:28]==xxxx
or1200_mult_mac.mul_prod_r[35:32]==xxxx
or1200_mult_mac.mul_prod_r[39:36]==xxxx
or1200_mult_mac.mul_prod_r[43:40]==xxxx
or1200_mult_mac.mul_prod_r[47:44]==xxxx
or1200_mult_mac.mul_prod_r[51:48]==xxxx
or1200_mult_mac.mul_prod_r[55:52]==xxxx
or1200_mult_mac.mul_prod_r[59:56]==xxxx
or1200_mult_mac.mul_prod_r[63:60]==xxxx
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==x
or1200_operandmuxes.operand_a[3:0]==xxxx
or1200_operandmuxes.operand_a[7:4]==xxxx
or1200_operandmuxes.operand_a[11:8]==xxxx
or1200_operandmuxes.operand_a[15:12]==xxxx
or1200_operandmuxes.operand_a[19:16]==xxxx
or1200_operandmuxes.operand_a[23:20]==xxxx
or1200_operandmuxes.operand_a[27:24]==xxxx
or1200_operandmuxes.operand_a[31:28]==xxxx
or1200_operandmuxes.saved_a==x
or1200_rf.addra[3:0]==xxxx
or1200_rf.addra[4:4]==x
or1200_rf.clk==1
or1200_rf.rf_we==x
or1200_rf.rst==x
or1200_rf.we==x
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==x
or1200_rf.clk==1
or1200_rf.rst==x
or1200_sprs.clk==1
or1200_sprs.rst==x
or1200_wbmux.clk==1
or1200_wbmux.rst==x
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.id_precalc_sum
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.id_precalc_sum
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.id_precalc_sum
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.id_precalc_sum
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.id_precalc_sum
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.id_precalc_sum==or1200_lsu.dcpu_adr_r
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r1
or1200_lsu.id_precalc_sum==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_ctrl.alu_op==or1200_ctrl.rf_addrw
or1200_ctrl.alu_op==or1200_rf.addra
or1200_ctrl.alu_op==or1200_rf.addra_last
or1200_ctrl.rf_addrw==or1200_rf.addra
or1200_ctrl.rf_addrw==or1200_rf.addra_last
or1200_rf.addra==or1200_rf.addra_last
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_ctrl.id_insn
or1200_alu.a==or1200_ctrl.wb_insn
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_genpc.pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_if.insn_saved
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_except.dl_pc
or1200_ctrl.id_insn==or1200_except.eear
or1200_ctrl.id_insn==or1200_except.epcr
or1200_ctrl.id_insn==or1200_except.ex_pc
or1200_ctrl.id_insn==or1200_except.id_pc
or1200_ctrl.id_insn==or1200_except.wb_pc
or1200_ctrl.id_insn==or1200_genpc.pc
or1200_ctrl.id_insn==or1200_gmultp2_32x32.X
or1200_ctrl.id_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.id_insn==or1200_lsu.ex_addrbase
or1200_ctrl.id_insn==or1200_lsu.ex_addrofs
or1200_ctrl.id_insn==or1200_lsu.id_addrofs
or1200_ctrl.id_insn==or1200_mult_mac.a
or1200_ctrl.id_insn==or1200_mult_mac.b
or1200_ctrl.id_insn==or1200_mult_mac.x
or1200_ctrl.id_insn==or1200_mult_mac.y
or1200_ctrl.id_insn==or1200_operandmuxes.operand_a
or1200_ctrl.wb_insn==or1200_except.dl_pc
or1200_ctrl.wb_insn==or1200_except.eear
or1200_ctrl.wb_insn==or1200_except.epcr
or1200_ctrl.wb_insn==or1200_except.ex_pc
or1200_ctrl.wb_insn==or1200_except.id_pc
or1200_ctrl.wb_insn==or1200_except.wb_pc
or1200_ctrl.wb_insn==or1200_genpc.pc
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.X
or1200_ctrl.wb_insn==or1200_gmultp2_32x32.Y
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_lsu.ex_addrbase
or1200_ctrl.wb_insn==or1200_lsu.ex_addrofs
or1200_ctrl.wb_insn==or1200_lsu.id_addrofs
or1200_ctrl.wb_insn==or1200_mult_mac.a
or1200_ctrl.wb_insn==or1200_mult_mac.b
or1200_ctrl.wb_insn==or1200_mult_mac.x
or1200_ctrl.wb_insn==or1200_mult_mac.y
or1200_ctrl.wb_insn==or1200_operandmuxes.operand_a
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_genpc.pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_if.insn_saved
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_genpc.pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_if.insn_saved
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_genpc.pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_if.insn_saved
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_genpc.pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_if.insn_saved
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_genpc.pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_if.insn_saved
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_genpc.pc
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_if.insn_saved
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_genpc.pc==or1200_gmultp2_32x32.X
or1200_genpc.pc==or1200_gmultp2_32x32.Y
or1200_genpc.pc==or1200_if.insn_saved
or1200_genpc.pc==or1200_lsu.ex_addrbase
or1200_genpc.pc==or1200_lsu.ex_addrofs
or1200_genpc.pc==or1200_lsu.id_addrofs
or1200_genpc.pc==or1200_mult_mac.a
or1200_genpc.pc==or1200_mult_mac.b
or1200_genpc.pc==or1200_mult_mac.x
or1200_genpc.pc==or1200_mult_mac.y
or1200_genpc.pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_if.insn_saved
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_if.insn_saved
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_if.insn_saved==or1200_lsu.ex_addrbase
or1200_if.insn_saved==or1200_lsu.ex_addrofs
or1200_if.insn_saved==or1200_lsu.id_addrofs
or1200_if.insn_saved==or1200_mult_mac.a
or1200_if.insn_saved==or1200_mult_mac.b
or1200_if.insn_saved==or1200_mult_mac.x
or1200_if.insn_saved==or1200_mult_mac.y
or1200_if.insn_saved==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==0
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==0
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==0
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==0
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==0
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==0
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==0
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==0
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==0
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==0
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==0
or1200_rf.rst==1
or1200_sprs.clk==0
or1200_sprs.rst==1
or1200_wbmux.clk==0
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
..
or1200_cpu.rst==1
or1200_alu.a[3:0]==0000
or1200_alu.a[7:4]==0000
or1200_alu.a[11:8]==0000
or1200_alu.a[15:12]==0000
or1200_alu.a[19:16]==0000
or1200_alu.a[23:20]==0000
or1200_alu.a[27:24]==0000
or1200_alu.a[31:28]==0000
or1200_ctrl.clk==1
or1200_ctrl.du_hwbkpt==0
or1200_ctrl.mac_op[2:0]==000
or1200_ctrl.rst==1
or1200_ctrl.alu_op[3:0]==0100
or1200_ctrl.alu_op[4:4]==0
or1200_ctrl.alu_op2[3:0]==0000
or1200_ctrl.comp_op[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[3:0]==0000
or1200_ctrl.ex_branch_addrtarget[7:4]==0000
or1200_ctrl.ex_branch_addrtarget[11:8]==0000
or1200_ctrl.ex_branch_addrtarget[15:12]==0000
or1200_ctrl.ex_branch_addrtarget[19:16]==0000
or1200_ctrl.ex_branch_addrtarget[23:20]==0000
or1200_ctrl.ex_branch_addrtarget[27:24]==0000
or1200_ctrl.ex_branch_addrtarget[29:28]==00
or1200_ctrl.ex_branch_op[2:0]==000
or1200_ctrl.ex_delayslot_dsi==0
or1200_ctrl.ex_delayslot_nop==0
or1200_ctrl.ex_mac_op[2:0]==000
or1200_ctrl.except_illegal==0
or1200_ctrl.id_branch_op[2:0]==000
or1200_ctrl.id_insn[3:0]==0000
or1200_ctrl.id_insn[7:4]==0000
or1200_ctrl.id_insn[11:8]==0000
or1200_ctrl.id_insn[15:12]==0000
or1200_ctrl.id_insn[19:16]==0001
or1200_ctrl.id_insn[23:20]==0100
or1200_ctrl.id_insn[27:24]==0100
or1200_ctrl.id_insn[31:28]==0001
or1200_ctrl.rf_addrw[3:0]==0000
or1200_ctrl.rf_addrw[4:4]==0
or1200_ctrl.sig_trap==0
or1200_ctrl.wb_insn[3:0]==0000
or1200_ctrl.wb_insn[7:4]==0000
or1200_ctrl.wb_insn[11:8]==0000
or1200_ctrl.wb_insn[15:12]==0000
or1200_ctrl.wb_insn[19:16]==0001
or1200_ctrl.wb_insn[23:20]==0100
or1200_ctrl.wb_insn[27:24]==0100
or1200_ctrl.wb_insn[31:28]==0001
or1200_except.clk==1
or1200_except.except_trig[3:0]==0000
or1200_except.except_trig[7:4]==0000
or1200_except.except_trig[11:8]==0000
or1200_except.except_trig[13:12]==00
or1200_except.rst==1
or1200_except.sr[3:0]==0001
or1200_except.sr[7:4]==0000
or1200_except.sr[11:8]==0000
or1200_except.sr[15:12]==1000
or1200_except.sr[16:16]==0
or1200_except.delayed1_ex_dslot==0
or1200_except.delayed2_ex_dslot==0
or1200_except.delayed_tee[2:0]==000
or1200_except.dl_pc[3:0]==0000
or1200_except.dl_pc[7:4]==0000
or1200_except.dl_pc[11:8]==0000
or1200_except.dl_pc[15:12]==0000
or1200_except.dl_pc[19:16]==0000
or1200_except.dl_pc[23:20]==0000
or1200_except.dl_pc[27:24]==0000
or1200_except.dl_pc[31:28]==0000
or1200_except.dsx==0
or1200_except.eear[3:0]==0000
or1200_except.eear[7:4]==0000
or1200_except.eear[11:8]==0000
or1200_except.eear[15:12]==0000
or1200_except.eear[19:16]==0000
or1200_except.eear[23:20]==0000
or1200_except.eear[27:24]==0000
or1200_except.eear[31:28]==0000
or1200_except.epcr[3:0]==0000
or1200_except.epcr[7:4]==0000
or1200_except.epcr[11:8]==0000
or1200_except.epcr[15:12]==0000
or1200_except.epcr[19:16]==0000
or1200_except.epcr[23:20]==0000
or1200_except.epcr[27:24]==0000
or1200_except.epcr[31:28]==0000
or1200_except.esr[3:0]==0001
or1200_except.esr[7:4]==0000
or1200_except.esr[11:8]==0000
or1200_except.esr[15:12]==1000
or1200_except.esr[16:16]==0
or1200_except.ex_dslot==0
or1200_except.ex_pc[3:0]==0000
or1200_except.ex_pc[7:4]==0000
or1200_except.ex_pc[11:8]==0000
or1200_except.ex_pc[15:12]==0000
or1200_except.ex_pc[19:16]==0000
or1200_except.ex_pc[23:20]==0000
or1200_except.ex_pc[27:24]==0000
or1200_except.ex_pc[31:28]==0000
or1200_except.except_type[3:0]==0000
or1200_except.extend_flush==0
or1200_except.extend_flush_last==0
or1200_except.id_exceptflags[2:0]==000
or1200_except.id_pc[3:0]==0000
or1200_except.id_pc[7:4]==0000
or1200_except.id_pc[11:8]==0000
or1200_except.id_pc[15:12]==0000
or1200_except.id_pc[19:16]==0000
or1200_except.id_pc[23:20]==0000
or1200_except.id_pc[27:24]==0000
or1200_except.id_pc[31:28]==0000
or1200_except.id_pc_val==0
or1200_except.state[2:0]==000
or1200_except.trace_trap==0
or1200_except.wb_pc[3:0]==0000
or1200_except.wb_pc[7:4]==0000
or1200_except.wb_pc[11:8]==0000
or1200_except.wb_pc[15:12]==0000
or1200_except.wb_pc[19:16]==0000
or1200_except.wb_pc[23:20]==0000
or1200_except.wb_pc[27:24]==0000
or1200_except.wb_pc[31:28]==0000
or1200_freeze.clk==1
or1200_freeze.flushpipe==0
or1200_freeze.rst==1
or1200_freeze.flushpipe_r==0
or1200_freeze.waiting_on[1:0]==00
or1200_genpc.clk==1
or1200_genpc.genpc_refetch==0
or1200_genpc.rst==1
or1200_genpc.pc[3:0]==0100
or1200_genpc.pc[7:4]==0000
or1200_genpc.pc[11:8]==0001
or1200_genpc.pc[15:12]==0000
or1200_genpc.pc[19:16]==0000
or1200_genpc.pc[23:20]==0000
or1200_genpc.pc[27:24]==0000
or1200_genpc.pc[31:28]==0000
or1200_genpc.wait_lsu==0
or1200_gmultp2_32x32.CLK==1
or1200_gmultp2_32x32.P[3:0]==0000
or1200_gmultp2_32x32.P[7:4]==0000
or1200_gmultp2_32x32.P[11:8]==0000
or1200_gmultp2_32x32.P[15:12]==0000
or1200_gmultp2_32x32.P[19:16]==0000
or1200_gmultp2_32x32.P[23:20]==0000
or1200_gmultp2_32x32.P[27:24]==0000
or1200_gmultp2_32x32.P[31:28]==0000
or1200_gmultp2_32x32.P[35:32]==0000
or1200_gmultp2_32x32.P[39:36]==0000
or1200_gmultp2_32x32.P[43:40]==0000
or1200_gmultp2_32x32.P[47:44]==0000
or1200_gmultp2_32x32.P[51:48]==0000
or1200_gmultp2_32x32.P[55:52]==0000
or1200_gmultp2_32x32.P[59:56]==0000
or1200_gmultp2_32x32.P[63:60]==0000
or1200_gmultp2_32x32.RST==1
or1200_gmultp2_32x32.X[3:0]==0000
or1200_gmultp2_32x32.X[7:4]==0000
or1200_gmultp2_32x32.X[11:8]==0000
or1200_gmultp2_32x32.X[15:12]==0000
or1200_gmultp2_32x32.X[19:16]==0000
or1200_gmultp2_32x32.X[23:20]==0000
or1200_gmultp2_32x32.X[27:24]==0000
or1200_gmultp2_32x32.X[31:28]==0000
or1200_gmultp2_32x32.Y[3:0]==0000
or1200_gmultp2_32x32.Y[7:4]==0000
or1200_gmultp2_32x32.Y[11:8]==0000
or1200_gmultp2_32x32.Y[15:12]==0000
or1200_gmultp2_32x32.Y[19:16]==0000
or1200_gmultp2_32x32.Y[23:20]==0000
or1200_gmultp2_32x32.Y[27:24]==0000
or1200_gmultp2_32x32.Y[31:28]==0000
or1200_if.clk==1
or1200_if.rst==1
or1200_if.err_saved[2:0]==000
or1200_if.insn_saved[3:0]==0000
or1200_if.insn_saved[7:4]==0000
or1200_if.insn_saved[11:8]==0000
or1200_if.insn_saved[15:12]==0000
or1200_if.insn_saved[19:16]==0001
or1200_if.insn_saved[23:20]==0100
or1200_if.insn_saved[27:24]==0100
or1200_if.insn_saved[31:28]==0001
or1200_if.saved==0
or1200_lsu.clk==1
or1200_lsu.ex_addrbase[3:0]==0000
or1200_lsu.ex_addrbase[7:4]==0000
or1200_lsu.ex_addrbase[11:8]==0000
or1200_lsu.ex_addrbase[15:12]==0000
or1200_lsu.ex_addrbase[19:16]==0000
or1200_lsu.ex_addrbase[23:20]==0000
or1200_lsu.ex_addrbase[27:24]==0000
or1200_lsu.ex_addrbase[31:28]==0000
or1200_lsu.ex_addrofs[3:0]==0000
or1200_lsu.ex_addrofs[7:4]==0000
or1200_lsu.ex_addrofs[11:8]==0000
or1200_lsu.ex_addrofs[15:12]==0000
or1200_lsu.ex_addrofs[19:16]==0000
or1200_lsu.ex_addrofs[23:20]==0000
or1200_lsu.ex_addrofs[27:24]==0000
or1200_lsu.ex_addrofs[31:28]==0000
or1200_lsu.id_addrofs[3:0]==0000
or1200_lsu.id_addrofs[7:4]==0000
or1200_lsu.id_addrofs[11:8]==0000
or1200_lsu.id_addrofs[15:12]==0000
or1200_lsu.id_addrofs[19:16]==0000
or1200_lsu.id_addrofs[23:20]==0000
or1200_lsu.id_addrofs[27:24]==0000
or1200_lsu.id_addrofs[31:28]==0000
or1200_lsu.id_lsu_op[3:0]==0000
or1200_lsu.id_precalc_sum[2:0]==xxx
or1200_lsu.rst==1
or1200_lsu.dcpu_adr_r[2:0]==000
or1200_lsu.ex_lsu_op[3:0]==0000
or1200_lsu.except_align==0
or1200_mult_mac.a[3:0]==0000
or1200_mult_mac.a[7:4]==0000
or1200_mult_mac.a[11:8]==0000
or1200_mult_mac.a[15:12]==0000
or1200_mult_mac.a[19:16]==0000
or1200_mult_mac.a[23:20]==0000
or1200_mult_mac.a[27:24]==0000
or1200_mult_mac.a[31:28]==0000
or1200_mult_mac.b[3:0]==0000
or1200_mult_mac.b[7:4]==0000
or1200_mult_mac.b[11:8]==0000
or1200_mult_mac.b[15:12]==0000
or1200_mult_mac.b[19:16]==0000
or1200_mult_mac.b[23:20]==0000
or1200_mult_mac.b[27:24]==0000
or1200_mult_mac.b[31:28]==0000
or1200_mult_mac.clk==1
or1200_mult_mac.ex_freeze==1
or1200_mult_mac.id_macrc_op==0
or1200_mult_mac.mac_op[2:0]==000
or1200_mult_mac.macrc_op==0
or1200_mult_mac.mul_prod[3:0]==0000
or1200_mult_mac.mul_prod[7:4]==0000
or1200_mult_mac.mul_prod[11:8]==0000
or1200_mult_mac.mul_prod[15:12]==0000
or1200_mult_mac.mul_prod[19:16]==0000
or1200_mult_mac.mul_prod[23:20]==0000
or1200_mult_mac.mul_prod[27:24]==0000
or1200_mult_mac.mul_prod[31:28]==0000
or1200_mult_mac.mul_prod[35:32]==0000
or1200_mult_mac.mul_prod[39:36]==0000
or1200_mult_mac.mul_prod[43:40]==0000
or1200_mult_mac.mul_prod[47:44]==0000
or1200_mult_mac.mul_prod[51:48]==0000
or1200_mult_mac.mul_prod[55:52]==0000
or1200_mult_mac.mul_prod[59:56]==0000
or1200_mult_mac.mul_prod[63:60]==0000
or1200_mult_mac.rst==1
or1200_mult_mac.x[3:0]==0000
or1200_mult_mac.x[7:4]==0000
or1200_mult_mac.x[11:8]==0000
or1200_mult_mac.x[15:12]==0000
or1200_mult_mac.x[19:16]==0000
or1200_mult_mac.x[23:20]==0000
or1200_mult_mac.x[27:24]==0000
or1200_mult_mac.x[31:28]==0000
or1200_mult_mac.y[3:0]==0000
or1200_mult_mac.y[7:4]==0000
or1200_mult_mac.y[11:8]==0000
or1200_mult_mac.y[15:12]==0000
or1200_mult_mac.y[19:16]==0000
or1200_mult_mac.y[23:20]==0000
or1200_mult_mac.y[27:24]==0000
or1200_mult_mac.y[31:28]==0000
or1200_mult_mac.div_quot_r[3:0]==0000
or1200_mult_mac.div_quot_r[7:4]==0000
or1200_mult_mac.div_quot_r[11:8]==0000
or1200_mult_mac.div_quot_r[15:12]==0000
or1200_mult_mac.div_quot_r[19:16]==0000
or1200_mult_mac.div_quot_r[23:20]==0000
or1200_mult_mac.div_quot_r[27:24]==0000
or1200_mult_mac.div_quot_r[31:28]==0000
or1200_mult_mac.div_quot_r[35:32]==0000
or1200_mult_mac.div_quot_r[39:36]==0000
or1200_mult_mac.div_quot_r[43:40]==0000
or1200_mult_mac.div_quot_r[47:44]==0000
or1200_mult_mac.div_quot_r[51:48]==0000
or1200_mult_mac.div_quot_r[55:52]==0000
or1200_mult_mac.div_quot_r[59:56]==0000
or1200_mult_mac.div_quot_r[63:60]==0000
or1200_mult_mac.ex_freeze_r==1
or1200_mult_mac.mac_op_r1[2:0]==000
or1200_mult_mac.mac_op_r3[2:0]==000
or1200_mult_mac.mac_stall_r==0
or1200_mult_mac.mul_prod_r[3:0]==0000
or1200_mult_mac.mul_prod_r[7:4]==0000
or1200_mult_mac.mul_prod_r[11:8]==0000
or1200_mult_mac.mul_prod_r[15:12]==0000
or1200_mult_mac.mul_prod_r[19:16]==0000
or1200_mult_mac.mul_prod_r[23:20]==0000
or1200_mult_mac.mul_prod_r[27:24]==0000
or1200_mult_mac.mul_prod_r[31:28]==0000
or1200_mult_mac.mul_prod_r[35:32]==0000
or1200_mult_mac.mul_prod_r[39:36]==0000
or1200_mult_mac.mul_prod_r[43:40]==0000
or1200_mult_mac.mul_prod_r[47:44]==0000
or1200_mult_mac.mul_prod_r[51:48]==0000
or1200_mult_mac.mul_prod_r[55:52]==0000
or1200_mult_mac.mul_prod_r[59:56]==0000
or1200_mult_mac.mul_prod_r[63:60]==0000
or1200_operandmuxes.clk==1
or1200_operandmuxes.rst==1
or1200_operandmuxes.operand_a[3:0]==0000
or1200_operandmuxes.operand_a[7:4]==0000
or1200_operandmuxes.operand_a[11:8]==0000
or1200_operandmuxes.operand_a[15:12]==0000
or1200_operandmuxes.operand_a[19:16]==0000
or1200_operandmuxes.operand_a[23:20]==0000
or1200_operandmuxes.operand_a[27:24]==0000
or1200_operandmuxes.operand_a[31:28]==0000
or1200_operandmuxes.saved_a==0
or1200_rf.addra[3:0]==0001
or1200_rf.addra[4:4]==0
or1200_rf.clk==1
or1200_rf.rf_we==0
or1200_rf.rst==1
or1200_rf.we==0
or1200_rf.addra_last[3:0]==xxxx
or1200_rf.addra_last[4:4]==x
or1200_rf.rf_we_allow==1
or1200_rf.clk==1
or1200_rf.rst==1
or1200_sprs.clk==1
or1200_sprs.rst==1
or1200_wbmux.clk==1
or1200_wbmux.rst==1
or1200_cpu.ex_simm[15:0]==xxxxxxxxxxxxxxx
or1200_cpu.fpcsr[0]==x
or1200_cpu.rfwb_op[0]==x
or1200_cpu.spr_cs[5]==x
or1200_cpu.sr[0]==x
or1200_genpc.pcreg_boot[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.spr_dat_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_genpc.pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.icpu_adr_i[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_if.err_saved[2]==x
or1200_if.saved[2]==x
or1200_ctrl.ex_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.id_pc[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_ctrl.if_insn[31:26]==xxxxx
or1200_ctrl.ex_insn[16]==x
or1200_ctrl.id_insn[20:16]==xxxx
or1200_ctrl.rfwb_op[0]==x
or1200_ctrl.wb_insn[31:26]==xxxxx
or1200_rf.spr_addr[4:0]==xxxx
or1200_alu.a[23:0]==xxxxxxxxxxxxxxxxxxxxxxx
or1200_alu.b[7:0]==xxxxxxx
or1200_alu.b_mux[32]==x
or1200_alu.comp_op[2:0]==x
or1200_alu.cust5_limm[1:0]==x
or1200_alu.result_sum[32]==x
or1200_mult_mac.a[32]==x
or1200_mult_mac.b[32]==x
or1200_mult_mac.div_tmp[30:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod[63:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.spr_addr[0]==x
or1200_mult_mac.x[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.div_quot_r[31:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mac_r[63:32]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_prod_r[32:0]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_mult_mac.mul_stall_count[0]==x
or1200_sprs.esr[8:0]==xxxxxxxx
or1200_sprs.spr_addr[15:11]==xxxx
or1200_sprs.spr_cs[5]==x
or1200_sprs.spr_dat_o[8:0]==xxxxxxxx
or1200_sprs.to_sr[14]==x
or1200_sprs.sr[14]==x
or1200_sprs.sr_reg[17:0]==xxxxxxxxxxxxxxxxx
or1200_lsu.dcpu_adr_o[1:0]==x
or1200_lsu.ex_addrbase[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.ex_addrofs[31:2]==xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
or1200_lsu.id_addrbase[2:0]==x
or1200_lsu.id_addrofs[2:0]==x
or1200_lsu.id_precalc_sum[1:0]==x
or1200_lsu.dcpu_adr_r[2:0]==x
or1200_lsu.ex_lsu_op[3]==x
or1200_mem2reg.lsu_op[2:0]==x
or1200_mem2reg.memdata[7:0]==xxxxxxx
or1200_mem2reg.aligned[31]==x
or1200_mem2reg.regdata[31:16]==xxxxxxxxxxxxxxx
or1200_reg2mem.addr[1:0]==x
or1200_reg2mem.memdata[7:0]==xxxxxxx
or1200_reg2mem.regdata[7:0]==xxxxxxx
or1200_wbmux.rfwb_op[4:1]==xxx
or1200_except.datain[17]==x
or1200_except.du_dmr1[11]==x
or1200_except.du_dsr[11]==x
or1200_except.sr[1]==x
or1200_except.to_sr[1]==x
or1200_except.delayed_iee[1:0]==x
or1200_except.delayed_tee[1:0]==x
or1200_except.ex_exceptflags[2]==x
or1200_except.except_type[3:0]==xxx
or1200_cfgr.spr_addr[3:0]==xxx
or1200_cfgr.spr_dat_o[31:24]==xxxxxxx
or1200_ctrl.mac_op==or1200_ctrl.ex_branch_op
or1200_ctrl.mac_op==or1200_ctrl.ex_mac_op
or1200_ctrl.mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.mac_op==or1200_except.delayed_tee
or1200_ctrl.mac_op==or1200_except.id_exceptflags
or1200_ctrl.mac_op==or1200_except.state
or1200_ctrl.mac_op==or1200_if.err_saved
or1200_ctrl.mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.mac_op==or1200_mult_mac.mac_op
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_branch_op==or1200_ctrl.ex_mac_op
or1200_ctrl.ex_branch_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_branch_op==or1200_except.delayed_tee
or1200_ctrl.ex_branch_op==or1200_except.id_exceptflags
or1200_ctrl.ex_branch_op==or1200_except.state
or1200_ctrl.ex_branch_op==or1200_if.err_saved
or1200_ctrl.ex_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_branch_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.ex_mac_op==or1200_ctrl.id_branch_op
or1200_ctrl.ex_mac_op==or1200_except.delayed_tee
or1200_ctrl.ex_mac_op==or1200_except.id_exceptflags
or1200_ctrl.ex_mac_op==or1200_except.state
or1200_ctrl.ex_mac_op==or1200_if.err_saved
or1200_ctrl.ex_mac_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.ex_mac_op==or1200_mult_mac.mac_op_r3
or1200_ctrl.id_branch_op==or1200_except.delayed_tee
or1200_ctrl.id_branch_op==or1200_except.id_exceptflags
or1200_ctrl.id_branch_op==or1200_except.state
or1200_ctrl.id_branch_op==or1200_if.err_saved
or1200_ctrl.id_branch_op==or1200_lsu.dcpu_adr_r
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r1
or1200_ctrl.id_branch_op==or1200_mult_mac.mac_op_r3
or1200_except.delayed_tee==or1200_except.id_exceptflags
or1200_except.delayed_tee==or1200_except.state
or1200_except.delayed_tee==or1200_if.err_saved
or1200_except.delayed_tee==or1200_lsu.dcpu_adr_r
or1200_except.delayed_tee==or1200_mult_mac.mac_op
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r1
or1200_except.delayed_tee==or1200_mult_mac.mac_op_r3
or1200_except.id_exceptflags==or1200_except.state
or1200_except.id_exceptflags==or1200_if.err_saved
or1200_except.id_exceptflags==or1200_lsu.dcpu_adr_r
or1200_except.id_exceptflags==or1200_mult_mac.mac_op
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r1
or1200_except.id_exceptflags==or1200_mult_mac.mac_op_r3
or1200_except.state==or1200_if.err_saved
or1200_except.state==or1200_lsu.dcpu_adr_r
or1200_except.state==or1200_mult_mac.mac_op
or1200_except.state==or1200_mult_mac.mac_op_r1
or1200_except.state==or1200_mult_mac.mac_op_r3
or1200_if.err_saved==or1200_lsu.dcpu_adr_r
or1200_if.err_saved==or1200_mult_mac.mac_op
or1200_if.err_saved==or1200_mult_mac.mac_op_r1
or1200_if.err_saved==or1200_mult_mac.mac_op_r3
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r1
or1200_lsu.dcpu_adr_r==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r1
or1200_mult_mac.mac_op==or1200_mult_mac.mac_op_r3
or1200_mult_mac.mac_op_r1==or1200_mult_mac.mac_op_r3
or1200_ctrl.alu_op2==or1200_ctrl.comp_op
or1200_ctrl.alu_op2==or1200_except.except_type
or1200_ctrl.alu_op2==or1200_lsu.id_lsu_op
or1200_ctrl.alu_op2==or1200_lsu.ex_lsu_op
or1200_ctrl.comp_op==or1200_except.except_type
or1200_ctrl.comp_op==or1200_lsu.id_lsu_op
or1200_ctrl.comp_op==or1200_lsu.ex_lsu_op
or1200_except.except_type==or1200_lsu.id_lsu_op
or1200_except.except_type==or1200_lsu.ex_lsu_op
or1200_lsu.id_lsu_op==or1200_lsu.ex_lsu_op
or1200_except.sr==or1200_except.esr
or1200_alu.a==or1200_except.dl_pc
or1200_alu.a==or1200_except.eear
or1200_alu.a==or1200_except.epcr
or1200_alu.a==or1200_except.ex_pc
or1200_alu.a==or1200_except.id_pc
or1200_alu.a==or1200_except.wb_pc
or1200_alu.a==or1200_gmultp2_32x32.X
or1200_alu.a==or1200_gmultp2_32x32.Y
or1200_alu.a==or1200_lsu.ex_addrbase
or1200_alu.a==or1200_lsu.ex_addrofs
or1200_alu.a==or1200_lsu.id_addrofs
or1200_alu.a==or1200_mult_mac.a
or1200_alu.a==or1200_mult_mac.b
or1200_alu.a==or1200_mult_mac.x
or1200_alu.a==or1200_mult_mac.y
or1200_alu.a==or1200_operandmuxes.operand_a
or1200_ctrl.id_insn==or1200_ctrl.wb_insn
or1200_ctrl.id_insn==or1200_if.insn_saved
or1200_ctrl.wb_insn==or1200_if.insn_saved
or1200_except.dl_pc==or1200_except.eear
or1200_except.dl_pc==or1200_except.epcr
or1200_except.dl_pc==or1200_except.ex_pc
or1200_except.dl_pc==or1200_except.id_pc
or1200_except.dl_pc==or1200_except.wb_pc
or1200_except.dl_pc==or1200_gmultp2_32x32.X
or1200_except.dl_pc==or1200_gmultp2_32x32.Y
or1200_except.dl_pc==or1200_lsu.ex_addrbase
or1200_except.dl_pc==or1200_lsu.ex_addrofs
or1200_except.dl_pc==or1200_lsu.id_addrofs
or1200_except.dl_pc==or1200_mult_mac.a
or1200_except.dl_pc==or1200_mult_mac.b
or1200_except.dl_pc==or1200_mult_mac.x
or1200_except.dl_pc==or1200_mult_mac.y
or1200_except.dl_pc==or1200_operandmuxes.operand_a
or1200_except.eear==or1200_except.epcr
or1200_except.eear==or1200_except.ex_pc
or1200_except.eear==or1200_except.id_pc
or1200_except.eear==or1200_except.wb_pc
or1200_except.eear==or1200_gmultp2_32x32.X
or1200_except.eear==or1200_gmultp2_32x32.Y
or1200_except.eear==or1200_lsu.ex_addrbase
or1200_except.eear==or1200_lsu.ex_addrofs
or1200_except.eear==or1200_lsu.id_addrofs
or1200_except.eear==or1200_mult_mac.a
or1200_except.eear==or1200_mult_mac.b
or1200_except.eear==or1200_mult_mac.x
or1200_except.eear==or1200_mult_mac.y
or1200_except.eear==or1200_operandmuxes.operand_a
or1200_except.epcr==or1200_except.ex_pc
or1200_except.epcr==or1200_except.id_pc
or1200_except.epcr==or1200_except.wb_pc
or1200_except.epcr==or1200_gmultp2_32x32.X
or1200_except.epcr==or1200_gmultp2_32x32.Y
or1200_except.epcr==or1200_lsu.ex_addrbase
or1200_except.epcr==or1200_lsu.ex_addrofs
or1200_except.epcr==or1200_lsu.id_addrofs
or1200_except.epcr==or1200_mult_mac.a
or1200_except.epcr==or1200_mult_mac.b
or1200_except.epcr==or1200_mult_mac.x
or1200_except.epcr==or1200_mult_mac.y
or1200_except.epcr==or1200_operandmuxes.operand_a
or1200_except.ex_pc==or1200_except.id_pc
or1200_except.ex_pc==or1200_except.wb_pc
or1200_except.ex_pc==or1200_gmultp2_32x32.X
or1200_except.ex_pc==or1200_gmultp2_32x32.Y
or1200_except.ex_pc==or1200_lsu.ex_addrbase
or1200_except.ex_pc==or1200_lsu.ex_addrofs
or1200_except.ex_pc==or1200_lsu.id_addrofs
or1200_except.ex_pc==or1200_mult_mac.a
or1200_except.ex_pc==or1200_mult_mac.b
or1200_except.ex_pc==or1200_mult_mac.x
or1200_except.ex_pc==or1200_mult_mac.y
or1200_except.ex_pc==or1200_operandmuxes.operand_a
or1200_except.id_pc==or1200_except.wb_pc
or1200_except.id_pc==or1200_gmultp2_32x32.X
or1200_except.id_pc==or1200_gmultp2_32x32.Y
or1200_except.id_pc==or1200_lsu.ex_addrbase
or1200_except.id_pc==or1200_lsu.ex_addrofs
or1200_except.id_pc==or1200_lsu.id_addrofs
or1200_except.id_pc==or1200_mult_mac.a
or1200_except.id_pc==or1200_mult_mac.b
or1200_except.id_pc==or1200_mult_mac.x
or1200_except.id_pc==or1200_mult_mac.y
or1200_except.id_pc==or1200_operandmuxes.operand_a
or1200_except.wb_pc==or1200_gmultp2_32x32.X
or1200_except.wb_pc==or1200_gmultp2_32x32.Y
or1200_except.wb_pc==or1200_lsu.ex_addrbase
or1200_except.wb_pc==or1200_lsu.ex_addrofs
or1200_except.wb_pc==or1200_lsu.id_addrofs
or1200_except.wb_pc==or1200_mult_mac.a
or1200_except.wb_pc==or1200_mult_mac.b
or1200_except.wb_pc==or1200_mult_mac.x
or1200_except.wb_pc==or1200_mult_mac.y
or1200_except.wb_pc==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.X==or1200_gmultp2_32x32.Y
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.X==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.X==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.X==or1200_mult_mac.a
or1200_gmultp2_32x32.X==or1200_mult_mac.b
or1200_gmultp2_32x32.X==or1200_mult_mac.x
or1200_gmultp2_32x32.X==or1200_mult_mac.y
or1200_gmultp2_32x32.X==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrbase
or1200_gmultp2_32x32.Y==or1200_lsu.ex_addrofs
or1200_gmultp2_32x32.Y==or1200_lsu.id_addrofs
or1200_gmultp2_32x32.Y==or1200_mult_mac.a
or1200_gmultp2_32x32.Y==or1200_mult_mac.b
or1200_gmultp2_32x32.Y==or1200_mult_mac.x
or1200_gmultp2_32x32.Y==or1200_mult_mac.y
or1200_gmultp2_32x32.Y==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrbase==or1200_lsu.ex_addrofs
or1200_lsu.ex_addrbase==or1200_lsu.id_addrofs
or1200_lsu.ex_addrbase==or1200_mult_mac.a
or1200_lsu.ex_addrbase==or1200_mult_mac.b
or1200_lsu.ex_addrbase==or1200_mult_mac.x
or1200_lsu.ex_addrbase==or1200_mult_mac.y
or1200_lsu.ex_addrbase==or1200_operandmuxes.operand_a
or1200_lsu.ex_addrofs==or1200_lsu.id_addrofs
or1200_lsu.ex_addrofs==or1200_mult_mac.a
or1200_lsu.ex_addrofs==or1200_mult_mac.b
or1200_lsu.ex_addrofs==or1200_mult_mac.x
or1200_lsu.ex_addrofs==or1200_mult_mac.y
or1200_lsu.ex_addrofs==or1200_operandmuxes.operand_a
or1200_lsu.id_addrofs==or1200_mult_mac.a
or1200_lsu.id_addrofs==or1200_mult_mac.b
or1200_lsu.id_addrofs==or1200_mult_mac.x
or1200_lsu.id_addrofs==or1200_mult_mac.y
or1200_lsu.id_addrofs==or1200_operandmuxes.operand_a
or1200_mult_mac.a==or1200_mult_mac.b
or1200_mult_mac.a==or1200_mult_mac.x
or1200_mult_mac.a==or1200_mult_mac.y
or1200_mult_mac.a==or1200_operandmuxes.operand_a
or1200_mult_mac.b==or1200_mult_mac.x
or1200_mult_mac.b==or1200_mult_mac.y
or1200_mult_mac.b==or1200_operandmuxes.operand_a
or1200_mult_mac.x==or1200_mult_mac.y
or1200_mult_mac.x==or1200_operandmuxes.operand_a
or1200_mult_mac.y==or1200_operandmuxes.operand_a
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod
or1200_gmultp2_32x32.P==or1200_mult_mac.div_quot_r
or1200_gmultp2_32x32.P==or1200_mult_mac.mul_prod_r
or1200_mult_mac.mul_prod==or1200_mult_mac.div_quot_r
or1200_mult_mac.mul_prod==or1200_mult_mac.mul_prod_r
or1200_mult_mac.div_quot_r==or1200_mult_mac.mul_prod_r
--
