
*** Running vivado
    with args -log qpath_generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qpath_generator.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source qpath_generator.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 390.117 ; gain = 43.426
INFO: [Synth 8-638] synthesizing module 'qpath_generator' [e:/VivadoProject/AD9361_TX_GMSK/AD9361_TX_GMSK.srcs/sources_1/ip/qpath_generator/synth/qpath_generator.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'qpath_generator' (11#1) [e:/VivadoProject/AD9361_TX_GMSK/AD9361_TX_GMSK.srcs/sources_1/ip/qpath_generator/synth/qpath_generator.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 580.496 ; gain = 233.805
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 580.496 ; gain = 233.805
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 690.758 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 690.758 ; gain = 344.066
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 690.758 ; gain = 344.066
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 690.758 ; gain = 344.066
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 690.758 ; gain = 344.066
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 690.758 ; gain = 344.066
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 709.953 ; gain = 363.262
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 709.953 ; gain = 363.262
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 730.238 ; gain = 383.547
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |     8|
|3     |RAMB36E1   |     1|
|4     |RAMB36E1_1 |     1|
|5     |RAMB36E1_2 |     1|
|6     |FDRE       |     2|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 730.238 ; gain = 383.547
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 740.219 ; gain = 461.023
