INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab01/lab01.srcs/sources_1/new/mux41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux41
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab01/lab01.srcs/sim_1/new/mux41_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux41_test
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Root/Core/Digital_Logic_Experiments/lab01/lab01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
