TimeQuest Timing Analyzer report for DE2_115_CAMERA
Tue Jun 13 19:21:52 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 19. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 23. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Output Enable Times
 35. Minimum Output Enable Times
 36. Output Disable Times
 37. Minimum Output Disable Times
 38. Slow 1200mV 85C Model Metastability Summary
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 46. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 48. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 49. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 51. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 52. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 54. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 55. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Summary
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 78. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 79. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 81. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 82. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 83. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 85. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 86. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Output Enable Times
 98. Minimum Output Enable Times
 99. Output Disable Times
100. Minimum Output Disable Times
101. Fast 1200mV 0C Model Metastability Summary
102. Multicorner Timing Analysis Summary
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Board Trace Model Assignments
108. Input Transition Times
109. Signal Integrity Metrics (Slow 1200mv 0c Model)
110. Signal Integrity Metrics (Slow 1200mv 85c Model)
111. Signal Integrity Metrics (Fast 1200mv 0c Model)
112. Setup Transfers
113. Hold Transfers
114. Recovery Transfers
115. Removal Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; Test/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Jun 13 19:21:49 2023 ;
; DE2_115_D5M_VGA.sdc                                   ; OK     ; Tue Jun 13 19:21:49 2023 ;
+-------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 84.95 MHz  ; 84.95 MHz       ; CLOCK2_50                                      ;      ;
; 86.64 MHz  ; 86.64 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 123.82 MHz ; 123.82 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.139 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.172 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 6.729 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; CLOCK2_50                                      ; 0.374 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.388 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.594 ; -316.497      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.661  ; 0.000         ;
; CLOCK2_50                                      ; 12.842 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 1.046 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.483 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.497 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.697  ; 0.000         ;
; CLOCK2_50                                      ; 9.552  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.199 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.139 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.757     ;
; 0.139 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.757     ;
; 0.139 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.757     ;
; 0.141 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.761     ;
; 0.197 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.701     ;
; 0.197 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.701     ;
; 0.197 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.701     ;
; 0.198 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.706     ;
; 0.214 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.682     ;
; 0.214 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.682     ;
; 0.214 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.682     ;
; 0.216 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.686     ;
; 0.236 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.660     ;
; 0.236 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.660     ;
; 0.236 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.660     ;
; 0.238 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.664     ;
; 0.250 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.650     ;
; 0.250 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.650     ;
; 0.250 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.650     ;
; 0.251 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.948      ; 12.655     ;
; 0.253 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.643     ;
; 0.253 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.643     ;
; 0.253 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.643     ;
; 0.255 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.647     ;
; 0.272 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.626     ;
; 0.272 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.626     ;
; 0.272 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.626     ;
; 0.273 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.631     ;
; 0.282 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.614     ;
; 0.282 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.614     ;
; 0.282 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.614     ;
; 0.284 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.618     ;
; 0.286 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.610     ;
; 0.286 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.610     ;
; 0.286 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.610     ;
; 0.288 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.614     ;
; 0.294 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.604     ;
; 0.294 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.604     ;
; 0.294 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.604     ;
; 0.295 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.609     ;
; 0.311 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.587     ;
; 0.311 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.587     ;
; 0.311 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.587     ;
; 0.312 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.592     ;
; 0.325 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.575     ;
; 0.325 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.575     ;
; 0.325 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.575     ;
; 0.326 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.948      ; 12.580     ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.558     ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.558     ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.558     ;
; 0.341 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.563     ;
; 0.342 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.554     ;
; 0.342 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.554     ;
; 0.342 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.554     ;
; 0.344 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.558     ;
; 0.344 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.554     ;
; 0.344 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.554     ;
; 0.344 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.554     ;
; 0.345 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.559     ;
; 0.347 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.553     ;
; 0.347 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.553     ;
; 0.347 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.553     ;
; 0.348 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.948      ; 12.558     ;
; 0.352 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.544     ;
; 0.352 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.544     ;
; 0.352 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.544     ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.548     ;
; 0.364 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.536     ;
; 0.364 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.536     ;
; 0.364 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.536     ;
; 0.365 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.948      ; 12.541     ;
; 0.389 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.507     ;
; 0.389 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.507     ;
; 0.389 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.507     ;
; 0.391 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.511     ;
; 0.393 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.507     ;
; 0.393 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.507     ;
; 0.393 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.507     ;
; 0.394 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.948      ; 12.512     ;
; 0.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.503     ;
; 0.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.503     ;
; 0.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.942      ; 12.503     ;
; 0.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.948      ; 12.508     ;
; 0.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.498     ;
; 0.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.498     ;
; 0.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.498     ;
; 0.401 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.503     ;
; 0.401 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.495     ;
; 0.401 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.495     ;
; 0.401 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.938      ; 12.495     ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.944      ; 12.499     ;
; 0.410 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.488     ;
; 0.410 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.488     ;
; 0.410 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.940      ; 12.488     ;
; 0.411 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.946      ; 12.493     ;
; 0.427 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.943      ; 12.474     ;
; 0.427 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.943      ; 12.474     ;
; 0.427 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.943      ; 12.474     ;
; 0.429 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.949      ; 12.478     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.172 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[6]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 5.550      ;
; 1.215 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 5.927      ;
; 1.215 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 5.927      ;
; 1.215 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.806     ; 5.927      ;
; 1.287 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 5.449      ;
; 1.287 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 5.449      ;
; 1.287 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 5.449      ;
; 1.298 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 5.429      ;
; 1.298 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[12]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 5.429      ;
; 1.298 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 5.429      ;
; 1.431 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 5.300      ;
; 1.431 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[16]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 5.300      ;
; 1.431 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 5.300      ;
; 1.431 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[19]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 5.300      ;
; 1.431 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 5.300      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[22]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 5.139      ;
; 1.584 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.225     ; 5.139      ;
; 1.592 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[7]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 5.146      ;
; 1.592 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 5.146      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 5.070      ;
; 1.664 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[14]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.214     ; 5.070      ;
; 1.842 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[6]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.894      ;
; 1.842 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.894      ;
; 1.842 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.894      ;
; 1.842 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 4.894      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.924 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.987      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.994 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.134      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 1.999 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.912      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.890      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.038 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.873      ;
; 2.061 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.850      ;
; 2.062 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.849      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.067 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.844      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.206      ; 8.059      ;
; 2.071 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.840      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.729  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.527     ; 5.242      ;
; 6.729  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.527     ; 5.242      ;
; 6.729  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.527     ; 5.242      ;
; 6.772  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 5.212      ;
; 6.773  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 5.211      ;
; 6.774  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 5.210      ;
; 6.792  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 5.192      ;
; 6.813  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.527     ; 5.158      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 6.940  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 5.252      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.095  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.889      ;
; 7.146  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.838      ;
; 7.148  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.514     ; 4.836      ;
; 7.167  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.527     ; 4.804      ;
; 7.394  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 5.094      ;
; 7.438  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 5.050      ;
; 7.445  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 5.043      ;
; 7.455  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 5.033      ;
; 7.508  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.980      ;
; 7.514  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.974      ;
; 7.572  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.916      ;
; 7.609  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.879      ;
; 7.628  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.120     ; 4.750      ;
; 7.630  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.858      ;
; 7.641  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.847      ;
; 7.685  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.803      ;
; 7.759  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.224     ; 4.555      ;
; 7.763  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.725      ;
; 7.859  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 4.629      ;
; 7.956  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 4.548      ;
; 8.692  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.796      ;
; 9.099  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.010     ; 3.389      ;
; 20.739 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.732      ;
; 20.739 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.732      ;
; 20.739 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.732      ;
; 20.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.514     ; 3.674      ;
; 20.811 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.514     ; 3.673      ;
; 20.811 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.514     ; 3.673      ;
; 20.824 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.514     ; 3.660      ;
; 20.846 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.625      ;
; 20.896 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.093     ; 4.009      ;
; 20.896 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.093     ; 4.009      ;
; 20.896 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.093     ; 4.009      ;
; 20.910 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.993      ;
; 20.910 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.993      ;
; 20.911 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.992      ;
; 20.912 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.991      ;
; 20.914 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.989      ;
; 20.914 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.989      ;
; 20.915 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.988      ;
; 20.915 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.988      ;
; 20.916 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.987      ;
; 20.920 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.551      ;
; 20.920 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.551      ;
; 20.920 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.527     ; 3.551      ;
; 20.922 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.093     ; 3.983      ;
; 20.922 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.093     ; 3.983      ;
; 20.922 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.093     ; 3.983      ;
; 20.922 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.981      ;
; 20.922 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.981      ;
; 20.922 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.981      ;
; 20.922 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.981      ;
; 20.923 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.980      ;
; 20.923 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.980      ;
; 20.924 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.979      ;
; 20.924 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.979      ;
; 20.926 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.977      ;
; 20.926 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.977      ;
; 20.926 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.977      ;
; 20.926 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.977      ;
; 20.927 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.976      ;
; 20.927 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.976      ;
; 20.927 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.976      ;
; 20.927 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.976      ;
; 20.928 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.975      ;
; 20.928 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.095     ; 3.975      ;
; 20.939 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.080     ; 3.979      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.358 ; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.021      ;
; 0.370 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.026      ;
; 0.372 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.969      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.043      ;
; 0.390 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.375      ; 0.987      ;
; 0.400 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.717      ;
; 0.400 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.056      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mADDR[6]                                                                                                                                             ; Sdram_Control:u7|mADDR[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mWR_DONE                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Write                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|IN_REQ                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|ST[0]                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                        ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.074      ;
; 0.409 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.131      ; 0.726      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.414 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.698      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.071      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.420 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0]      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.421 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|mADDR[8]                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                       ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[11]                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.374 ; Image_Generator:img_gen|out_data_r[14]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.030      ;
; 0.378 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.042      ;
; 0.380 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.044      ;
; 0.385 ; Image_Generator:img_gen|out_data_r[16]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.041      ;
; 0.386 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.669      ;
; 0.391 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 0.674      ;
; 0.392 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.056      ;
; 0.393 ; Image_Generator:img_gen|out_data_r[9]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.049      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                                                                                                                                                                ; Reset_Delay:u2|oRST_4                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                                                                                                                                                                ; Reset_Delay:u2|oRST_3                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                        ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                  ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                       ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Generator:img_gen|out_data_r[6]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.059      ;
; 0.403 ; Image_Generator:img_gen|enable_r                                                                                                                                                     ; Image_Generator:img_gen|enable_r                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; Image_Generator:img_gen|out_data_r[8]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.066      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.695      ;
; 0.411 ; Image_Generator:img_gen|out_data_r[5]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.067      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Image_Generator:img_gen|out_data_r[15]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.068      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.098      ; 0.699      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.096      ; 0.698      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.688      ;
; 0.421 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.687      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                          ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.696      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                             ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.696      ;
; 0.434 ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                                             ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.698      ;
; 0.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 1.031      ;
; 0.436 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                   ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 1.033      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Image_Generator:img_gen|out_data_r[7]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.096      ;
; 0.440 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.707      ;
; 0.440 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.104      ;
; 0.440 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 0.723      ;
; 0.444 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.445 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.711      ;
; 0.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.475      ; 1.111      ;
; 0.451 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                          ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                                                 ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.374      ; 1.050      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.726      ;
; 0.460 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.727      ;
; 0.460 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.727      ;
; 0.461 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.728      ;
; 0.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 1.060      ;
; 0.467 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 1.062      ;
; 0.468 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                    ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.735      ;
; 0.472 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                    ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.739      ;
; 0.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 1.075      ;
; 0.480 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.388 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.413 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.697      ;
; 0.414 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.697      ;
; 0.442 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.378      ; 1.042      ;
; 0.451 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.038      ;
; 0.454 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.720      ;
; 0.473 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.060      ;
; 0.473 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.739      ;
; 0.481 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.068      ;
; 0.486 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.752      ;
; 0.572 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.838      ;
; 0.583 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.583 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.583 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.867      ;
; 0.586 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.869      ;
; 0.606 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.888      ;
; 0.613 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.879      ;
; 0.626 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.891      ;
; 0.629 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.910      ;
; 0.629 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.910      ;
; 0.631 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.897      ;
; 0.633 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.914      ;
; 0.635 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.918      ;
; 0.636 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.917      ;
; 0.636 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.917      ;
; 0.636 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.917      ;
; 0.640 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.923      ;
; 0.640 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.923      ;
; 0.641 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.922      ;
; 0.641 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.924      ;
; 0.642 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.925      ;
; 0.643 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.924      ;
; 0.643 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.924      ;
; 0.644 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.925      ;
; 0.644 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.927      ;
; 0.645 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.928      ;
; 0.646 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.929      ;
; 0.647 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.928      ;
; 0.647 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.928      ;
; 0.649 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.932      ;
; 0.651 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.934      ;
; 0.652 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.933      ;
; 0.655 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.490      ; 1.331      ;
; 0.661 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.944      ;
; 0.662 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.943      ;
; 0.666 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.949      ;
; 0.667 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.932      ;
; 0.685 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.950      ;
; 0.687 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.953      ;
; 0.688 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.954      ;
; 0.689 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.955      ;
; 0.692 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.958      ;
; 0.696 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.962      ;
; 0.702 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.968      ;
; 0.705 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.970      ;
; 0.706 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.972      ;
; 0.709 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.975      ;
; 0.736 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.378      ; 1.336      ;
; 0.762 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.378      ; 1.362      ;
; 0.766 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.032      ;
; 0.767 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.033      ;
; 0.784 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 1.066      ;
; 0.795 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 1.061      ;
; 0.802 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 1.085      ;
; 0.851 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.333     ; 0.704      ;
; 0.884 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 1.163      ;
; 0.932 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 1.214      ;
; 0.943 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 1.225      ;
; 0.945 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.532      ;
; 0.945 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 1.212      ;
; 0.946 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.227      ;
; 0.953 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.234      ;
; 0.953 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 1.236      ;
; 0.956 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.237      ;
; 0.957 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 1.240      ;
; 0.958 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.365      ; 1.545      ;
; 0.959 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 1.242      ;
; 0.959 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.240      ;
; 0.960 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.241      ;
; 0.961 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.242      ;
; 0.961 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.242      ;
; 0.962 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 1.241      ;
; 0.963 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.244      ;
; 0.965 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|oRequest                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 1.247      ;
; 0.967 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 1.250      ;
; 0.968 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 1.251      ;
; 0.968 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.249      ;
; 0.969 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 1.250      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                          ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.594 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.263     ; 3.779      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.793      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.851     ; 3.779      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.851     ; 3.779      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.182 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.853     ; 3.777      ;
; -4.181 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.792      ;
; -4.181 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.792      ;
; -4.181 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.792      ;
; -4.181 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.792      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.338 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.946     ; 4.264      ;
; -2.215 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.940     ; 4.263      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.230     ; 3.812      ;
; -2.093 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.243     ; 3.798      ;
; -2.093 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.243     ; 3.798      ;
; -2.093 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.243     ; 3.798      ;
; -2.093 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.243     ; 3.798      ;
; -2.093 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.243     ; 3.798      ;
; -1.699 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.811      ;
; -1.681 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.812     ; 3.817      ;
; -1.681 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.812     ; 3.817      ;
; -1.681 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.812     ; 3.817      ;
; -1.681 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.812     ; 3.817      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
; -1.667 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.804     ; 3.811      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.661 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.290      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 4.289      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.922     ; 4.286      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 4.312      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.313      ;
; 2.784 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 4.289      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 3.851      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 3.851      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[6]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 3.851      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[9]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.895 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.844      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.831      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.831      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.831      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.212     ; 3.831      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.835      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.835      ;
; 2.905 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.835      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.842 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.287     ; 6.869      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.112 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 6.726      ;
; 13.906 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.213     ; 5.879      ;
; 13.917 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.213     ; 5.868      ;
; 13.986 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.805      ;
; 14.023 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.213     ; 5.762      ;
; 14.145 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.646      ;
; 14.148 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.643      ;
; 14.158 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.633      ;
; 14.184 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.213     ; 5.601      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.215 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.721      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.226 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.710      ;
; 14.253 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.538      ;
; 14.255 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.536      ;
; 14.263 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.528      ;
; 14.266 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.525      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.295 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.647      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.332 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 5.604      ;
; 14.372 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.419      ;
; 14.416 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.375      ;
; 14.426 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.207     ; 5.365      ;
; 14.454 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.488      ;
; 14.454 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.488      ;
; 14.454 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.488      ;
; 14.454 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 5.488      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.046 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.313      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.178 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.473      ; 1.837      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.216 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.482      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.427 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.692      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.534 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.801      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.536 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.804      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.557 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.822      ;
; 1.575 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.837      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.345 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.624      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
; 2.387 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 2.666      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.156     ; 3.613      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.156     ; 3.613      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.155     ; 3.614      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.155     ; 3.614      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.155     ; 3.614      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.155     ; 3.614      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.156     ; 3.613      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.156     ; 3.613      ;
; 5.483 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.156     ; 3.613      ;
; 5.500 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.147     ; 3.639      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.505 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.182     ; 3.609      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.187     ; 3.610      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.187     ; 3.610      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.187     ; 3.610      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.187     ; 3.610      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.187     ; 3.610      ;
; 5.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.644      ;
; 5.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.644      ;
; 5.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.644      ;
; 5.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.644      ;
; 5.517 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.159     ; 3.644      ;
; 5.521 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.655      ;
; 5.521 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.655      ;
; 5.521 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.655      ;
; 5.521 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.655      ;
; 5.521 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.655      ;
; 5.521 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.152     ; 3.655      ;
; 5.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.650      ;
; 5.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.167     ; 3.650      ;
; 5.550 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.636      ;
; 5.550 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.636      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.555 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.186     ; 3.655      ;
; 5.929 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[5]                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.598      ;
; 5.929 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[4]                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.598      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.623      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.623      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.623      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.624      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.624      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.624      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.624      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.623      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.624      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.624      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.936 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.600     ; 3.622      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.625      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.626      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.626      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.626      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.626      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.625      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.625      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.626      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.597     ; 3.626      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.625      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.599     ; 3.624      ;
; 5.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.609      ;
; 5.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.609      ;
; 5.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.609      ;
; 5.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.609      ;
; 5.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.609      ;
; 5.940 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.609      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                          ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.497 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.190     ; 3.593      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.598      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.598      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.598      ;
; 5.511 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.598      ;
; 5.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.223     ; 3.593      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 3.580      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 3.580      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 3.580      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 3.580      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.647     ; 3.580      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 5.941 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.594      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.035 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.352     ; 3.969      ;
; 6.047 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.348     ; 4.021      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 7.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.241     ; 3.544      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.224     ; 3.562      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.225     ; 3.561      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.225     ; 3.561      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.225     ; 3.561      ;
; 8.000 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.225     ; 3.561      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
; 8.001 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -2.242     ; 3.545      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                         ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                        ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[14]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[16]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[17]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[19]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                             ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[3]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[6]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WE_N                                                                                                                                                                ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Write                                                                                                                                                               ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|WE_N                                                                                                                                              ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                     ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[21]                                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                                           ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                         ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[14]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[16]                                                                                                                                                       ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[17]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0           ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg                 ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg                 ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0           ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg                 ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg                 ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_address_reg0           ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_re_reg                 ;
; 9.552 ; 9.787        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_we_reg                 ;
; 9.554 ; 9.789        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0            ;
; 9.554 ; 9.789        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0            ;
; 9.554 ; 9.789        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_datain_reg0            ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0           ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg                 ;
; 9.555 ; 9.790        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg                 ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0           ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg                 ;
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg                 ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_datain_reg0            ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0            ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0           ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg                 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg                 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0           ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg                 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0           ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0           ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0           ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0           ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0           ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0           ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_address_reg0            ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_re_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_we_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0            ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0            ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0            ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg                  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_we_reg                  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0            ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_datain_reg0            ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0           ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg                 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0            ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg                  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg                  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0           ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg                 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg                 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_datain_reg0            ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0            ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_datain_reg0            ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_datain_reg0            ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.212 ; 12.432       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ;
; 12.249 ; 12.437       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ;
; 12.250 ; 12.485       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ;
; 12.251 ; 12.439       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ;
; 12.252 ; 12.440       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ;
; 12.252 ; 12.440       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                      ;
; 12.252 ; 12.440       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ;
; 12.252 ; 12.440       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ;
; 12.253 ; 12.441       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.156 ; 4.735 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.156 ; 4.735 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.835 ; 4.320 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.835 ; 4.320 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.920 ; 5.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.418 ; 4.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.452 ; 4.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.830 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.691 ; 5.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.701 ; 5.091 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.920 ; 5.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.865 ; 5.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.635 ; 5.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.643 ; 5.091 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.778 ; 5.168 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.794 ; 5.242 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.691 ; 5.112 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.683 ; 5.099 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.674 ; 5.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.251 ; 4.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.425 ; 4.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.253 ; 4.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.336 ; 4.721 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.568 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.088 ; 4.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.783 ; 8.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.783 ; 8.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.113 ; 5.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.067 ; 5.595 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.113 ; 5.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.821 ; 5.372 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.084 ; 5.645 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.928 ; 5.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.749 ; 5.295 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.682 ; 5.222 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.719 ; 5.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.701 ; 5.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.629 ; 5.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.606 ; 5.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.841 ; 5.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.037 ; 5.539 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.086 ; 5.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.973 ; 5.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.055 ; 5.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.262 ; -2.787 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.262 ; -2.787 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.407 ; -1.862 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.407 ; -1.862 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -3.037 ; -3.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.603 ; -3.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.635 ; -4.010 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.037 ; -3.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.863 ; -4.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.873 ; -4.242 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.099 ; -4.482 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.045 ; -4.466 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.810 ; -4.203 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.802 ; -4.235 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.948 ; -4.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.961 ; -4.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.863 ; -4.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.854 ; -4.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.845 ; -4.211 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.440 ; -3.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.622 ; -3.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.443 ; -3.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.521 ; -3.885 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.759 ; -4.167 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.285 ; -3.657 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -5.566 ; -6.183 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.566 ; -6.183 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -3.791 ; -4.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -4.228 ; -4.744 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -4.272 ; -4.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -3.993 ; -4.530 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -4.245 ; -4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -4.095 ; -4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.923 ; -4.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.859 ; -4.385 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.894 ; -4.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -3.884 ; -4.314 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -3.813 ; -4.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -3.791 ; -4.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -4.017 ; -4.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -4.205 ; -4.690 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -4.247 ; -4.805 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -4.138 ; -4.648 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -4.217 ; -4.777 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.976 ; 14.910 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.120  ; 7.962  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 21.613 ; 21.667 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 18.136 ; 18.100 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 17.921 ; 17.884 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 18.429 ; 18.316 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 18.620 ; 18.636 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 18.624 ; 18.587 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 20.290 ; 20.123 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 19.538 ; 19.463 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 19.115 ; 19.015 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 19.087 ; 18.904 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 21.613 ; 21.667 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 18.955 ; 18.800 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 19.162 ; 19.023 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 19.587 ; 19.472 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 17.119 ; 17.086 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 17.214 ; 17.476 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 16.959 ; 16.932 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.701  ; 6.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.559  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.180  ; 6.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.544  ; 6.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.056  ; 6.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.155  ; 6.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.018  ; 5.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.665  ; 6.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.479  ; 6.446  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.422  ; 6.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.701  ; 6.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.880  ; 4.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.769  ; 5.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.603  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.603  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.186  ; 5.097  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.754  ; 5.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.148  ; 6.081  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.061  ; 4.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.062  ; 9.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.979  ; 7.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.786  ; 8.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.435  ; 8.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.682  ; 8.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.604  ; 7.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.507  ; 8.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.647  ; 8.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.415  ; 7.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.666  ; 8.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.910  ; 7.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.214  ; 8.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.284  ; 8.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.295  ; 7.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.576  ; 7.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.240  ; 7.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.437  ; 8.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.984  ; 8.850  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.200  ; 8.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.020  ; 7.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.062  ; 9.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.574  ; 7.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.644  ; 7.547  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.971  ; 7.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.339  ; 7.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.419  ; 7.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.005  ; 6.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.971  ; 7.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.207  ; 7.971  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.782  ; 7.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.931  ; 7.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.948  ; 6.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.965  ; 7.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.849  ; 5.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.397  ; 4.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.923  ; 4.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.648  ; 4.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.849  ; 5.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.271  ; 6.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.333  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 13.188 ; 13.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 10.214 ; 10.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 13.188 ; 13.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 19.601 ; 19.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 16.124 ; 16.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 15.899 ; 15.862 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 16.407 ; 16.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 16.608 ; 16.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 16.612 ; 16.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 18.278 ; 18.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 17.526 ; 17.451 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 17.103 ; 17.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 17.065 ; 16.882 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 19.601 ; 19.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 16.943 ; 16.788 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 17.150 ; 17.011 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 17.575 ; 17.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 15.097 ; 15.064 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 11.443 ; 11.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 11.242 ; 11.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.403 ; 10.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.471  ; 8.326  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.624  ; 7.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.609  ; 8.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.053  ; 7.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.945  ; 7.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.855  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.465  ; 7.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.842  ; 7.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.520  ; 7.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.573 ; 10.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 8.137  ; 8.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.822  ; 8.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 10.403 ; 9.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.628  ; 8.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.786  ; 8.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 11.403 ; 10.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 9.203  ; 9.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.945  ; 7.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 8.156  ; 8.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.882 ; 10.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 8.860  ; 9.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.347 ; 10.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 8.099  ; 8.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 10.347 ; 10.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.987  ; 7.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 9.763  ; 9.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 7.283  ; 7.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.987  ; 6.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 8.069  ; 7.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 8.025  ; 7.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 6.727  ; 6.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.999  ; 9.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 9.078  ; 8.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 8.917  ; 8.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 8.216  ; 8.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.010  ; 8.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.958  ; 6.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 7.162  ; 7.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.943  ; 6.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 10.435 ; 10.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 10.435 ; 10.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.361  ; 5.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.873  ; 4.736  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.938  ; 4.823  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.361  ; 5.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.991  ; 4.929  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.142  ; 5.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.537  ; 4.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.538  ; 5.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.468  ; 5.373  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.075  ; 4.939  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.538  ; 5.442  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.530  ; 5.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.955  ; 4.893  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.140  ; 5.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.300  ; 4.211  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.336  ; 5.197  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.641  ; 4.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.297  ; 5.168  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.892  ; 4.778  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.253  ; 5.183  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.336  ; 5.197  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.159  ; 5.061  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.417 ; 14.349 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.838  ; 7.682  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 8.980  ; 8.855  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 8.980  ; 8.855  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 9.182  ; 9.102  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 9.667  ; 9.514  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 9.445  ; 9.371  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 9.635  ; 9.507  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 11.377 ; 11.161 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 10.868 ; 10.764 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 10.259 ; 10.099 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 10.445 ; 10.236 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 12.744 ; 12.726 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 10.000 ; 9.799  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 10.199 ; 10.012 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 10.207 ; 10.009 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 9.662  ; 9.641  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 14.920 ; 15.176 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 14.621 ; 14.594 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.934  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.934  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.490  ; 5.413  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.834  ; 5.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.372  ; 5.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.467  ; 5.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.335  ; 5.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.950  ; 5.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.773  ; 5.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.724  ; 5.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.991  ; 5.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.238  ; 4.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.097  ; 5.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.537  ; 4.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.932  ; 4.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.537  ; 4.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.082  ; 5.059  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.461  ; 5.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.417  ; 4.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.008  ; 4.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.288  ; 6.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.349  ; 7.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.947  ; 6.706  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.185  ; 7.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.530  ; 6.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.068  ; 6.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.089  ; 6.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.045  ; 5.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.958  ; 6.850  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.499  ; 6.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.907  ; 6.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.939  ; 6.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.506  ; 5.456  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.310  ; 6.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.093  ; 6.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.206  ; 7.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.122  ; 6.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.175  ; 6.092  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.499  ; 6.495  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.242  ; 7.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.846  ; 5.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.922  ; 5.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.603  ; 6.496  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.917  ; 5.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.247  ; 6.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.008  ; 4.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.125  ; 5.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.430  ; 6.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.396  ; 6.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.547  ; 6.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.344  ; 5.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.436  ; 6.265  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.780  ; 3.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.780  ; 3.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.284  ; 4.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.021  ; 3.961  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.167  ; 5.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.578  ; 5.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.639  ; 5.514  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 7.792  ; 7.896  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 7.792  ; 7.896  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 10.047 ; 9.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 8.250  ; 8.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 11.466 ; 11.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 11.271 ; 11.242 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 11.759 ; 11.657 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 11.928 ; 11.939 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 11.963 ; 11.903 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 13.564 ; 13.402 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 12.843 ; 12.769 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 12.436 ; 12.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 12.390 ; 12.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 14.887 ; 14.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 12.282 ; 12.131 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 12.481 ; 12.345 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 12.857 ; 12.703 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 10.502 ; 10.476 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 8.468  ; 8.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 8.250  ; 8.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.753  ; 3.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.559  ; 4.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.753  ; 3.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 5.011  ; 4.869  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.121  ; 3.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.935  ; 4.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.375  ; 4.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.948  ; 3.845  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.317  ; 4.263  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.360  ; 4.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.837  ; 6.489  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.330  ; 4.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.934  ; 4.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.675  ; 6.294  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.001  ; 4.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.870  ; 4.783  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 7.640  ; 7.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.391  ; 5.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.480  ; 4.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.479  ; 4.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 7.219  ; 6.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 5.835  ; 6.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 6.035  ; 5.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.351  ; 7.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 9.509  ; 9.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.244  ; 7.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 8.949  ; 8.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.568  ; 6.501  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.284  ; 6.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 7.323  ; 7.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 7.279  ; 7.187  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 6.035  ; 5.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.216  ; 8.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 8.291  ; 8.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 8.137  ; 8.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 7.463  ; 7.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 8.225  ; 8.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.255  ; 6.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.451  ; 6.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.265  ; 5.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 9.595  ; 9.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 9.595  ; 9.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.239  ; 4.103  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.239  ; 4.103  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.300  ; 4.186  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.705  ; 4.637  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.350  ; 4.286  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.495  ; 4.448  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.915  ; 3.811  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.314  ; 4.250  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.808  ; 4.712  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.430  ; 4.295  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.876  ; 4.780  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.868  ; 4.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.314  ; 4.250  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.494  ; 4.368  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.686  ; 3.597  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.013  ; 3.909  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.013  ; 3.909  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.643  ; 4.515  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.255  ; 4.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.601  ; 4.530  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.680  ; 4.543  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.512  ; 4.414  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.720 ; 5.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.811 ; 6.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.807 ; 6.662 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.475 ; 6.330 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.824 ; 6.679 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.475 ; 6.330 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.846 ; 6.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.846 ; 6.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.399 ; 6.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.621 ; 6.476 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.621 ; 6.476 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.815 ; 6.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.651 ; 6.506 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.815 ; 6.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.786 ; 6.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.665 ; 6.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.621 ; 6.476 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 7.067 ; 6.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.691 ; 6.546 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.082 ; 5.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.720 ; 5.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.720 ; 5.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.347 ; 6.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 7.067 ; 6.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 7.059 ; 6.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.621 ; 6.476 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.258 ; 6.113 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.258 ; 6.113 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.258 ; 6.113 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.399 ; 6.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.419 ; 6.274 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.399 ; 6.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.422 ; 6.277 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.016 ; 5.863 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.416 ; 6.263 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.405 ; 6.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.402 ; 6.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.402 ; 6.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.413 ; 6.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.407 ; 6.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.407 ; 6.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.016 ; 5.863 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.774 ; 7.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.764 ; 7.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.777 ; 6.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.024 ; 6.879 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.744 ; 6.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.398 ; 6.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.413 ; 6.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.398 ; 6.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.059 ; 4.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.107 ; 5.962 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.103 ; 5.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.784 ; 5.639 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.119 ; 5.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.784 ; 5.639 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.140 ; 5.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.140 ; 5.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.712 ; 5.567 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.924 ; 5.779 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.924 ; 5.779 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.110 ; 5.965 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.954 ; 5.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.110 ; 5.965 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.082 ; 5.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.961 ; 5.823 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.924 ; 5.779 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.352 ; 6.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.992 ; 5.847 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.407 ; 5.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.059 ; 4.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.059 ; 4.914 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.661 ; 5.516 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.352 ; 6.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.345 ; 6.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.924 ; 5.779 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.576 ; 5.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.576 ; 5.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.576 ; 5.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.712 ; 5.567 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.731 ; 5.586 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.712 ; 5.567 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.733 ; 5.588 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.309 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.693 ; 5.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.682 ; 5.529 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.680 ; 5.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.680 ; 5.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.690 ; 5.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.684 ; 5.531 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.684 ; 5.531 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.309 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.031 ; 6.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.021 ; 6.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.074 ; 5.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.310 ; 6.165 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.042 ; 5.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.676 ; 5.523 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.690 ; 5.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.676 ; 5.523 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.573     ; 5.718     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.728     ; 6.873     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.723     ; 6.868     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.358     ; 6.503     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.740     ; 6.885     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.358     ; 6.503     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.764     ; 6.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.764     ; 6.909     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.279     ; 6.424     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.507     ; 6.652     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.507     ; 6.652     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.730     ; 6.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.540     ; 6.685     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.730     ; 6.875     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.700     ; 6.845     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.587     ; 6.725     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.507     ; 6.652     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.933     ; 7.078     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.563     ; 6.708     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.922     ; 6.067     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.573     ; 5.718     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.573     ; 5.718     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.213     ; 6.358     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.933     ; 7.078     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.925     ; 7.070     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.507     ; 6.652     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.111     ; 6.256     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.111     ; 6.256     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.111     ; 6.256     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.279     ; 6.424     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.300     ; 6.445     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.279     ; 6.424     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.302     ; 6.447     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 6.024     ; 6.177     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.457     ; 6.610     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.448     ; 6.601     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.441     ; 6.594     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.441     ; 6.594     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.454     ; 6.607     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.448     ; 6.601     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.448     ; 6.601     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.024     ; 6.177     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.819     ; 7.964     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.810     ; 7.955     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.839     ; 6.984     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 7.091     ; 7.236     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.797     ; 6.942     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.440     ; 6.593     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.454     ; 6.607     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.440     ; 6.593     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.913     ; 5.058     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.021     ; 6.166     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.016     ; 6.161     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.666     ; 5.811     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.033     ; 6.178     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.666     ; 5.811     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.056     ; 6.201     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.056     ; 6.201     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.590     ; 5.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.809     ; 5.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.809     ; 5.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.024     ; 6.169     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.840     ; 5.985     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.024     ; 6.169     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.994     ; 6.139     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.880     ; 6.018     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.809     ; 5.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.218     ; 6.363     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.863     ; 6.008     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.247     ; 5.392     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.913     ; 5.058     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.913     ; 5.058     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.527     ; 5.672     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.218     ; 6.363     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.210     ; 6.355     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.809     ; 5.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.429     ; 5.574     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.429     ; 5.574     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.429     ; 5.574     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.590     ; 5.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.611     ; 5.756     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.590     ; 5.735     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.612     ; 5.757     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.310     ; 5.463     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.725     ; 5.878     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.718     ; 5.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.711     ; 5.864     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.711     ; 5.864     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.723     ; 5.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.717     ; 5.870     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.717     ; 5.870     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.310     ; 5.463     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.068     ; 7.213     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.059     ; 7.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.128     ; 6.273     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.369     ; 6.514     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.087     ; 6.232     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.710     ; 5.863     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.723     ; 5.876     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.710     ; 5.863     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.876 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 92.13 MHz  ; 92.13 MHz       ; CLOCK2_50                                      ;      ;
; 94.75 MHz  ; 94.75 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 135.85 MHz ; 135.85 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.889 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.027 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 7.223 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.339 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.339 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.341 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.830 ; -237.891      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.468  ; 0.000         ;
; CLOCK2_50                                      ; 13.548 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.954 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.809 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.826 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.684  ; 0.000         ;
; CLOCK2_50                                      ; 9.560  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.188 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.889 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.621     ;
; 0.889 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.621     ;
; 0.889 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.621     ;
; 0.891 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.624     ;
; 0.915 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.595     ;
; 0.915 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.595     ;
; 0.915 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.595     ;
; 0.917 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.598     ;
; 0.940 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.572     ;
; 0.940 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.572     ;
; 0.940 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.572     ;
; 0.940 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.577     ;
; 0.947 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.563     ;
; 0.947 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.563     ;
; 0.947 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.563     ;
; 0.949 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.566     ;
; 0.956 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.554     ;
; 0.956 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.554     ;
; 0.956 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.554     ;
; 0.958 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.557     ;
; 0.966 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.546     ;
; 0.966 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.546     ;
; 0.966 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.546     ;
; 0.966 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.551     ;
; 0.971 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.539     ;
; 0.971 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.539     ;
; 0.971 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.539     ;
; 0.973 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.542     ;
; 0.983 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.530     ;
; 0.983 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.530     ;
; 0.983 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.530     ;
; 0.983 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.568      ; 11.535     ;
; 0.988 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.522     ;
; 0.988 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.522     ;
; 0.988 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.522     ;
; 0.990 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.525     ;
; 0.998 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.514     ;
; 0.998 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.514     ;
; 0.998 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.514     ;
; 0.998 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.519     ;
; 1.007 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.505     ;
; 1.007 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.505     ;
; 1.007 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.505     ;
; 1.007 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.510     ;
; 1.009 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.504     ;
; 1.009 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.504     ;
; 1.009 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.504     ;
; 1.009 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.568      ; 11.509     ;
; 1.022 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.490     ;
; 1.022 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.490     ;
; 1.022 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.490     ;
; 1.022 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.495     ;
; 1.039 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.473     ;
; 1.039 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.473     ;
; 1.039 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.473     ;
; 1.039 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.478     ;
; 1.041 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.472     ;
; 1.041 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.472     ;
; 1.041 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.472     ;
; 1.041 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.568      ; 11.477     ;
; 1.050 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.463     ;
; 1.050 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.463     ;
; 1.050 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.463     ;
; 1.050 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.568      ; 11.468     ;
; 1.058 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.452     ;
; 1.058 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.452     ;
; 1.058 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.452     ;
; 1.058 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.452     ;
; 1.058 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.452     ;
; 1.058 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.452     ;
; 1.060 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.455     ;
; 1.060 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.455     ;
; 1.065 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.448     ;
; 1.065 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.448     ;
; 1.065 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.448     ;
; 1.065 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.568      ; 11.453     ;
; 1.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.441     ;
; 1.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.441     ;
; 1.069 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.441     ;
; 1.071 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.444     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.431     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.431     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.563      ; 11.431     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.568      ; 11.436     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.428     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.428     ;
; 1.082 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.560      ; 11.428     ;
; 1.084 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.565      ; 11.431     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.403     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.403     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.403     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.408     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.403     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.403     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.403     ;
; 1.109 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.408     ;
; 1.120 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.392     ;
; 1.120 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.392     ;
; 1.120 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.562      ; 11.392     ;
; 1.120 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 2.567      ; 11.397     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.437     ; 5.485      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.437     ; 5.485      ;
; 2.027 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.437     ; 5.485      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[6]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.824     ; 5.009      ;
; 2.148 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.820     ; 4.981      ;
; 2.148 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[12]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.820     ; 4.981      ;
; 2.148 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.820     ; 4.981      ;
; 2.203 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.936      ;
; 2.203 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.936      ;
; 2.203 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.936      ;
; 2.267 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.866      ;
; 2.267 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[16]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.866      ;
; 2.267 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.866      ;
; 2.267 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[19]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.866      ;
; 2.267 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.866      ;
; 2.436 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[22]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.691      ;
; 2.436 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.822     ; 4.691      ;
; 2.445 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[7]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 4.696      ;
; 2.445 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.808     ; 4.696      ;
; 2.499 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.638      ;
; 2.499 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[14]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.812     ; 4.638      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.639 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.280      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.665 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.254      ;
; 2.688 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[6]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.451      ;
; 2.688 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.451      ;
; 2.688 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.451      ;
; 2.688 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 4.451      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.697 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.222      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.706 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.213      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.713 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.398      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.721 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.198      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.738 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.181      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
; 2.739 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.180      ; 7.372      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.223  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.461     ; 4.815      ;
; 7.223  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.461     ; 4.815      ;
; 7.223  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.461     ; 4.815      ;
; 7.298  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.755      ;
; 7.299  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.754      ;
; 7.299  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.754      ;
; 7.310  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.743      ;
; 7.320  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.461     ; 4.718      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.437  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.198     ; 4.796      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.570  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.483      ;
; 7.645  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.408      ;
; 7.646  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.446     ; 4.407      ;
; 7.653  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.461     ; 4.385      ;
; 7.755  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.731      ;
; 7.778  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.708      ;
; 7.787  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.699      ;
; 7.812  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.674      ;
; 7.849  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.637      ;
; 7.870  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.616      ;
; 7.934  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.552      ;
; 7.939  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.547      ;
; 7.955  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.531      ;
; 7.968  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.518      ;
; 8.038  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.448      ;
; 8.087  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 4.324      ;
; 8.125  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.361      ;
; 8.147  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.193     ; 4.190      ;
; 8.191  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 4.295      ;
; 8.258  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.001      ; 4.242      ;
; 9.033  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.453      ;
; 9.431  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.013     ; 3.055      ;
; 21.088 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.425      ;
; 21.088 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.425      ;
; 21.088 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.425      ;
; 21.163 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.471     ; 3.365      ;
; 21.164 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.471     ; 3.364      ;
; 21.164 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.471     ; 3.364      ;
; 21.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.471     ; 3.353      ;
; 21.185 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.328      ;
; 21.213 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.086     ; 3.700      ;
; 21.213 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.086     ; 3.700      ;
; 21.213 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.086     ; 3.700      ;
; 21.247 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.086     ; 3.666      ;
; 21.247 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.086     ; 3.666      ;
; 21.247 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.086     ; 3.666      ;
; 21.250 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.263      ;
; 21.250 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.263      ;
; 21.250 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.486     ; 3.263      ;
; 21.277 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.459     ; 3.263      ;
; 21.277 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.459     ; 3.263      ;
; 21.277 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.459     ; 3.263      ;
; 21.287 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.628      ;
; 21.287 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.628      ;
; 21.288 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.071     ; 3.640      ;
; 21.288 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.627      ;
; 21.289 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.071     ; 3.639      ;
; 21.289 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.071     ; 3.639      ;
; 21.289 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.626      ;
; 21.291 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.624      ;
; 21.291 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.624      ;
; 21.291 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.624      ;
; 21.291 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.624      ;
; 21.292 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.623      ;
; 21.292 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.623      ;
; 21.292 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.623      ;
; 21.292 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.623      ;
; 21.293 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.622      ;
; 21.295 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.620      ;
; 21.295 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.620      ;
; 21.296 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.619      ;
; 21.296 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.619      ;
; 21.296 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.084     ; 3.619      ;
; 21.300 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.071     ; 3.628      ;
; 21.302 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.223     ; 3.406      ;
; 21.302 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.223     ; 3.406      ;
; 21.302 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.223     ; 3.406      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 0.597      ;
; 0.350 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.608      ;
; 0.353 ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_4                                                                                                                                                                ; Reset_Delay:u2|oRST_4                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_3                                                                                                                                                                ; Reset_Delay:u2|oRST_3                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                  ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                       ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                        ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Generator:img_gen|enable_r                                                                                                                                                     ; Image_Generator:img_gen|enable_r                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.375 ; Image_Generator:img_gen|out_data_r[14]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 0.962      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.625      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.088      ; 0.642      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.641      ;
; 0.384 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 0.980      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Image_Generator:img_gen|out_data_r[16]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 0.974      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 0.983      ;
; 0.393 ; Image_Generator:img_gen|out_data_r[9]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 0.980      ;
; 0.394 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                   ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                          ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 0.992      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.640      ;
; 0.399 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                             ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 0.658      ;
; 0.402 ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                                             ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.642      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Image_Generator:img_gen|out_data_r[6]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 0.990      ;
; 0.403 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.643      ;
; 0.405 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                                                 ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.653      ;
; 0.410 ; Image_Generator:img_gen|out_data_r[8]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 0.997      ;
; 0.412 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.656      ;
; 0.413 ; Image_Generator:img_gen|out_data_r[15]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 1.000      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; Image_Generator:img_gen|out_data_r[5]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 1.001      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                          ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.661      ;
; 0.421 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.663      ;
; 0.423 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.666      ;
; 0.424 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.432      ; 1.027      ;
; 0.425 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.668      ;
; 0.425 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.668      ;
; 0.426 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.669      ;
; 0.431 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                    ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.675      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.675      ;
; 0.434 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                    ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.678      ;
; 0.439 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.682      ;
; 0.439 ; Image_Generator:img_gen|out_data_r[7]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.386      ; 1.026      ;
; 0.441 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.330      ; 0.972      ;
; 0.441 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.330      ; 0.972      ;
; 0.441 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.395      ; 1.037      ;
; 0.442 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[8]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.438      ; 1.051      ;
; 0.443 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.438      ; 1.052      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.330      ; 0.985      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.362 ; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.957      ;
; 0.364 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.953      ;
; 0.365 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                       ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                       ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                       ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                       ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.658      ;
; 0.366 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.121      ; 0.666      ;
; 0.376 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.909      ;
; 0.379 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0]                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                   ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                     ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.641      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.972      ;
; 0.387 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.391 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.924      ;
; 0.395 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]                     ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                     ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ; Sdram_Control:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                     ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                     ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.341 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.597      ;
; 0.380 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.419 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.661      ;
; 0.434 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 0.969      ;
; 0.436 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.678      ;
; 0.453 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.695      ;
; 0.456 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 0.976      ;
; 0.475 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 0.995      ;
; 0.485 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.319      ; 1.005      ;
; 0.519 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.761      ;
; 0.532 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.792      ;
; 0.534 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.793      ;
; 0.553 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.810      ;
; 0.571 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.813      ;
; 0.574 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.830      ;
; 0.576 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.818      ;
; 0.576 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.832      ;
; 0.579 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.835      ;
; 0.579 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.835      ;
; 0.580 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.821      ;
; 0.580 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.837      ;
; 0.581 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.837      ;
; 0.581 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.837      ;
; 0.585 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.587 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.843      ;
; 0.587 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.844      ;
; 0.588 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.845      ;
; 0.589 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.845      ;
; 0.590 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.846      ;
; 0.590 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.847      ;
; 0.590 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.847      ;
; 0.591 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.848      ;
; 0.592 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.848      ;
; 0.592 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.848      ;
; 0.592 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.849      ;
; 0.593 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.850      ;
; 0.596 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.853      ;
; 0.597 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.853      ;
; 0.604 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.861      ;
; 0.606 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.862      ;
; 0.610 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.851      ;
; 0.610 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.867      ;
; 0.617 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.444      ; 1.232      ;
; 0.627 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.868      ;
; 0.628 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.870      ;
; 0.631 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.873      ;
; 0.631 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.873      ;
; 0.635 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.877      ;
; 0.637 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.879      ;
; 0.644 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.886      ;
; 0.647 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.889      ;
; 0.649 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.070      ; 0.890      ;
; 0.653 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.895      ;
; 0.689 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.931      ;
; 0.690 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.932      ;
; 0.712 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.247      ;
; 0.714 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.334      ; 1.249      ;
; 0.732 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.988      ;
; 0.738 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.980      ;
; 0.746 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.003      ;
; 0.769 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.294     ; 0.646      ;
; 0.818 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.075      ;
; 0.847 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.103      ;
; 0.858 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 1.101      ;
; 0.862 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.118      ;
; 0.863 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.119      ;
; 0.866 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.123      ;
; 0.867 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.123      ;
; 0.868 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.124      ;
; 0.871 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.128      ;
; 0.873 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.129      ;
; 0.873 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.129      ;
; 0.873 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.130      ;
; 0.875 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.132      ;
; 0.875 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.131      ;
; 0.875 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.131      ;
; 0.875 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.131      ;
; 0.876 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.132      ;
; 0.877 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.134      ;
; 0.877 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.134      ;
; 0.877 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.133      ;
; 0.878 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.135      ;
; 0.878 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 1.134      ;
; 0.879 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 1.136      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.866     ; 3.413      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.468 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.488     ; 3.429      ;
; -3.467 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.427      ;
; -3.467 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.427      ;
; -3.467 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.427      ;
; -3.467 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.427      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.411      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.502     ; 3.413      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.502     ; 3.413      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -3.466 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.503     ; 3.412      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.530 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.579     ; 3.832      ;
; -1.426 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.574     ; 3.832      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.315 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.827     ; 3.437      ;
; -1.314 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.842     ; 3.421      ;
; -1.314 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.842     ; 3.421      ;
; -1.314 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.842     ; 3.421      ;
; -1.314 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.842     ; 3.421      ;
; -1.314 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.842     ; 3.421      ;
; -0.955 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.469     ; 3.435      ;
; -0.934 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.443     ; 3.440      ;
; -0.934 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.443     ; 3.440      ;
; -0.934 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.443     ; 3.440      ;
; -0.934 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.443     ; 3.440      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
; -0.923 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.437     ; 3.435      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.554     ; 3.859      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.860      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.470 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.858      ;
; 3.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.549     ; 3.859      ;
; 3.572 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.860      ;
; 3.574 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.548     ; 3.858      ;
; 3.671 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.478      ;
; 3.671 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.478      ;
; 3.671 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 3.478      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.470      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.472      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.473      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.473      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.473      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.473      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.473      ;
; 3.682 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.795     ; 3.472      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.548 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.236     ; 6.215      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 13.767 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.149     ; 6.083      ;
; 14.501 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 5.338      ;
; 14.505 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 5.334      ;
; 14.585 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 5.254      ;
; 14.631 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 5.213      ;
; 14.700 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 5.139      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.741 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.206      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.202      ;
; 14.785 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 5.059      ;
; 14.790 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 5.054      ;
; 14.798 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 5.046      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.825 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.122      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.871 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.081      ;
; 14.876 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 4.968      ;
; 14.878 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 4.966      ;
; 14.885 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 4.959      ;
; 14.888 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.155     ; 4.956      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
; 14.940 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 5.007      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 0.954 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.198      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.077 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.431      ; 1.679      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.115 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.358      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.289 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.531      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.414 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.658      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.418 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.663      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.429 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.672      ;
; 1.439 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.679      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.105 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.362      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
; 2.166 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 2.423      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.222      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.222      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 3.223      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 3.223      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 3.223      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 3.223      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.222      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.222      ;
; 4.809 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 3.222      ;
; 4.824 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.846     ; 3.249      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.834 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.221      ;
; 4.842 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 3.222      ;
; 4.842 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 3.222      ;
; 4.842 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 3.222      ;
; 4.842 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 3.222      ;
; 4.842 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 3.222      ;
; 4.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.255      ;
; 4.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.255      ;
; 4.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.255      ;
; 4.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.255      ;
; 4.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 3.255      ;
; 4.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 3.266      ;
; 4.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 3.266      ;
; 4.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 3.266      ;
; 4.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 3.266      ;
; 4.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 3.266      ;
; 4.848 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.853     ; 3.266      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.867     ; 3.260      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.867     ; 3.260      ;
; 4.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 3.245      ;
; 4.875 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 3.245      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 4.882 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.887     ; 3.266      ;
; 5.224 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[5]                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 3.210      ;
; 5.224 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[4]                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 3.210      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.236      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.236      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.236      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.237      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.237      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.237      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.237      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.236      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.237      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.237      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 3.238      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 3.238      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 3.238      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 3.238      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 3.238      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 3.238      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.230 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 3.235      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.238      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.238      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.238      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.264     ; 3.238      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.231 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.265     ; 3.237      ;
; 5.232 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.220      ;
; 5.232 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.220      ;
; 5.232 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.220      ;
; 5.232 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.220      ;
; 5.232 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.220      ;
; 5.232 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.220      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.826 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.891     ; 3.206      ;
; 4.837 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.898     ; 3.210      ;
; 4.837 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.898     ; 3.210      ;
; 4.837 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.898     ; 3.210      ;
; 4.837 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.898     ; 3.210      ;
; 4.860 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.925     ; 3.206      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.234 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 3.207      ;
; 5.235 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.314     ; 3.192      ;
; 5.235 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.314     ; 3.192      ;
; 5.235 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.314     ; 3.192      ;
; 5.235 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.314     ; 3.192      ;
; 5.235 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.314     ; 3.192      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.335 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.055     ; 3.548      ;
; 5.347 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.050     ; 3.598      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.945     ; 3.175      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.962     ; 3.158      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.946     ; 3.174      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.946     ; 3.174      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.946     ; 3.174      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.960     ; 3.160      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.960     ; 3.160      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.946     ; 3.174      ;
; 7.349 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.961     ; 3.159      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mRD                                                                                                                                                                  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                   ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.689 ; 4.907        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                   ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                   ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                   ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                   ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                   ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                       ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                      ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_brp|dffe15a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[0]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[4]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[8]                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0           ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg                 ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg                 ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_datain_reg0            ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0           ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg                 ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0           ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0           ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0            ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0            ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0            ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0           ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0           ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0           ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0           ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0           ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg                 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0            ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg                  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_we_reg                  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_datain_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_datain_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_datain_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_datain_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_address_reg0           ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_re_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_we_reg                 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg                  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg                  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0            ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg                  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg                  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_datain_reg0             ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0           ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0           ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_datain_reg0            ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0            ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0            ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_datain_reg0            ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0           ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0           ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg                 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0           ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg                 ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.192 ; 12.410       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.196 ; 12.414       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ;
; 12.206 ; 12.424       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ;
; 12.207 ; 12.425       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ;
; 12.230 ; 12.416       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                      ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ;
; 12.231 ; 12.417       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ;
; 12.232 ; 12.418       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ;
; 12.248 ; 12.434       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ;
; 12.264 ; 12.497       ; 0.233          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.739 ; 4.180 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.739 ; 4.180 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.458 ; 3.761 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.458 ; 3.761 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.300 ; 4.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.840 ; 4.138 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.873 ; 4.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.286 ; 3.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.091 ; 4.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.103 ; 4.381 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.300 ; 4.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.252 ; 4.573 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.044 ; 4.335 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.051 ; 4.385 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.176 ; 4.448 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.187 ; 4.509 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.095 ; 4.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.087 ; 4.374 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.077 ; 4.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.682 ; 3.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.839 ; 4.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.686 ; 3.957 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.758 ; 4.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.972 ; 4.291 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.531 ; 3.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 6.971 ; 7.345 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.971 ; 7.345 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.515 ; 4.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.468 ; 4.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.515 ; 4.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.247 ; 4.671 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.487 ; 4.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.347 ; 4.730 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.180 ; 4.594 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.118 ; 4.528 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.143 ; 4.562 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.139 ; 4.466 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.072 ; 4.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.055 ; 4.388 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.268 ; 4.642 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.455 ; 4.807 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.494 ; 4.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.378 ; 4.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.466 ; 4.890 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.030 ; -2.402 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.030 ; -2.402 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.227 ; -1.564 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.227 ; -1.564 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.582 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.116 ; -3.397 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.147 ; -3.418 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.582 ; -2.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.355 ; -3.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.367 ; -3.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.571 ; -3.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.523 ; -3.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.310 ; -3.583 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -3.304 ; -3.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.439 ; -3.694 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.448 ; -3.751 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.358 ; -3.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.350 ; -3.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.341 ; -3.596 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.961 ; -3.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.127 ; -3.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.966 ; -3.220 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.035 ; -3.296 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -3.254 ; -3.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.818 ; -3.097 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -4.947 ; -5.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.947 ; -5.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -3.325 ; -3.645 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -3.717 ; -4.106 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -3.762 ; -4.183 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -3.505 ; -3.917 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -3.736 ; -4.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -3.601 ; -3.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.440 ; -3.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.381 ; -3.779 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.405 ; -3.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -3.406 ; -3.721 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -3.341 ; -3.657 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -3.325 ; -3.645 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -3.529 ; -3.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -3.707 ; -4.047 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -3.742 ; -4.154 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -3.630 ; -4.019 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -3.715 ; -4.127 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 13.813 ; 13.422 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.384  ; 7.241  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 19.736 ; 19.584 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 16.537 ; 16.469 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 16.405 ; 16.257 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 16.873 ; 16.643 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 16.996 ; 16.929 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 17.027 ; 16.895 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 18.582 ; 18.273 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 17.876 ; 17.672 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 17.483 ; 17.263 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 17.486 ; 17.205 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 19.736 ; 19.584 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 17.352 ; 17.077 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 17.527 ; 17.288 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 17.874 ; 17.721 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 15.646 ; 15.555 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 15.537 ; 15.844 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 15.396 ; 15.429 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.228  ; 6.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.209  ; 4.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.731  ; 5.499  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.100  ; 5.963  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.611  ; 5.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.701  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.564  ; 5.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.228  ; 6.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.079  ; 5.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.961  ; 5.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.216  ; 6.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.568  ; 4.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.340  ; 5.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.238  ; 5.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.238  ; 5.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.800  ; 4.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.314  ; 5.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.699  ; 5.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.689  ; 4.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.401  ; 8.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.369  ; 7.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.160  ; 7.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.859  ; 7.359  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.093  ; 7.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.051  ; 6.713  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.895  ; 7.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.041  ; 7.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.859  ; 6.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.036  ; 7.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.308  ; 6.973  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.608  ; 7.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.676  ; 7.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.756  ; 6.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.038  ; 6.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.735  ; 6.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.821  ; 7.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.327  ; 8.005  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.595  ; 7.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.415  ; 7.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.401  ; 8.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.023  ; 6.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.075  ; 6.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.391  ; 7.090  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.740  ; 6.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.857  ; 6.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.481  ; 6.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.360  ; 7.121  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.657  ; 7.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.244  ; 6.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.373  ; 6.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.431  ; 6.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.394  ; 7.022  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.472  ; 5.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.054  ; 3.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.555  ; 4.383  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.295  ; 4.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.472  ; 5.228  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.778  ; 5.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.879  ; 5.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 12.174 ; 11.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 9.334  ; 9.355  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 12.174 ; 11.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 17.899 ; 17.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 14.711 ; 14.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 14.555 ; 14.407 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 15.023 ; 14.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 15.170 ; 15.079 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 15.177 ; 15.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 16.732 ; 16.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 16.039 ; 15.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 15.633 ; 15.417 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 15.636 ; 15.355 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 17.899 ; 17.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 15.516 ; 15.246 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 15.691 ; 15.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 16.069 ; 15.871 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 13.796 ; 13.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 10.468 ; 10.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 10.311 ; 10.119 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 10.358 ; 9.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 7.750  ; 7.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 6.951  ; 6.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 7.894  ; 7.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 7.360  ; 7.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.237  ; 7.059  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.186  ; 7.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 6.792  ; 6.628  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.144  ; 6.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 6.872  ; 6.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 9.599  ; 9.125  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.403  ; 7.234  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.043  ; 7.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.436  ; 8.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 7.879  ; 7.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.017  ; 7.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.358 ; 9.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 8.443  ; 8.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.276  ; 7.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.454  ; 7.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.897  ; 9.396  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 8.054  ; 8.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 9.675  ; 9.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.536  ; 7.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 9.675  ; 9.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.438  ; 7.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 9.108  ; 8.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.780  ; 6.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.505  ; 6.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 7.505  ; 7.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 7.468  ; 7.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 6.232  ; 5.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.370  ; 8.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 8.475  ; 8.023  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 8.290  ; 7.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 7.618  ; 7.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 8.412  ; 8.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.487  ; 6.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.681  ; 6.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.530  ; 5.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 9.671  ; 9.375  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 9.671  ; 9.375  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.948  ; 4.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.506  ; 4.328  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.558  ; 4.407  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.948  ; 4.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.618  ; 4.493  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.744  ; 4.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.190  ; 4.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.143  ; 4.961  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.076  ; 4.890  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.705  ; 4.500  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.143  ; 4.954  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.135  ; 4.961  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.578  ; 4.459  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.774  ; 4.570  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.961  ; 3.853  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.965  ; 4.732  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.286  ; 4.146  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.921  ; 4.703  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.511  ; 4.364  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.866  ; 4.719  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.965  ; 4.732  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.783  ; 4.623  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 13.281 ; 12.902 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.113  ; 6.972  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 8.116  ; 7.952  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 8.116  ; 7.952  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 8.329  ; 8.149  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 8.776  ; 8.516  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 8.558  ; 8.393  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 8.733  ; 8.532  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 10.357 ; 10.032 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 9.865  ; 9.689  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 9.311  ; 9.067  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 9.489  ; 9.210  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 11.552 ; 11.368 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 9.102  ; 8.802  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 9.270  ; 9.002  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 9.281  ; 9.006  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 8.757  ; 8.644  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 13.411 ; 13.756 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 13.229 ; 13.307 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.637  ; 3.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.637  ; 3.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.098  ; 4.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.448  ; 5.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.985  ; 4.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.069  ; 4.845  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.938  ; 4.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.572  ; 5.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.430  ; 5.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.320  ; 5.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.565  ; 5.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.978  ; 3.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.724  ; 4.565  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.205  ; 4.001  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.622  ; 4.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.205  ; 4.001  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.698  ; 4.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.068  ; 4.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.100  ; 3.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.620  ; 4.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.766  ; 5.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.822  ; 6.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.447  ; 6.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.694  ; 6.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.057  ; 5.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.575  ; 6.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.565  ; 6.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.603  ; 5.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.464  ; 6.141  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.012  ; 5.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.403  ; 6.131  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.436  ; 6.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.063  ; 4.915  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.857  ; 5.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.674  ; 5.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.689  ; 6.422  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.632  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.720  ; 5.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.003  ; 5.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.704  ; 6.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.413  ; 5.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.477  ; 5.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.139  ; 5.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.474  ; 5.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.778  ; 5.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 4.620  ; 4.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.687  ; 5.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.016  ; 5.542  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.953  ; 5.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.092  ; 5.715  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.943  ; 4.713  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.940  ; 5.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.490  ; 3.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.490  ; 3.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.970  ; 3.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.721  ; 3.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.845  ; 4.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.143  ; 5.013  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.241  ; 4.964  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 7.193  ; 7.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 7.193  ; 7.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 9.318  ; 8.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 7.611  ; 7.351  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 10.459 ; 10.364 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 10.330 ; 10.186 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 10.779 ; 10.556 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 10.898 ; 10.802 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 10.928 ; 10.799 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 12.421 ; 12.122 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 11.743 ; 11.546 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 11.365 ; 11.152 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 11.367 ; 11.095 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 13.574 ; 13.429 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 11.239 ; 10.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 11.408 ; 11.176 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 11.741 ; 11.574 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 9.600  ; 9.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 7.728  ; 7.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 7.611  ; 7.351  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.486  ; 3.369  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.246  ; 4.075  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.486  ; 3.369  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.676  ; 4.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 3.837  ; 3.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.571  ; 4.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.051  ; 3.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.651  ; 3.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 3.981  ; 3.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.042  ; 3.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.271  ; 5.783  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.007  ; 3.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.574  ; 4.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.111  ; 5.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 4.609  ; 4.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.518  ; 4.304  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.996  ; 6.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.022  ; 4.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.187  ; 3.927  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.152  ; 3.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.620  ; 6.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 5.421  ; 5.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.599  ; 5.355  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.850  ; 6.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 8.902  ; 8.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 6.755  ; 6.489  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 8.358  ; 8.110  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 6.123  ; 5.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.859  ; 5.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.819  ; 6.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 6.784  ; 6.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 5.599  ; 5.355  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 7.651  ; 7.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 7.752  ; 7.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.575  ; 7.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 6.929  ; 6.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 7.690  ; 7.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.842  ; 5.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.028  ; 5.782  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 4.905  ; 4.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 8.897  ; 8.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 8.897  ; 8.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.923  ; 3.749  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.923  ; 3.749  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.974  ; 3.825  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.347  ; 4.229  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.029  ; 3.906  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.151  ; 4.063  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.618  ; 3.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.990  ; 3.873  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.469  ; 4.288  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.112  ; 3.911  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.535  ; 4.350  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.527  ; 4.357  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.990  ; 3.873  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.181  ; 3.981  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 3.397  ; 3.290  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.710  ; 3.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.710  ; 3.572  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.320  ; 4.107  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.926  ; 3.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.267  ; 4.122  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.362  ; 4.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.189  ; 4.031  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.304 ; 5.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.326 ; 6.161 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.320 ; 6.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.013 ; 5.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.335 ; 6.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.013 ; 5.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.357 ; 6.192 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.357 ; 6.192 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.940 ; 5.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.160 ; 5.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.160 ; 5.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.328 ; 6.163 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.192 ; 6.027 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.328 ; 6.163 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.299 ; 6.134 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.227 ; 6.097 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.160 ; 5.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.559 ; 6.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.213 ; 6.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.639 ; 5.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.304 ; 5.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.304 ; 5.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.894 ; 5.729 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.559 ; 6.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.551 ; 6.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.160 ; 5.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.824 ; 5.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.824 ; 5.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.824 ; 5.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.940 ; 5.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.960 ; 5.795 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.940 ; 5.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.962 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.578 ; 5.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.953 ; 5.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.944 ; 5.799 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.942 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.942 ; 5.797 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.955 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.949 ; 5.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.949 ; 5.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.578 ; 5.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.190 ; 7.025 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.181 ; 7.016 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.262 ; 6.097 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.496 ; 6.331 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.223 ; 6.058 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.938 ; 5.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.955 ; 5.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.938 ; 5.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.711 ; 4.546 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.692 ; 5.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.687 ; 5.522 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.391 ; 5.226 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.700 ; 5.535 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.391 ; 5.226 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.721 ; 5.556 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.721 ; 5.556 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.321 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.532 ; 5.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.532 ; 5.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.693 ; 5.528 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.563 ; 5.398 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.693 ; 5.528 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.666 ; 5.501 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.593 ; 5.463 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.532 ; 5.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.915 ; 5.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.583 ; 5.418 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.033 ; 4.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.711 ; 4.546 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.711 ; 4.546 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.278 ; 5.113 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.915 ; 5.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.908 ; 5.743 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.532 ; 5.367 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.210 ; 5.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.210 ; 5.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.210 ; 5.045 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.321 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.340 ; 5.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.321 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.342 ; 5.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.936 ; 4.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.296 ; 5.151 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.287 ; 5.142 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.285 ; 5.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.285 ; 5.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.297 ; 5.152 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.292 ; 5.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.292 ; 5.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.936 ; 4.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.521 ; 6.356 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.512 ; 6.347 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.630 ; 5.465 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.854 ; 5.689 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.592 ; 5.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.281 ; 5.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.297 ; 5.152 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.281 ; 5.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.991     ; 5.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.029     ; 6.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.022     ; 6.187     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.697     ; 5.862     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.037     ; 6.202     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.697     ; 5.862     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.060     ; 6.225     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.060     ; 6.225     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.623     ; 5.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.825     ; 5.990     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.825     ; 5.990     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.030     ; 6.195     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.855     ; 6.020     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.030     ; 6.195     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.000     ; 6.165     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.963     ; 6.093     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.825     ; 5.990     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.217     ; 6.382     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.880     ; 6.045     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.308     ; 5.473     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.991     ; 5.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.991     ; 5.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.564     ; 5.729     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.217     ; 6.382     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.209     ; 6.374     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.825     ; 5.990     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.470     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.470     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.470     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.623     ; 5.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.644     ; 5.809     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.623     ; 5.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.647     ; 5.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.481     ; 5.626     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.871     ; 6.016     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.864     ; 6.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.857     ; 6.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.857     ; 6.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.868     ; 6.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.862     ; 6.007     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.862     ; 6.007     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.481     ; 5.626     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 7.033     ; 7.198     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 7.026     ; 7.191     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.145     ; 6.310     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.372     ; 6.537     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.111     ; 6.276     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.857     ; 6.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.868     ; 6.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.857     ; 6.002     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.404     ; 4.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.400     ; 5.565     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.394     ; 5.559     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.081     ; 5.246     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.408     ; 5.573     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.081     ; 5.246     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.430     ; 5.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.430     ; 5.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.011     ; 5.176     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.204     ; 5.369     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.204     ; 5.369     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.401     ; 5.566     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.233     ; 5.398     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.401     ; 5.566     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.372     ; 5.537     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.335     ; 5.465     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.204     ; 5.369     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.581     ; 5.746     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.257     ; 5.422     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.708     ; 4.873     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.404     ; 4.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.404     ; 4.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.954     ; 5.119     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.581     ; 5.746     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.573     ; 5.738     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.204     ; 5.369     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.864     ; 5.029     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.864     ; 5.029     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.864     ; 5.029     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.011     ; 5.176     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.030     ; 5.195     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.011     ; 5.176     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.033     ; 5.198     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.837     ; 4.982     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.211     ; 5.356     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.204     ; 5.349     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.198     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.198     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.208     ; 5.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.202     ; 5.347     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.202     ; 5.347     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.837     ; 4.982     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.363     ; 6.528     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 6.357     ; 6.522     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.511     ; 5.676     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.729     ; 5.894     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.478     ; 5.643     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.197     ; 5.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.208     ; 5.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.197     ; 5.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.425 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.240 ; 0.000         ;
; CLOCK2_50                                      ; 5.294 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.391 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.144 ; 0.000         ;
; CLOCK2_50                                      ; 0.156 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.170 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.307 ; -52.588       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.040  ; 0.000         ;
; CLOCK2_50                                      ; 16.224 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.496 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.915 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.920 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.756  ; 0.000         ;
; CLOCK2_50                                      ; 9.205  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.259 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.240 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[6]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.908      ;
; 5.257 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.581     ; 3.099      ;
; 5.257 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mRD                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.581     ; 3.099      ;
; 5.257 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|RD_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.581     ; 3.099      ;
; 5.303 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[8]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.849      ;
; 5.303 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[12]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.849      ;
; 5.303 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[13]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.849      ;
; 5.336 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[0]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.822      ;
; 5.336 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mWR                                                                                                                               ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.822      ;
; 5.336 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|WR_MASK[1]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.822      ;
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[15]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.775      ;
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[16]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.775      ;
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[17]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.775      ;
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[19]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.775      ;
; 5.377 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[20]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.775      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[22]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.685      ;
; 5.465 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[21]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.685      ;
; 5.471 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[7]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 2.689      ;
; 5.471 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[11]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.777     ; 2.689      ;
; 5.508 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[18]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.648      ;
; 5.508 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[14]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.648      ;
; 5.602 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mLENGTH[6]                                                                                                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.556      ;
; 5.602 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[9]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.556      ;
; 5.602 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[10]                                                                                                                         ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.556      ;
; 5.602 ; Reset_Delay:u2|oRST_0                                                                                                                ; Sdram_Control:u7|mADDR[7]                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.779     ; 2.556      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.013 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.924      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.046 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 4.007      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.056 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.881      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.075 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.862      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.089 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.964      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.091 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.846      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.092 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.845      ;
; 6.101 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.836      ;
; 6.101 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.836      ;
; 6.108 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.098      ; 3.945      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                            ; To Node                                                                                                                                               ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 5.294 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.228      ;
; 5.294 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.228      ;
; 5.294 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.228      ;
; 5.295 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.230      ;
; 5.319 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.206      ;
; 5.319 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.206      ;
; 5.319 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.206      ;
; 5.321 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.599      ; 6.207      ;
; 5.337 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.185      ;
; 5.337 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.185      ;
; 5.337 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.185      ;
; 5.338 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.187      ;
; 5.343 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.622      ; 6.208      ;
; 5.346 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.185      ;
; 5.346 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.185      ;
; 5.346 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.185      ;
; 5.347 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.605      ; 6.187      ;
; 5.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.189      ;
; 5.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.598      ; 6.172      ;
; 5.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.598      ; 6.172      ;
; 5.355 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.598      ; 6.172      ;
; 5.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.166      ;
; 5.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.166      ;
; 5.356 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.166      ;
; 5.357 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.601      ; 6.173      ;
; 5.357 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.168      ;
; 5.359 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.184      ;
; 5.362 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.163      ;
; 5.362 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.163      ;
; 5.362 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.163      ;
; 5.364 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.599      ; 6.164      ;
; 5.372 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.150      ;
; 5.372 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.150      ;
; 5.372 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.150      ;
; 5.373 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.152      ;
; 5.373 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.149      ;
; 5.373 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.149      ;
; 5.373 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.593      ; 6.149      ;
; 5.374 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.151      ;
; 5.377 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.620      ; 6.172      ;
; 5.377 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.620      ; 6.172      ;
; 5.377 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.620      ; 6.172      ;
; 5.378 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.623      ; 6.174      ;
; 5.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.144      ;
; 5.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.144      ;
; 5.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.144      ;
; 5.383 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.599      ; 6.145      ;
; 5.384 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.159      ;
; 5.384 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.159      ;
; 5.384 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.622      ; 6.167      ;
; 5.384 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.622      ; 6.167      ;
; 5.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.158      ;
; 5.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.158      ;
; 5.385 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.625      ; 6.169      ;
; 5.386 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.617      ; 6.160      ;
; 5.386 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.617      ; 6.160      ;
; 5.386 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.622      ; 6.165      ;
; 5.387 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.620      ; 6.162      ;
; 5.388 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.612      ; 6.153      ;
; 5.389 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.142      ;
; 5.389 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.142      ;
; 5.389 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.142      ;
; 5.390 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.605      ; 6.144      ;
; 5.396 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.610      ; 6.143      ;
; 5.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.146      ;
; 5.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.128      ;
; 5.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.128      ;
; 5.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.128      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.612      ; 6.143      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.612      ; 6.143      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.620      ; 6.151      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.620      ; 6.151      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.598      ; 6.129      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.598      ; 6.129      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.598      ; 6.129      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.127      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.127      ;
; 5.398 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.596      ; 6.127      ;
; 5.399 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.611      ; 6.141      ;
; 5.399 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.615      ; 6.145      ;
; 5.399 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg        ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.611      ; 6.141      ;
; 5.399 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg        ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.611      ; 6.141      ;
; 5.399 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.599      ; 6.129      ;
; 5.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.623      ; 6.152      ;
; 5.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_datain_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.143      ;
; 5.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.601      ; 6.130      ;
; 5.400 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.599      ; 6.128      ;
; 5.402 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.614      ; 6.141      ;
; 5.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.597      ; 6.122      ;
; 5.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.597      ; 6.122      ;
; 5.404 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.597      ; 6.122      ;
; 5.405 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.622      ; 6.146      ;
; 5.406 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.600      ; 6.123      ;
; 5.407 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.610      ; 6.132      ;
; 5.407 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.610      ; 6.132      ;
; 5.408 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.123      ;
; 5.408 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.123      ;
; 5.408 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.602      ; 6.123      ;
; 5.409 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.613      ; 6.133      ;
; 5.409 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50   ; 10.000       ; 1.605      ; 6.125      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                        ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.391  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.324     ; 2.772      ;
; 9.391  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.324     ; 2.772      ;
; 9.391  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.324     ; 2.772      ;
; 9.429  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.324     ; 2.734      ;
; 9.447  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.730      ;
; 9.448  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.729      ;
; 9.448  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.729      ;
; 9.454  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.723      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.773      ;
; 9.600  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.324     ; 2.563      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.608  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.569      ;
; 9.628  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.549      ;
; 9.629  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.310     ; 2.548      ;
; 9.670  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.852      ;
; 9.705  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.817      ;
; 9.718  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.804      ;
; 9.740  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.782      ;
; 9.743  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.779      ;
; 9.747  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.775      ;
; 9.790  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.732      ;
; 9.824  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.698      ;
; 9.838  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.684      ;
; 9.851  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.671      ;
; 9.867  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.124     ; 2.496      ;
; 9.876  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.646      ;
; 9.902  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.620      ;
; 9.907  ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 2.433      ;
; 9.973  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.549      ;
; 10.026 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.048      ; 2.509      ;
; 10.439 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 2.083      ;
; 10.699 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.035      ; 1.823      ;
; 22.869 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.856      ;
; 22.869 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.856      ;
; 22.869 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.856      ;
; 22.907 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.818      ;
; 22.925 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.248     ; 1.814      ;
; 22.926 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.248     ; 1.813      ;
; 22.926 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.248     ; 1.813      ;
; 22.932 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.248     ; 1.807      ;
; 22.943 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.989      ;
; 22.943 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.989      ;
; 22.943 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.989      ;
; 22.957 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.975      ;
; 22.957 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.975      ;
; 22.957 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.975      ;
; 22.965 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.760      ;
; 22.965 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.760      ;
; 22.965 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.760      ;
; 22.981 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.951      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.991 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.107     ; 1.857      ;
; 22.995 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 1.937      ;
; 22.995 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.249     ; 1.743      ;
; 22.995 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.249     ; 1.743      ;
; 22.995 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.249     ; 1.743      ;
; 22.999 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.041     ; 1.947      ;
; 23.000 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.041     ; 1.946      ;
; 23.000 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.041     ; 1.946      ;
; 23.003 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.262     ; 1.722      ;
; 23.006 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.041     ; 1.940      ;
; 23.011 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.050     ; 1.926      ;
; 23.012 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.050     ; 1.925      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.144 ; Sdram_Control:u7|mDATAOUT[29]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.473      ;
; 0.154 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.447      ;
; 0.160 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.163 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.456      ;
; 0.166 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.505      ;
; 0.166 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.169 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.173 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.177 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.326      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.504      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.330      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                     ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; Sdram_Control:u7|mADDR[6]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]                     ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                     ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0]                     ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                   ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ; Sdram_Control:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                             ; Sdram_Control:u7|BA[1]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                     ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                     ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                           ; Sdram_Control:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                       ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                       ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[2]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.487      ;
; 0.159 ; Image_Generator:img_gen|out_data_r[14]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.480      ;
; 0.159 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.490      ;
; 0.165 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[1]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.496      ;
; 0.166 ; Image_Generator:img_gen|out_data_r[16]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.487      ;
; 0.170 ; Image_Generator:img_gen|out_data_r[9]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.491      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; Image_Generator:img_gen|out_data_r[8]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.497      ;
; 0.177 ; Image_Generator:img_gen|out_data_r[6]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.498      ;
; 0.178 ; Image_Generator:img_gen|out_data_r[5]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.499      ;
; 0.178 ; Image_Generator:img_gen|out_data_r[15]                                                                                                                                               ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.499      ;
; 0.180 ; Reset_Delay:u2|oRST_4                                                                                                                                                                ; Reset_Delay:u2|oRST_4                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_3                                                                                                                                                                ; Reset_Delay:u2|oRST_3                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; Reset_Delay:u2|oRST_2                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                        ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; Reset_Delay:u2|oRST_0                                                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                  ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                       ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Image_Generator:img_gen|enable_r                                                                                                                                                     ; Image_Generator:img_gen|enable_r                                                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.316      ;
; 0.184 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.317      ;
; 0.186 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[4]                                                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.517      ;
; 0.187 ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; Reset_Delay:u2|Cont[0]                                                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                          ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.484      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Image_Generator:img_gen|out_data_r[7]                                                                                                                                                ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.510      ;
; 0.189 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                                  ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|parity5                         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                                             ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.318      ;
; 0.192 ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                                             ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                                                             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.489      ;
; 0.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.505      ;
; 0.194 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.322      ;
; 0.199 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                                                              ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~portb_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.192      ; 0.497      ;
; 0.201 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                          ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.497      ;
; 0.203 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                   ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.330      ;
; 0.203 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.499      ;
; 0.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                                                 ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[5]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.332      ;
; 0.205 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.332      ;
; 0.205 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.332      ;
; 0.206 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|wrptr_g[0]                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.339      ;
; 0.207 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                    ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~portb_address_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.191      ; 0.503      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.334      ;
; 0.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_477:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.335      ;
; 0.211 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                                                                    ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                     ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.338      ;
; 0.215 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                        ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.531      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                       ; To Node                                                                                                                                                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.170 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.315      ;
; 0.195 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.194      ; 0.493      ;
; 0.203 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.328      ;
; 0.209 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.493      ;
; 0.213 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.338      ;
; 0.216 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.500      ;
; 0.219 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.503      ;
; 0.224 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.349      ;
; 0.254 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.389      ;
; 0.261 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.398      ;
; 0.263 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.388      ;
; 0.274 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.235      ; 0.593      ;
; 0.276 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.401      ;
; 0.279 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.404      ;
; 0.279 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.404      ;
; 0.283 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.420      ;
; 0.283 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.419      ;
; 0.283 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.419      ;
; 0.286 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.422      ;
; 0.286 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.422      ;
; 0.287 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.423      ;
; 0.288 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.424      ;
; 0.289 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.425      ;
; 0.289 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.425      ;
; 0.289 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.425      ;
; 0.290 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.290 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.426      ;
; 0.291 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.291 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.427      ;
; 0.294 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.430      ;
; 0.294 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.430      ;
; 0.295 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.431      ;
; 0.299 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.435      ;
; 0.300 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.436      ;
; 0.301 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.437      ;
; 0.304 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.429      ;
; 0.314 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.439      ;
; 0.316 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.441      ;
; 0.318 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.443      ;
; 0.319 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.445      ;
; 0.323 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.448      ;
; 0.324 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.449      ;
; 0.325 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.450      ;
; 0.325 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.450      ;
; 0.327 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.452      ;
; 0.339 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.194      ; 0.637      ;
; 0.345 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.480      ;
; 0.346 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.471      ;
; 0.352 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.477      ;
; 0.352 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.477      ;
; 0.356 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.492      ;
; 0.395 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.194      ; 0.693      ;
; 0.408 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.547      ;
; 0.408 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.173     ; 0.319      ;
; 0.411 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.546      ;
; 0.412 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.696      ;
; 0.424 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.180      ; 0.708      ;
; 0.425 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.560      ;
; 0.429 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.568      ;
; 0.429 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.553      ;
; 0.430 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.569      ;
; 0.431 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|oRequest                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.566      ;
; 0.432 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.568      ;
; 0.435 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.571      ;
; 0.437 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.573      ;
; 0.438 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.574      ;
; 0.438 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.574      ;
; 0.439 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.575      ;
; 0.440 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.576      ;
; 0.440 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.576      ;
; 0.441 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.577      ;
; 0.443 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.579      ;
; 0.444 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.580      ;
; 0.444 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.580      ;
; 0.445 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.581      ;
; 0.447 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.583      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                           ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.307 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.779     ; 1.965      ;
; -1.092 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.979      ;
; -1.092 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.979      ;
; -1.092 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.979      ;
; -1.092 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.550     ; 1.979      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.980      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.565     ; 1.963      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; -1.091 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.563     ; 1.965      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.060  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.194      ;
; 1.096  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.651     ; 2.212      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.139  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.792     ; 2.006      ;
; 1.140  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.806     ; 1.991      ;
; 1.140  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.806     ; 1.991      ;
; 1.140  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.806     ; 1.991      ;
; 1.140  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.806     ; 1.991      ;
; 1.140  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.806     ; 1.991      ;
; 1.326  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.606     ; 2.005      ;
; 1.334  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.593     ; 2.010      ;
; 1.334  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.593     ; 2.010      ;
; 1.334  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.593     ; 2.010      ;
; 1.334  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.593     ; 2.010      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
; 1.340  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.592     ; 2.005      ;
+--------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.234      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.041 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.235      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.058 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.219      ;
; 6.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.631     ; 2.252      ;
; 6.077 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.629     ; 2.253      ;
; 6.094 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.628     ; 2.237      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.063      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.063      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[6]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.761     ; 2.063      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[9]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.113 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 2.052      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
; 6.119 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[3]                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.053      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.224 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.162     ; 3.601      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.357 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.108     ; 3.522      ;
; 16.869 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 3.027      ;
; 16.872 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 3.024      ;
; 16.934 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 2.962      ;
; 16.939 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.962      ;
; 17.006 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 2.890      ;
; 17.017 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.884      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.880      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.880      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.035 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.930      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.038 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.927      ;
; 17.081 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.820      ;
; 17.082 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.819      ;
; 17.083 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.818      ;
; 17.086 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.815      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.100 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.105 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.017     ; 2.865      ;
; 17.148 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.753      ;
; 17.156 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.745      ;
; 17.157 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.086     ; 2.744      ;
; 17.172 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.793      ;
; 17.172 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.793      ;
; 17.172 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.793      ;
; 17.172 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.022     ; 2.793      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.622      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.555 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.227      ; 0.866      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.568 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.694      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.664 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.790      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.723 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.850      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.724 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.851      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.731 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.856      ;
; 0.743 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.866      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.108 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.248      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
; 1.119 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.056      ; 1.259      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.850      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.850      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.851      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.851      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.851      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.248     ; 1.851      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.850      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.850      ;
; 2.915 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.850      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.233     ; 1.870      ;
; 2.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.866      ;
; 2.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.866      ;
; 2.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.866      ;
; 2.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.866      ;
; 2.923 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|dffpipe_oe9:ws_bwp|dffe15a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.866      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.228     ; 1.880      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.228     ; 1.880      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.228     ; 1.880      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.228     ; 1.880      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.228     ; 1.880      ;
; 2.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.228     ; 1.880      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.924 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.252     ; 1.856      ;
; 2.928 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.857      ;
; 2.928 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.857      ;
; 2.928 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.857      ;
; 2.928 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.857      ;
; 2.928 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.857      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.872      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.241     ; 1.872      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.866      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 1.866      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 2.939 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.243     ; 1.880      ;
; 3.123 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[5]                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.843      ;
; 3.123 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|delayed_wrptr_g[4]                                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.843      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.866      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|change_r                                                                                                                                                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[8]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.124 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.865      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.125 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.441     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[12]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.126 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 1.868      ;
; 3.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.866      ;
; 3.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.866      ;
; 3.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.866      ;
; 3.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.445     ; 1.866      ;
; 3.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.868      ;
; 3.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 1.868      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                           ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.920 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.838      ;
; 2.926 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.267     ; 1.843      ;
; 2.926 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.267     ; 1.843      ;
; 2.926 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.267     ; 1.843      ;
; 2.926 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.267     ; 1.843      ;
; 2.934 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.838      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.488     ; 1.825      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.488     ; 1.825      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.488     ; 1.825      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.488     ; 1.825      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.488     ; 1.825      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.129 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.474     ; 1.839      ;
; 3.166 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.335     ; 2.035      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 3.189 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.336     ; 2.043      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.219     ; 1.818      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.220     ; 1.817      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.220     ; 1.817      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.220     ; 1.817      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.233     ; 1.804      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.233     ; 1.804      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.220     ; 1.817      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.353 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.234     ; 1.803      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
; 5.354 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.236     ; 1.802      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0  ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_we_reg        ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_address_reg0  ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_we_reg        ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~porta_address_reg0 ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~porta_we_reg       ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_datain_reg0   ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg                            ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a5~porta_datain_reg0   ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~porta_datain_reg0  ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ;
; 4.774 ; 5.004        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ;
; 4.774 ; 5.004        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ;
; 4.774 ; 5.004        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ;
; 4.774 ; 5.004        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ;
; 4.774 ; 5.004        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0                               ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0                               ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_address_reg0                               ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_re_reg                                     ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_we_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg                                      ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0                               ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg                                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_address_reg0                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_re_reg                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_we_reg                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_datain_reg0                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                     ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_datain_reg0                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_datain_reg0                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_datain_reg0                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0                               ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_re_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_we_reg                                     ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_datain_reg0                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_we_reg                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|q_b[14]                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ejj1:auto_generated|altsyncram_4l31:fifo_ram|ram_block11a14~portb_address_reg0 ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                    ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                    ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ;
; 12.260 ; 12.490       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0 ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                   ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                   ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                   ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                  ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                  ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                     ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                   ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                    ;
; 12.260 ; 12.476       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                  ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                   ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                   ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                   ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                    ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                    ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ;
; 12.275 ; 12.505       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0 ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                   ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                      ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]              ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]              ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]              ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                               ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                               ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                               ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                               ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                               ;
; 12.276 ; 12.492       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.079 ; 2.919 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.079 ; 2.919 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.824 ; 2.710 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.824 ; 2.710 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.570 ; 3.333 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.326 ; 3.081 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.339 ; 3.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.027 ; 2.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.426 ; 3.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.459 ; 3.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.570 ; 3.333 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.516 ; 3.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.423 ; 3.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.453 ; 3.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.501 ; 3.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.501 ; 3.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.441 ; 3.221 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.421 ; 3.205 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.428 ; 3.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.195 ; 2.934 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.288 ; 3.015 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.214 ; 2.950 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.245 ; 2.995 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.365 ; 3.120 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.140 ; 2.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 3.990 ; 5.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.990 ; 5.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.744 ; 3.638 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.733 ; 3.612 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.744 ; 3.638 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.619 ; 3.488 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.732 ; 3.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.644 ; 3.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.570 ; 3.429 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.533 ; 3.385 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.539 ; 3.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.523 ; 3.348 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.480 ; 3.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.468 ; 3.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.600 ; 3.448 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.692 ; 3.541 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.735 ; 3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.671 ; 3.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.717 ; 3.604 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.124 ; -1.976 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.124 ; -1.976 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.704 ; -1.502 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.704 ; -1.502 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.909 ; -2.650 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.921 ; -2.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.004 ; -2.771 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.037 ; -2.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.148 ; -2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.095 ; -2.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.002 ; -2.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.021 ; -2.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.077 ; -2.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.075 ; -2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.017 ; -2.783 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.998 ; -2.767 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.005 ; -2.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.780 ; -2.507 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.876 ; -2.597 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.800 ; -2.524 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.829 ; -2.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.949 ; -2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.729 ; -2.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.908 ; -3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.908 ; -3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.041 ; -2.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.297 ; -3.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.307 ; -3.187 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.188 ; -3.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.297 ; -3.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.212 ; -3.062 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -2.140 ; -2.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -2.105 ; -2.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.110 ; -2.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.094 ; -2.909 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.053 ; -2.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.041 ; -2.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -2.168 ; -3.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.255 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.299 ; -3.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -2.237 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.281 ; -3.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.738  ; 8.292  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.319  ; 4.229  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 11.195 ; 11.583 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 9.211  ; 9.357  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 9.065  ; 9.261  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 9.286  ; 9.486  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 9.418  ; 9.605  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 9.412  ; 9.610  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 10.254 ; 10.550 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 9.906  ; 10.186 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 9.647  ; 9.894  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 9.651  ; 9.873  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 11.195 ; 11.583 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 9.597  ; 9.813  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 9.723  ; 9.954  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 9.931  ; 10.124 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 8.690  ; 8.838  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 9.141  ; 9.197  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 8.678  ; 8.745  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.413  ; 3.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.311  ; 2.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.118  ; 3.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.312  ; 3.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.083  ; 3.229  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.124  ; 3.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.064  ; 3.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.363  ; 3.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.254  ; 3.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 3.240  ; 3.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.413  ; 3.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.452  ; 2.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.940  ; 3.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.802  ; 2.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.802  ; 2.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.604  ; 2.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.937  ; 3.065  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.107  ; 3.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.559  ; 2.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.652  ; 4.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.018  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.454  ; 4.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.181  ; 4.385  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.382  ; 4.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.803  ; 3.983  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.335  ; 4.411  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.317  ; 4.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.799  ; 3.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.353  ; 4.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.965  ; 4.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.139  ; 4.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.121  ; 4.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.659  ; 3.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.875  ; 4.001  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.668  ; 3.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.332  ; 4.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.532  ; 4.595  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.150  ; 4.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.129  ; 4.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.652  ; 4.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.901  ; 4.006  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.902  ; 3.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.982  ; 4.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.761  ; 3.798  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.712  ; 3.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.616  ; 3.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.089  ; 4.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.114  ; 4.211  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.935  ; 3.989  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.947  ; 4.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.554  ; 3.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.990  ; 4.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.947  ; 3.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.260  ; 2.274  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.521  ; 2.571  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.385  ; 2.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.947  ; 3.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.179  ; 3.358  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.197  ; 3.329  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 6.515  ; 7.034  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 5.111  ; 5.351  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 6.515  ; 7.034  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 9.916  ; 10.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 7.957  ; 8.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 7.793  ; 7.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 8.013  ; 8.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 8.163  ; 8.377  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 8.154  ; 8.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 8.986  ; 9.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 8.627  ; 8.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 8.379  ; 8.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 8.379  ; 8.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 9.916  ; 10.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 8.318  ; 8.527  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 8.443  ; 8.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 8.663  ; 8.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 7.416  ; 7.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 5.915  ; 6.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 5.567  ; 5.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 6.387  ; 6.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.466  ; 4.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.057  ; 4.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.532  ; 4.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.254  ; 4.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.218  ; 4.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.188  ; 4.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.959  ; 3.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.142  ; 4.146  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.021  ; 4.004  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 5.975  ; 5.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.335  ; 4.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.679  ; 4.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.922  ; 5.743  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 4.590  ; 4.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.658  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.387  ; 6.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 4.865  ; 4.921  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.194  ; 4.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.300  ; 4.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.135  ; 6.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 4.834  ; 4.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.255  ; 5.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 4.188  ; 4.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 5.255  ; 5.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.110  ; 4.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.027  ; 5.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 3.739  ; 3.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 3.602  ; 3.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 4.152  ; 4.405  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.137  ; 4.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 3.468  ; 3.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.585  ; 4.892  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.589  ; 4.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.527  ; 4.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.187  ; 4.429  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.591  ; 4.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.596  ; 3.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.667  ; 3.860  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.095  ; 3.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 5.194  ; 5.643  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 5.194  ; 5.643  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.792  ; 2.863  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.534  ; 2.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.580  ; 2.602  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.792  ; 2.863  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.585  ; 2.635  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.696  ; 2.759  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.352  ; 2.356  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.864  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.814  ; 2.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.595  ; 2.631  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.851  ; 2.931  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.864  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.565  ; 2.613  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.654  ; 2.696  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.240  ; 2.234  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.728  ; 2.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.401  ; 2.415  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.719  ; 2.766  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.533  ; 2.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.713  ; 2.774  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.728  ; 2.779  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.669  ; 2.747  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.451  ; 7.981  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.173  ; 4.085  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 4.640  ; 4.735  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 4.640  ; 4.735  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 4.679  ; 4.835  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 4.887  ; 5.048  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 4.836  ; 4.972  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 4.923  ; 5.061  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 5.795  ; 6.032  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 5.560  ; 5.770  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 5.220  ; 5.405  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 5.318  ; 5.485  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 6.744  ; 7.063  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 5.096  ; 5.271  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 5.216  ; 5.406  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 5.231  ; 5.411  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 4.866  ; 5.047  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 7.985  ; 7.994  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 7.503  ; 7.521  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.990  ; 2.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.990  ; 2.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.764  ; 2.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.947  ; 3.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.732  ; 2.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.771  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.713  ; 2.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.997  ; 3.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.893  ; 3.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.882  ; 3.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.048  ; 3.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.122  ; 2.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.594  ; 2.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.271  ; 2.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.458  ; 2.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.271  ; 2.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.591  ; 2.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.754  ; 2.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.228  ; 2.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.530  ; 2.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.152  ; 3.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.685  ; 3.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.407  ; 3.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.575  ; 3.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.242  ; 3.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.527  ; 3.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.496  ; 3.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.020  ; 3.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.500  ; 3.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.273  ; 3.436  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.481  ; 3.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.453  ; 3.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.756  ; 2.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.187  ; 3.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.095  ; 3.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.646  ; 3.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.515  ; 3.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.103  ; 3.238  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.329  ; 3.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.660  ; 3.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.952  ; 3.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 2.988  ; 3.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.300  ; 3.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.965  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.133  ; 3.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.530  ; 2.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.054  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.200  ; 3.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.183  ; 3.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.260  ; 3.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.707  ; 2.766  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.184  ; 3.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.942  ; 1.953  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.942  ; 1.953  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.192  ; 2.238  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.062  ; 2.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.597  ; 2.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.823  ; 2.992  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.841  ; 2.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 3.847  ; 4.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 3.847  ; 4.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 4.861  ; 5.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 3.995  ; 4.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 5.496  ; 5.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 5.366  ; 5.555  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 5.578  ; 5.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 5.692  ; 5.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 5.699  ; 5.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 6.508  ; 6.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 6.174  ; 6.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 5.925  ; 6.164  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 5.928  ; 6.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 7.448  ; 7.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 5.877  ; 6.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 5.998  ; 6.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 6.185  ; 6.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 5.005  ; 5.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 4.443  ; 4.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 3.995  ; 4.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 1.911  ; 1.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.295  ; 2.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 1.911  ; 1.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.516  ; 2.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.079  ; 2.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.464  ; 2.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.240  ; 2.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 1.987  ; 1.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.180  ; 2.219  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.189  ; 2.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 3.880  ; 3.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.195  ; 2.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.494  ; 2.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.817  ; 3.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.575  ; 2.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.456  ; 2.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 4.264  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 2.722  ; 2.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.224  ; 2.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.240  ; 2.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.071  ; 3.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.028  ; 3.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 3.113  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.799  ; 4.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 4.823  ; 5.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 3.724  ; 3.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 4.605  ; 4.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 3.368  ; 3.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 3.236  ; 3.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 3.764  ; 4.005  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 3.749  ; 3.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 3.113  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.183  ; 4.476  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.188  ; 4.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.129  ; 4.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 3.801  ; 4.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.185  ; 4.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.230  ; 3.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.299  ; 3.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.741  ; 2.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 4.762  ; 5.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 4.762  ; 5.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.200  ; 2.209  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.200  ; 2.209  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.244  ; 2.263  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.447  ; 2.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.248  ; 2.293  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.355  ; 2.413  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.023  ; 2.024  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.228  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.468  ; 2.536  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.257  ; 2.289  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.505  ; 2.579  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.517  ; 2.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.228  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.315  ; 2.353  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 1.915  ; 1.907  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.071  ; 2.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.071  ; 2.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.376  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.198  ; 2.221  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.371  ; 2.427  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.384  ; 2.432  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.330  ; 2.402  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.902 ; 2.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.464 ; 3.371 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.451 ; 3.358 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.286 ; 3.193 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.452 ; 3.359 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.286 ; 3.193 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.472 ; 3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.472 ; 3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.240 ; 3.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.344 ; 3.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.344 ; 3.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.458 ; 3.365 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.363 ; 3.270 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.458 ; 3.365 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.435 ; 3.342 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.372 ; 3.307 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.344 ; 3.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.566 ; 3.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.376 ; 3.283 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.078 ; 2.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.902 ; 2.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.902 ; 2.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.197 ; 3.104 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.566 ; 3.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.559 ; 3.466 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.344 ; 3.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.156 ; 3.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.156 ; 3.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.156 ; 3.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.240 ; 3.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.258 ; 3.165 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.240 ; 3.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.257 ; 3.164 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.131 ; 3.057 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.334 ; 3.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.332 ; 3.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.326 ; 3.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.326 ; 3.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.332 ; 3.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.327 ; 3.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.327 ; 3.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.131 ; 3.057 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.997 ; 3.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.995 ; 3.902 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.523 ; 3.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.629 ; 3.536 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.497 ; 3.404 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.327 ; 3.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.332 ; 3.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.327 ; 3.253 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.564 ; 2.471 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.104 ; 3.011 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.091 ; 2.998 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.932 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.092 ; 2.999 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.932 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.111 ; 3.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.111 ; 3.018 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.889 ; 2.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.098 ; 3.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.006 ; 2.913 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.098 ; 3.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.075 ; 2.982 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.012 ; 2.947 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.202 ; 3.109 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.019 ; 2.926 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.733 ; 2.640 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.564 ; 2.471 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.564 ; 2.471 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.848 ; 2.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.202 ; 3.109 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.194 ; 3.101 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.988 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.808 ; 2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.808 ; 2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.808 ; 2.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.889 ; 2.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.906 ; 2.813 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.889 ; 2.796 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.905 ; 2.812 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.775 ; 2.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.969 ; 2.895 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.967 ; 2.893 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.962 ; 2.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.962 ; 2.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.968 ; 2.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.963 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.963 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.775 ; 2.701 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.616 ; 3.523 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.614 ; 3.521 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.161 ; 3.068 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.263 ; 3.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.136 ; 3.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.963 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.968 ; 2.894 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.963 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.962     ; 3.055     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.622     ; 3.715     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.612     ; 3.705     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.415     ; 3.508     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.615     ; 3.708     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.415     ; 3.508     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.638     ; 3.731     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.638     ; 3.731     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.362     ; 3.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.476     ; 3.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.476     ; 3.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.619     ; 3.712     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.501     ; 3.594     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.619     ; 3.712     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.591     ; 3.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.558     ; 3.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.476     ; 3.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.740     ; 3.833     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.528     ; 3.621     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.166     ; 3.259     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.962     ; 3.055     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.962     ; 3.055     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.318     ; 3.411     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.740     ; 3.833     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.732     ; 3.825     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.476     ; 3.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.260     ; 3.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.260     ; 3.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.260     ; 3.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.362     ; 3.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.382     ; 3.475     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.362     ; 3.455     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.382     ; 3.475     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.285     ; 3.359     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.525     ; 3.599     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.523     ; 3.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.515     ; 3.589     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.515     ; 3.589     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.525     ; 3.599     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.519     ; 3.593     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.519     ; 3.593     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.285     ; 3.359     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.273     ; 4.366     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.272     ; 4.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.712     ; 3.805     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.856     ; 3.949     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.700     ; 3.793     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.518     ; 3.592     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.525     ; 3.599     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.518     ; 3.592     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.618     ; 2.711     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.252     ; 3.345     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.242     ; 3.335     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.053     ; 3.146     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.245     ; 3.338     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.053     ; 3.146     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.267     ; 3.360     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.267     ; 3.360     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.002     ; 3.095     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.111     ; 3.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.111     ; 3.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.249     ; 3.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.136     ; 3.229     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.249     ; 3.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.221     ; 3.314     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.189     ; 3.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.111     ; 3.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.365     ; 3.458     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.161     ; 3.254     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.813     ; 2.906     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.618     ; 2.711     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.618     ; 2.711     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.960     ; 3.053     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.365     ; 3.458     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.357     ; 3.450     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.111     ; 3.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.904     ; 2.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.904     ; 2.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.904     ; 2.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.002     ; 3.095     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.021     ; 3.114     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.002     ; 3.095     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.021     ; 3.114     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.920     ; 2.994     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.150     ; 3.224     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.148     ; 3.222     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.140     ; 3.214     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.140     ; 3.214     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.149     ; 3.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.144     ; 3.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.144     ; 3.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.920     ; 2.994     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.877     ; 3.970     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.876     ; 3.969     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.338     ; 3.431     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.477     ; 3.570     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.327     ; 3.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.143     ; 3.217     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.149     ; 3.223     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.143     ; 3.217     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 95
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.975 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+-------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                           ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 0.139 ; 0.144 ; -4.594   ; 0.496   ; 4.684               ;
;  CLOCK2_50                                      ; 0.139 ; 0.156 ; 12.842   ; 0.496   ; 9.205               ;
;  CLOCK3_50                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.172 ; 0.144 ; 2.661    ; 2.915   ; 4.684               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 6.729 ; 0.170 ; -4.594   ; 2.920   ; 12.188              ;
; Design-wide TNS                                 ; 0.0   ; 0.0   ; -316.497 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000 ; 0.000 ; -316.497 ; 0.000   ; 0.000               ;
+-------------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.156 ; 4.735 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.156 ; 4.735 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.835 ; 4.320 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.835 ; 4.320 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.920 ; 5.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.418 ; 4.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.452 ; 4.848 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.830 ; 4.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.691 ; 5.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.701 ; 5.091 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.920 ; 5.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.865 ; 5.301 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.635 ; 5.050 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.643 ; 5.091 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.778 ; 5.168 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.794 ; 5.242 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.691 ; 5.112 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.683 ; 5.099 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.674 ; 5.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.251 ; 4.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.425 ; 4.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.253 ; 4.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.336 ; 4.721 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.568 ; 4.989 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.088 ; 4.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; 7.783 ; 8.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.783 ; 8.400 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.113 ; 5.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.067 ; 5.595 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.113 ; 5.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.821 ; 5.372 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.084 ; 5.645 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.928 ; 5.447 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.749 ; 5.295 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.682 ; 5.222 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.719 ; 5.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.701 ; 5.147 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.629 ; 5.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.606 ; 5.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.841 ; 5.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.037 ; 5.539 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.086 ; 5.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.973 ; 5.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.055 ; 5.629 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.124 ; -1.976 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.124 ; -1.976 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.704 ; -1.502 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.704 ; -1.502 ; Rise       ; CLOCK2_50                                      ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -1.909 ; -2.650 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -1.921 ; -2.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -1.621 ; -2.332 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.004 ; -2.771 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.037 ; -2.791 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.148 ; -2.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.095 ; -2.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -2.002 ; -2.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.021 ; -2.801 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.077 ; -2.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.075 ; -2.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -2.017 ; -2.783 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.998 ; -2.767 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.005 ; -2.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -1.780 ; -2.507 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -1.876 ; -2.597 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -1.800 ; -2.524 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -1.829 ; -2.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.949 ; -2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -1.729 ; -2.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]       ; CLOCK2_50  ; -2.908 ; -3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.908 ; -3.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.041 ; -2.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.297 ; -3.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.307 ; -3.187 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.188 ; -3.043 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.297 ; -3.171 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.212 ; -3.062 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -2.140 ; -2.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -2.105 ; -2.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.110 ; -2.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.094 ; -2.909 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.053 ; -2.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.041 ; -2.843 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -2.168 ; -3.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.255 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.299 ; -3.175 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -2.237 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.281 ; -3.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.976 ; 14.910 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.120  ; 7.962  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 21.613 ; 21.667 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 18.136 ; 18.100 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 17.921 ; 17.884 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 18.429 ; 18.316 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 18.620 ; 18.636 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 18.624 ; 18.587 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 20.290 ; 20.123 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 19.538 ; 19.463 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 19.115 ; 19.015 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 19.087 ; 18.904 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 21.613 ; 21.667 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 18.955 ; 18.800 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 19.162 ; 19.023 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 19.587 ; 19.472 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 17.119 ; 17.086 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 17.214 ; 17.476 ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 16.959 ; 16.932 ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 6.701  ; 6.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.559  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.180  ; 6.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.544  ; 6.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.056  ; 6.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.155  ; 6.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.018  ; 5.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.665  ; 6.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.479  ; 6.446  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 6.422  ; 6.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.701  ; 6.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.880  ; 4.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 5.769  ; 5.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.603  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.603  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.186  ; 5.097  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.754  ; 5.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.148  ; 6.081  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.061  ; 4.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.062  ; 9.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.979  ; 7.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.786  ; 8.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.435  ; 8.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.682  ; 8.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.604  ; 7.469  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.507  ; 8.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.647  ; 8.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.415  ; 7.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.666  ; 8.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.910  ; 7.764  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.214  ; 8.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.284  ; 8.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.295  ; 7.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.576  ; 7.503  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.240  ; 7.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.437  ; 8.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.984  ; 8.850  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.200  ; 8.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.020  ; 7.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 9.062  ; 9.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.574  ; 7.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.644  ; 7.547  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.971  ; 7.909  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.339  ; 7.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.419  ; 7.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.005  ; 6.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.971  ; 7.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 8.207  ; 7.971  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.782  ; 7.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.931  ; 7.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.948  ; 6.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.965  ; 7.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.849  ; 5.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.397  ; 4.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.923  ; 4.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.648  ; 4.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.849  ; 5.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.271  ; 6.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 6.333  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 13.188 ; 13.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 10.214 ; 10.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 13.188 ; 13.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 19.601 ; 19.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 16.124 ; 16.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 15.899 ; 15.862 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 16.407 ; 16.294 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 16.608 ; 16.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 16.612 ; 16.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 18.278 ; 18.111 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 17.526 ; 17.451 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 17.103 ; 17.003 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 17.065 ; 16.882 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 19.601 ; 19.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 16.943 ; 16.788 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 17.150 ; 17.011 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 17.575 ; 17.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 15.097 ; 15.064 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 11.443 ; 11.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 11.242 ; 11.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.403 ; 10.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.471  ; 8.326  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.624  ; 7.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.609  ; 8.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.053  ; 7.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.945  ; 7.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.855  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.465  ; 7.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.842  ; 7.726  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.520  ; 7.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.573 ; 10.209 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 8.137  ; 8.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.822  ; 8.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 10.403 ; 9.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.628  ; 8.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.786  ; 8.619  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 11.403 ; 10.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 9.203  ; 9.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.945  ; 7.776  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 8.156  ; 8.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.882 ; 10.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 8.860  ; 9.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.347 ; 10.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 8.099  ; 8.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 10.347 ; 10.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.987  ; 7.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 9.763  ; 9.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 7.283  ; 7.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 6.987  ; 6.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 8.069  ; 7.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 8.025  ; 7.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 6.727  ; 6.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.999  ; 9.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 9.078  ; 8.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 8.917  ; 8.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 8.216  ; 8.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.010  ; 8.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.958  ; 6.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 7.162  ; 7.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.943  ; 6.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 10.435 ; 10.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 10.435 ; 10.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.361  ; 5.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.873  ; 4.736  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.938  ; 4.823  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.361  ; 5.294  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.991  ; 4.929  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.142  ; 5.097  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.537  ; 4.433  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.538  ; 5.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.468  ; 5.373  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.075  ; 4.939  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.538  ; 5.442  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.530  ; 5.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.955  ; 4.893  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.140  ; 5.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.300  ; 4.211  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.336  ; 5.197  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.641  ; 4.537  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.297  ; 5.168  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.892  ; 4.778  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.253  ; 5.183  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.336  ; 5.197  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.159  ; 5.061  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.451  ; 7.981  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.173  ; 4.085  ; Rise       ; CLOCK2_50                                      ;
; LEDR[*]        ; CLOCK2_50  ; 4.640  ; 4.735  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[0]       ; CLOCK2_50  ; 4.640  ; 4.735  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[1]       ; CLOCK2_50  ; 4.679  ; 4.835  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[2]       ; CLOCK2_50  ; 4.887  ; 5.048  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[3]       ; CLOCK2_50  ; 4.836  ; 4.972  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[4]       ; CLOCK2_50  ; 4.923  ; 5.061  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[5]       ; CLOCK2_50  ; 5.795  ; 6.032  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[6]       ; CLOCK2_50  ; 5.560  ; 5.770  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[7]       ; CLOCK2_50  ; 5.220  ; 5.405  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[8]       ; CLOCK2_50  ; 5.318  ; 5.485  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[9]       ; CLOCK2_50  ; 6.744  ; 7.063  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[10]      ; CLOCK2_50  ; 5.096  ; 5.271  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[11]      ; CLOCK2_50  ; 5.216  ; 5.406  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[12]      ; CLOCK2_50  ; 5.231  ; 5.411  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[13]      ; CLOCK2_50  ; 4.866  ; 5.047  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[15]      ; CLOCK2_50  ; 7.985  ; 7.994  ; Rise       ; CLOCK2_50                                      ;
;  LEDR[16]      ; CLOCK2_50  ; 7.503  ; 7.521  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.990  ; 2.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 1.990  ; 2.003  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.764  ; 2.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.947  ; 3.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.732  ; 2.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.771  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.713  ; 2.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.997  ; 3.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.893  ; 3.070  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.882  ; 3.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.048  ; 3.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.122  ; 2.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.594  ; 2.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.271  ; 2.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.458  ; 2.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.271  ; 2.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.591  ; 2.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 2.754  ; 2.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.228  ; 2.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.530  ; 2.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.152  ; 3.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.685  ; 3.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.407  ; 3.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.575  ; 3.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.242  ; 3.315  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.527  ; 3.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.496  ; 3.594  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.020  ; 3.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.500  ; 3.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.273  ; 3.436  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.481  ; 3.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.453  ; 3.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.756  ; 2.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.187  ; 3.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.095  ; 3.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.646  ; 3.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.515  ; 3.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.103  ; 3.238  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.329  ; 3.511  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.660  ; 3.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 2.952  ; 3.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 2.988  ; 3.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.300  ; 3.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.965  ; 3.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.133  ; 3.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.530  ; 2.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.054  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.200  ; 3.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.183  ; 3.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.260  ; 3.380  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.707  ; 2.766  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.184  ; 3.256  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.942  ; 1.953  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.942  ; 1.953  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.192  ; 2.238  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.062  ; 2.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.597  ; 2.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.823  ; 2.992  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.841  ; 2.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 3.847  ; 4.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 3.847  ; 4.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 4.861  ; 5.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK2_50  ; 3.995  ; 4.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[0]       ; CLOCK2_50  ; 5.496  ; 5.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[1]       ; CLOCK2_50  ; 5.366  ; 5.555  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[2]       ; CLOCK2_50  ; 5.578  ; 5.771  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[3]       ; CLOCK2_50  ; 5.692  ; 5.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[4]       ; CLOCK2_50  ; 5.699  ; 5.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[5]       ; CLOCK2_50  ; 6.508  ; 6.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[6]       ; CLOCK2_50  ; 6.174  ; 6.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[7]       ; CLOCK2_50  ; 5.925  ; 6.164  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[8]       ; CLOCK2_50  ; 5.928  ; 6.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[9]       ; CLOCK2_50  ; 7.448  ; 7.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK2_50  ; 5.877  ; 6.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK2_50  ; 5.998  ; 6.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK2_50  ; 6.185  ; 6.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK2_50  ; 5.005  ; 5.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK2_50  ; 4.443  ; 4.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK2_50  ; 3.995  ; 4.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 1.911  ; 1.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.295  ; 2.354  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 1.911  ; 1.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.516  ; 2.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.079  ; 2.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.464  ; 2.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.240  ; 2.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 1.987  ; 1.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.180  ; 2.219  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.189  ; 2.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 3.880  ; 3.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.195  ; 2.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.494  ; 2.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.817  ; 3.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.575  ; 2.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.456  ; 2.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 4.264  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 2.722  ; 2.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.224  ; 2.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.240  ; 2.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.071  ; 3.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.028  ; 3.298  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 3.113  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.799  ; 4.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 4.823  ; 5.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 3.724  ; 3.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 4.605  ; 4.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 3.368  ; 3.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 3.236  ; 3.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 3.764  ; 4.005  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 3.749  ; 3.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 3.113  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.183  ; 4.476  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 4.188  ; 4.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.129  ; 4.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 3.801  ; 4.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.185  ; 4.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.230  ; 3.404  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.299  ; 3.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 2.741  ; 2.906  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 4.762  ; 5.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 4.762  ; 5.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.200  ; 2.209  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.200  ; 2.209  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.244  ; 2.263  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.447  ; 2.513  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.248  ; 2.293  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.355  ; 2.413  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.023  ; 2.024  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.228  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.468  ; 2.536  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.257  ; 2.289  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.505  ; 2.579  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.517  ; 2.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.228  ; 2.272  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.315  ; 2.353  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 1.915  ; 1.907  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.071  ; 2.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.071  ; 2.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.376  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.198  ; 2.221  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.371  ; 2.427  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.384  ; 2.432  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.330  ; 2.402  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 849495   ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50                                      ; 2216621  ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 32981    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 9        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 810      ; 39       ; 16       ; 1368     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 849495   ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; CLOCK2_50                                      ; 2216621  ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 56       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 32981    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 9        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 9        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 810      ; 39       ; 16       ; 1368     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 841      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 506      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 57       ; 0        ; 48       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 841      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 506      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 57       ; 0        ; 48       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 57    ; 57   ;
; Unconstrained Input Port Paths  ; 351   ; 351  ;
; Unconstrained Output Ports      ; 193   ; 193  ;
; Unconstrained Output Port Paths ; 1809  ; 1809 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Jun 13 19:21:44 2023
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9lj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_ejj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ohj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'Test/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Corner_Finder:corner_finder|col_counter_r[8] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.139               0.000 CLOCK2_50 
    Info (332119):     1.172               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.729               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.374               0.000 CLOCK2_50 
    Info (332119):     0.388               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -4.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.594            -316.497 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.661               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.842               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.046               0.000 CLOCK2_50 
    Info (332119):     5.483               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.497               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.697               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.552               0.000 CLOCK2_50 
    Info (332119):    12.199               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.876 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Corner_Finder:corner_finder|col_counter_r[8] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.889               0.000 CLOCK2_50 
    Info (332119):     2.027               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.223               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 CLOCK2_50 
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.341               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.830
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.830            -237.891 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.468               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.548               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.954
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.954               0.000 CLOCK2_50 
    Info (332119):     4.809               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.826               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.684               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.560               0.000 CLOCK2_50 
    Info (332119):    12.188               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.425 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Corner_Finder:corner_finder|col_counter_r[8] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.240
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.240               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.294               0.000 CLOCK2_50 
    Info (332119):     9.391               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.156               0.000 CLOCK2_50 
    Info (332119):     0.170               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.307
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.307             -52.588 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.040               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.224               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.496               0.000 CLOCK2_50 
    Info (332119):     2.915               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.920               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.756               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.205               0.000 CLOCK2_50 
    Info (332119):    12.259               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 95
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.975 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4999 megabytes
    Info: Processing ended: Tue Jun 13 19:21:52 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


