{
  "DDR3 I/O Core": {
    "component_box": [
      132.0,
      134.0,
      556.0,
      206.0
    ],
    "connections": {
      "input": [
        {
          "name": "DATA",
          "count": 1
        },
        {
          "name": "CLK",
          "count": 1
        },
        {
          "name": "Vin",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "DATA_D",
          "count": 1
        },
        {
          "name": "CLK_D",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Regulator\n\nDATA DELAY LINES\n\nCLK DELAY LINES": {
    "component_box": [
      124.0,
      232.0,
      550.0,
      305.0
    ],
    "connections": {
      "input": [
        {
          "name": "DATA",
          "count": 1
        },
        {
          "name": "CLK",
          "count": 1
        },
        {
          "name": "Vin",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "DATA_D",
          "count": 1
        },
        {
          "name": "CLK_D",
          "count": 1
        }
      ],
      "inout": []
    }
  },
  "Regulator": {
    "component_box": [
      331.0,
      64.0,
      487.0,
      109.0
    ],
    "connections": {
      "input": [
        {
          "name": "Vin",
          "count": 1
        }
      ],
      "output": [
        {
          "name": "DATA DELAY LINES",
          "count": 1
        },
        {
          "name": "CLK DELAY LINES",
          "count": 1
        }
      ],
      "inout": []
    }
  }
}