Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/jinyeobo/Documents/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot memoryTB_behav xil_defaultlib.memoryTB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.logic_and
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.dmem_latch
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.memoryTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot memoryTB_behav
