// Seed: 1114842286
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    input id_3,
    output id_4,
    inout id_5
);
  type_9(
      1, id_1, id_5
  );
  reg id_6;
  always @(posedge 1) begin
    id_5 <= 1;
    if (1) id_5 = id_3;
    else begin
      id_4 <= id_3;
      id_6 = (1);
      id_6 = id_2;
      id_6 <= id_5;
      id_6 <= 1'b0;
    end
  end
endmodule
