Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 11:10:26 2022
| Host         : CB428-EE10977 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file tx_top_control_sets_placed.rpt
| Design       : tx_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                   Enable Signal                  |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  timing_mod/inst/clk_out1 |                                                  |                                               |                3 |              5 |         1.67 |
|  timing_mod/inst/clk_out1 |                                                  | output_mod/preamble_mod/counter128[6]_i_1_n_0 |                3 |              8 |         2.67 |
|  timing_mod/inst/clk_out1 | output_mod/preamble_mod/FSM_sequential_cs_reg[1] | btnU_IBUF                                     |                2 |             10 |         5.00 |
|  timing_mod/inst/clk_out1 |                                                  | output_mod/preamble_mod/counter3200_reg[7]    |                3 |             12 |         4.00 |
+---------------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


