/**
 *
 * @file DMA_RegisterDefines_ALTSET.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 28 jul. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 28 jul. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_ALTSET_H_
#define XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_ALTSET_H_

#include <xUtils/Standard/Standard.h>

/**************************************************************************************
*************************************  16 DMAALTSET *************************************
**************************************************************************************/

/*--------*/
#define DMA_DMAALTSET_R_SET0_MASK       ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_R_SET0_BIT        ((uint32_t)0U)
#define DMA_DMAALTSET_R_SET0_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET0_ALT        ((uint32_t)0x00000001U)

#define DMA_DMAALTSET_SET0_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET0_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET0_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET1_MASK       ((uint32_t)0x00000002U)
#define DMA_DMAALTSET_R_SET1_BIT        ((uint32_t)1U)
#define DMA_DMAALTSET_R_SET1_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET1_ALT        ((uint32_t)0x00000002U)

#define DMA_DMAALTSET_SET1_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET1_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET1_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET2_MASK       ((uint32_t)0x00000004U)
#define DMA_DMAALTSET_R_SET2_BIT        ((uint32_t)2U)
#define DMA_DMAALTSET_R_SET2_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET2_ALT        ((uint32_t)0x00000004U)

#define DMA_DMAALTSET_SET2_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET2_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET2_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET3_MASK       ((uint32_t)0x00000008U)
#define DMA_DMAALTSET_R_SET3_BIT        ((uint32_t)3U)
#define DMA_DMAALTSET_R_SET3_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET3_ALT        ((uint32_t)0x00000008U)

#define DMA_DMAALTSET_SET3_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET3_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET3_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET4_MASK       ((uint32_t)0x00000010U)
#define DMA_DMAALTSET_R_SET4_BIT        ((uint32_t)4U)
#define DMA_DMAALTSET_R_SET4_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET4_ALT        ((uint32_t)0x00000010U)

#define DMA_DMAALTSET_SET4_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET4_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET4_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET5_MASK       ((uint32_t)0x00000020U)
#define DMA_DMAALTSET_R_SET5_BIT        ((uint32_t)5U)
#define DMA_DMAALTSET_R_SET5_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET5_ALT        ((uint32_t)0x00000020U)

#define DMA_DMAALTSET_SET5_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET5_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET5_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET6_MASK       ((uint32_t)0x00000040U)
#define DMA_DMAALTSET_R_SET6_BIT        ((uint32_t)6U)
#define DMA_DMAALTSET_R_SET6_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET6_ALT        ((uint32_t)0x00000040U)

#define DMA_DMAALTSET_SET6_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET6_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET6_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET7_MASK       ((uint32_t)0x00000080U)
#define DMA_DMAALTSET_R_SET7_BIT        ((uint32_t)7U)
#define DMA_DMAALTSET_R_SET7_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET7_ALT        ((uint32_t)0x00000080U)

#define DMA_DMAALTSET_SET7_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET7_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET7_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET8_MASK       ((uint32_t)0x00000100U)
#define DMA_DMAALTSET_R_SET8_BIT        ((uint32_t)8U)
#define DMA_DMAALTSET_R_SET8_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET8_ALT        ((uint32_t)0x00000100U)

#define DMA_DMAALTSET_SET8_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET8_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET8_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET9_MASK       ((uint32_t)0x00000200U)
#define DMA_DMAALTSET_R_SET9_BIT        ((uint32_t)9U)
#define DMA_DMAALTSET_R_SET9_PRIM       ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET9_ALT        ((uint32_t)0x00000200U)

#define DMA_DMAALTSET_SET9_MASK         ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET9_PRIM         ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET9_ALT          ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET10_MASK      ((uint32_t)0x00000400U)
#define DMA_DMAALTSET_R_SET10_BIT       ((uint32_t)10U)
#define DMA_DMAALTSET_R_SET10_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET10_ALT       ((uint32_t)0x00000400U)

#define DMA_DMAALTSET_SET10_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET10_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET10_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET11_MASK      ((uint32_t)0x00000800U)
#define DMA_DMAALTSET_R_SET11_BIT       ((uint32_t)11U)
#define DMA_DMAALTSET_R_SET11_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET11_ALT       ((uint32_t)0x00000800U)

#define DMA_DMAALTSET_SET11_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET11_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET11_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET12_MASK      ((uint32_t)0x00001000U)
#define DMA_DMAALTSET_R_SET12_BIT       ((uint32_t)12U)
#define DMA_DMAALTSET_R_SET12_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET12_ALT       ((uint32_t)0x00001000U)

#define DMA_DMAALTSET_SET12_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET12_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET12_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET13_MASK      ((uint32_t)0x00002000U)
#define DMA_DMAALTSET_R_SET13_BIT       ((uint32_t)13U)
#define DMA_DMAALTSET_R_SET13_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET13_ALT       ((uint32_t)0x00002000U)

#define DMA_DMAALTSET_SET13_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET13_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET13_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET14_MASK      ((uint32_t)0x00004000U)
#define DMA_DMAALTSET_R_SET14_BIT       ((uint32_t)14U)
#define DMA_DMAALTSET_R_SET14_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET14_ALT       ((uint32_t)0x00004000U)

#define DMA_DMAALTSET_SET14_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET14_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET14_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET15_MASK      ((uint32_t)0x00008000U)
#define DMA_DMAALTSET_R_SET15_BIT       ((uint32_t)15U)
#define DMA_DMAALTSET_R_SET15_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET15_ALT       ((uint32_t)0x00008000U)

#define DMA_DMAALTSET_SET15_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET15_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET15_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET16_MASK      ((uint32_t)0x00010000U)
#define DMA_DMAALTSET_R_SET16_BIT       ((uint32_t)16U)
#define DMA_DMAALTSET_R_SET16_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET16_ALT       ((uint32_t)0x00010000U)

#define DMA_DMAALTSET_SET16_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET16_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET16_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET17_MASK      ((uint32_t)0x00020000U)
#define DMA_DMAALTSET_R_SET17_BIT       ((uint32_t)17U)
#define DMA_DMAALTSET_R_SET17_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET17_ALT       ((uint32_t)0x00020000U)

#define DMA_DMAALTSET_SET17_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET17_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET17_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET18_MASK      ((uint32_t)0x00040000U)
#define DMA_DMAALTSET_R_SET18_BIT       ((uint32_t)18U)
#define DMA_DMAALTSET_R_SET18_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET18_ALT       ((uint32_t)0x00040000U)

#define DMA_DMAALTSET_SET18_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET18_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET18_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET19_MASK      ((uint32_t)0x00080000U)
#define DMA_DMAALTSET_R_SET19_BIT       ((uint32_t)19U)
#define DMA_DMAALTSET_R_SET19_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET19_ALT       ((uint32_t)0x00080000U)

#define DMA_DMAALTSET_SET19_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET19_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET19_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET20_MASK      ((uint32_t)0x00100000U)
#define DMA_DMAALTSET_R_SET20_BIT       ((uint32_t)20U)
#define DMA_DMAALTSET_R_SET20_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET20_ALT       ((uint32_t)0x00100000U)

#define DMA_DMAALTSET_SET20_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET20_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET20_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET21_MASK      ((uint32_t)0x00200000U)
#define DMA_DMAALTSET_R_SET21_BIT       ((uint32_t)21U)
#define DMA_DMAALTSET_R_SET21_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET21_ALT       ((uint32_t)0x00200000U)

#define DMA_DMAALTSET_SET21_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET21_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET21_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET22_MASK      ((uint32_t)0x00400000U)
#define DMA_DMAALTSET_R_SET22_BIT       ((uint32_t)22U)
#define DMA_DMAALTSET_R_SET22_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET22_ALT       ((uint32_t)0x00400000U)

#define DMA_DMAALTSET_SET22_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET22_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET22_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET23_MASK      ((uint32_t)0x00800000U)
#define DMA_DMAALTSET_R_SET23_BIT       ((uint32_t)23U)
#define DMA_DMAALTSET_R_SET23_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET23_ALT       ((uint32_t)0x00800000U)

#define DMA_DMAALTSET_SET23_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET23_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET23_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET24_MASK      ((uint32_t)0x01000000U)
#define DMA_DMAALTSET_R_SET24_BIT       ((uint32_t)24U)
#define DMA_DMAALTSET_R_SET24_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET24_ALT       ((uint32_t)0x01000000U)

#define DMA_DMAALTSET_SET24_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET24_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET24_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET25_MASK      ((uint32_t)0x02000000U)
#define DMA_DMAALTSET_R_SET25_BIT       ((uint32_t)25U)
#define DMA_DMAALTSET_R_SET25_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET25_ALT       ((uint32_t)0x02000000U)

#define DMA_DMAALTSET_SET25_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET25_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET25_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET26_MASK      ((uint32_t)0x04000000U)
#define DMA_DMAALTSET_R_SET26_BIT       ((uint32_t)26U)
#define DMA_DMAALTSET_R_SET26_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET26_ALT       ((uint32_t)0x04000000U)

#define DMA_DMAALTSET_SET26_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET26_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET26_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET27_MASK      ((uint32_t)0x08000000U)
#define DMA_DMAALTSET_R_SET27_BIT       ((uint32_t)27U)
#define DMA_DMAALTSET_R_SET27_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET27_ALT       ((uint32_t)0x08000000U)

#define DMA_DMAALTSET_SET27_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET27_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET27_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET28_MASK      ((uint32_t)0x10000000U)
#define DMA_DMAALTSET_R_SET28_BIT       ((uint32_t)28U)
#define DMA_DMAALTSET_R_SET28_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET28_ALT       ((uint32_t)0x10000000U)

#define DMA_DMAALTSET_SET28_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET28_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET28_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET29_MASK      ((uint32_t)0x20000000U)
#define DMA_DMAALTSET_R_SET29_BIT       ((uint32_t)29U)
#define DMA_DMAALTSET_R_SET29_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET29_ALT       ((uint32_t)0x20000000U)

#define DMA_DMAALTSET_SET29_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET29_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET29_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET30_MASK      ((uint32_t)0x40000000U)
#define DMA_DMAALTSET_R_SET30_BIT       ((uint32_t)30U)
#define DMA_DMAALTSET_R_SET30_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET30_ALT       ((uint32_t)0x40000000U)

#define DMA_DMAALTSET_SET30_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET30_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET30_ALT         ((uint32_t)0x00000001U)
/*--------*/

/*--------*/
#define DMA_DMAALTSET_R_SET31_MASK      ((uint32_t)0x80000000U)
#define DMA_DMAALTSET_R_SET31_BIT       ((uint32_t)31U)
#define DMA_DMAALTSET_R_SET31_PRIM      ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_R_SET31_ALT       ((uint32_t)0x80000000U)

#define DMA_DMAALTSET_SET31_MASK        ((uint32_t)0x00000001U)
#define DMA_DMAALTSET_SET31_PRIM        ((uint32_t)0x00000000U)
#define DMA_DMAALTSET_SET31_ALT         ((uint32_t)0x00000001U)
/*--------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_DMA_DMA_PERIPHERAL_DMA_REGISTER_DMA_REGISTERDEFINES_DMA_REGISTERDEFINES_ALTSET_H_ */
