QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap sim_clk_gen_v1_0_3 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_clk_gen_v1_0_3 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:27:40 on Jul 13,2023
vlog -64 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -work sim_clk_gen_v1_0_3 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/sim_clk_gen_v1_0_3/.cxl.verilog.sim_clk_gen_v1_0_3.sim_clk_gen_v1_0_3.lin64.cmf 
-- Compiling module sim_clk_gen

Top level modules:
	sim_clk_gen
End time: 11:27:41 on Jul 13,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
