--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/karboski/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml x_HMC_src.twx x_HMC_src.ncd -o x_HMC_src.twr
x_HMC_src.pcf -ucf HMC_src.ucf

Design file:              x_HMC_src.ncd
Physical constraint file: x_HMC_src.pcf
Device,package,speed:     xc3s50a,vq100,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X18Y15.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.032ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.032ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y22.F2      net (fanout=1)        0.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y22.X       Tilo                  0.562   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X21Y15.G3      net (fanout=2)        0.546   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y15.X       Tif5x                 0.791   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X18Y12.G3      net (fanout=1)        0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X18Y12.X       Tif5x                 0.853   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X18Y15.F1      net (fanout=1)        0.359   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X18Y15.CLK     Tfck                  0.656   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (3.458ns logic, 1.574ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X20Y22.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.190ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y22.F2      net (fanout=1)        0.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y22.X       Tilo                  0.562   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y22.BY      net (fanout=2)        0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y22.CLK     Tdick                 0.280   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.438ns logic, 0.752ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y22.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.582ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcklo                 0.596   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y22.F2      net (fanout=1)        0.384   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y22.CLK     Tfck                  0.602   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (1.198ns logic, 0.384ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X21Y22.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.190ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y22.F2      net (fanout=1)        0.307   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y22.CLK     Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.883ns logic, 0.307ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X20Y22.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.665ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y22.F2      net (fanout=1)        0.307   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y22.X       Tilo                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y22.BY      net (fanout=2)        0.294   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y22.CLK     Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (1.064ns logic, 0.601ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X18Y15.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.939ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.939ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y23.YQ      Tcklo                 0.477   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X21Y22.F2      net (fanout=1)        0.307   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X21Y22.X       Tilo                  0.450   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X21Y15.G3      net (fanout=2)        0.437   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X21Y15.X       Tif5x                 0.633   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X18Y12.G3      net (fanout=1)        0.228   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X18Y12.X       Tif5x                 0.682   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X18Y15.F1      net (fanout=1)        0.287   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X18Y15.CLK     Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (2.680ns logic, 1.259ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X21Y23.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.669ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.669ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.XQ      Tcko                  0.521   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X16Y23.G2      net (fanout=4)        0.497   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X16Y23.Y       Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y22.G1      net (fanout=9)        1.176   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y22.Y       Tilo                  0.561   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y23.CLK     net (fanout=4)        0.298   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.698ns logic, 1.971ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.646ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.646ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.YQ      Tcko                  0.596   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X16Y23.G3      net (fanout=3)        0.399   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X16Y23.Y       Tilo                  0.616   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X23Y22.G1      net (fanout=9)        1.176   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X23Y22.Y       Tilo                  0.561   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y23.CLK     net (fanout=4)        0.298   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.773ns logic, 1.873ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.444ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.444ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.XQ      Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X22Y23.F2      net (fanout=10)       1.418   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X22Y23.X       Tilo                  0.601   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X23Y22.G3      net (fanout=1)        0.045   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X23Y22.Y       Tilo                  0.561   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X21Y23.CLK     net (fanout=4)        0.298   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (1.683ns logic, 1.761ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.985ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.YQ      Tcko                  0.596   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y30.BY      net (fanout=7)        1.109   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y30.CLK     Tdick                 0.280   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.985ns (0.876ns logic, 1.109ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.501ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.YQ      Tcko                  0.477   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y30.BY      net (fanout=7)        0.887   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y30.CLK     Tckdi       (-Th)    -0.137   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.501ns (0.614ns logic, 0.887ns route)
                                                       (40.9% logic, 59.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_EXT_CLK = PERIOD TIMEGRP "EXT_CLK" 64 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1291 paths analyzed, 616 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ (SLICE_X7Y4.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               HV_ON_730_i (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 0)
  Clock Path Skew:      -1.369ns (0.911 - 2.280)
  Source Clock:         clk rising at 48.000ns
  Destination Clock:    EXT_CLK_IBUFG rising at 64.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: HV_ON_730_i to U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.IQ1              Tiockiq               0.768   HV_ON_730
                                                       HV_ON_730_i
    SLICE_X7Y4.BY        net (fanout=35)       2.388   HV_ON_730_i
    SLICE_X7Y4.CLK       Tdick                 0.247   U_ila_pro_0/U0/iTRIG_IN<15>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[14].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.015ns logic, 2.388ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ (SLICE_X13Y7.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_BIT_0_i (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 0)
  Clock Path Skew:      -1.573ns (0.661 - 2.234)
  Source Clock:         clk rising at 48.000ns
  Destination Clock:    EXT_CLK_IBUFG rising at 64.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: TEST_BIT_0_i to U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P83.IQ1              Tiockiq               0.768   TEST_BIT_0
                                                       TEST_BIT_0_i
    SLICE_X13Y7.BY       net (fanout=3)        1.956   SPARE_STATUS0_o
    SLICE_X13Y7.CLK      Tdick                 0.247   U_ila_pro_0/U0/iTRIG_IN<39>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[38].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (1.015ns logic, 1.956ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ (SLICE_X15Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BIT_EMS_i_3 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 0)
  Clock Path Skew:      -1.409ns (0.880 - 2.289)
  Source Clock:         clk rising at 48.000ns
  Destination Clock:    EXT_CLK_IBUFG rising at 64.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BIT_EMS_i_3 to U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P70.IQ1              Tiockiq               0.768   BIT_EMS<3>
                                                       BIT_EMS_i_3
    SLICE_X15Y12.BY      net (fanout=3)        2.015   BIT_EMS_i<3>
    SLICE_X15Y12.CLK     Tdick                 0.247   U_ila_pro_0/U0/iTRIG_IN<45>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[44].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (1.015ns logic, 2.015ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_EXT_CLK = PERIOD TIMEGRP "EXT_CLK" 64 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAMB16_X0Y1.WEB1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      0.911ns (1.535 - 0.624)
  Source Clock:         EXT_CLK_IBUFG rising at 64.000ns
  Destination Clock:    EXT_CLK_IBUFG rising at 64.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y0.YQ       Tcko                  0.419   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X0Y1.WEB1     net (fanout=8)        0.517   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X0Y1.CLKB     Trckc_WEB   (-Th)     0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.419ns logic, 0.517ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAMB16_X0Y1.DIB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.183ns (Levels of Logic = 0)
  Clock Path Skew:      1.157ns (1.535 - 0.378)
  Source Clock:         EXT_CLK_IBUFG rising at 64.000ns
  Destination Clock:    EXT_CLK_IBUFG rising at 64.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y0.YQ       Tcko                  0.477   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<25>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF
    RAMB16_X0Y1.DIB12    net (fanout=1)        0.706   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<24>
    RAMB16_X0Y1.CLKB     Trckd_DIB   (-Th)     0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.477ns logic, 0.706ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAMB16_X0Y1.WEB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.911ns (1.535 - 0.624)
  Source Clock:         EXT_CLK_IBUFG rising at 64.000ns
  Destination Clock:    EXT_CLK_IBUFG rising at 64.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y0.YQ       Tcko                  0.419   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1
    RAMB16_X0Y1.WEB0     net (fanout=8)        0.521   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_EN
    RAMB16_X0Y1.CLKB     Trckc_WEB   (-Th)     0.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[1].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.419ns logic, 0.521ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_EXT_CLK = PERIOD TIMEGRP "EXT_CLK" 64 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.998ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: DCM1/CLKFX
  Logical resource: DCM1/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 44.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 64.000ns
  Low pulse: 32.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM1/CLKIN
  Logical resource: DCM1/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ext_clk_buf
--------------------------------------------------------------------------------
Slack: 44.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 64.000ns
  High pulse: 32.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM1/CLKIN
  Logical resource: DCM1/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: ext_clk_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk1_0 = PERIOD TIMEGRP "clk1_0" TS_EXT_CLK / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5108 paths analyzed, 597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.183ns.
--------------------------------------------------------------------------------

Paths for end point HMC/pulse_mode_5 (SLICE_X11Y10.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMS_TRIG_i (FF)
  Destination:          HMC/pulse_mode_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.243 - 0.310)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMS_TRIG_i to HMC/pulse_mode_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.IQ1              Tiockiq               0.768   EMS_TRIG
                                                       EMS_TRIG_i
    SLICE_X10Y14.F3      net (fanout=11)       1.700   EMS_TRIG_i
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y10.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y10.CLK     Tceck                 0.155   HMC/pulse_mode<5>
                                                       HMC/pulse_mode_5
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (2.752ns logic, 3.364ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMS_PWR_ERROR_i (FF)
  Destination:          HMC/pulse_mode_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.243 - 0.302)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMS_PWR_ERROR_i to HMC/pulse_mode_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P27.IQ1              Tiockiq               0.768   EMS_PWR_ERROR
                                                       EMS_PWR_ERROR_i
    SLICE_X10Y14.F1      net (fanout=5)        1.629   EMS_PWR_ERROR_i
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y10.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y10.CLK     Tceck                 0.155   HMC/pulse_mode<5>
                                                       HMC/pulse_mode_5
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (2.752ns logic, 3.293ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               HMC/rx_ems_switch_dly (FF)
  Destination:          HMC/pulse_mode_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.243 - 0.335)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: HMC/rx_ems_switch_dly to HMC/pulse_mode_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.YQ        Tcko                  0.524   HMC/rx_ems_switch_dly
                                                       HMC/rx_ems_switch_dly
    SLICE_X10Y14.G4      net (fanout=12)       1.163   HMC/rx_ems_switch_dly
    SLICE_X10Y14.Y       Tilo                  0.616   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329_SW0
    SLICE_X10Y14.F4      net (fanout=1)        0.035   HMC/state_FSM_FFd2-In329_SW0/O
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y10.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y10.CLK     Tceck                 0.155   HMC/pulse_mode<5>
                                                       HMC/pulse_mode_5
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (3.124ns logic, 2.862ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point HMC/pulse_mode_4 (SLICE_X11Y10.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMS_TRIG_i (FF)
  Destination:          HMC/pulse_mode_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.243 - 0.310)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMS_TRIG_i to HMC/pulse_mode_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.IQ1              Tiockiq               0.768   EMS_TRIG
                                                       EMS_TRIG_i
    SLICE_X10Y14.F3      net (fanout=11)       1.700   EMS_TRIG_i
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y10.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y10.CLK     Tceck                 0.155   HMC/pulse_mode<5>
                                                       HMC/pulse_mode_4
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (2.752ns logic, 3.364ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMS_PWR_ERROR_i (FF)
  Destination:          HMC/pulse_mode_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.243 - 0.302)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMS_PWR_ERROR_i to HMC/pulse_mode_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P27.IQ1              Tiockiq               0.768   EMS_PWR_ERROR
                                                       EMS_PWR_ERROR_i
    SLICE_X10Y14.F1      net (fanout=5)        1.629   EMS_PWR_ERROR_i
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y10.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y10.CLK     Tceck                 0.155   HMC/pulse_mode<5>
                                                       HMC/pulse_mode_4
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (2.752ns logic, 3.293ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               HMC/rx_ems_switch_dly (FF)
  Destination:          HMC/pulse_mode_4 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.243 - 0.335)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: HMC/rx_ems_switch_dly to HMC/pulse_mode_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.YQ        Tcko                  0.524   HMC/rx_ems_switch_dly
                                                       HMC/rx_ems_switch_dly
    SLICE_X10Y14.G4      net (fanout=12)       1.163   HMC/rx_ems_switch_dly
    SLICE_X10Y14.Y       Tilo                  0.616   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329_SW0
    SLICE_X10Y14.F4      net (fanout=1)        0.035   HMC/state_FSM_FFd2-In329_SW0/O
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y10.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y10.CLK     Tceck                 0.155   HMC/pulse_mode<5>
                                                       HMC/pulse_mode_4
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (3.124ns logic, 2.862ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point HMC/pulse_mode_6 (SLICE_X11Y11.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMS_TRIG_i (FF)
  Destination:          HMC/pulse_mode_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.243 - 0.310)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMS_TRIG_i to HMC/pulse_mode_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P30.IQ1              Tiockiq               0.768   EMS_TRIG
                                                       EMS_TRIG_i
    SLICE_X10Y14.F3      net (fanout=11)       1.700   EMS_TRIG_i
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y11.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y11.CLK     Tceck                 0.155   HMC/pulse_mode<6>
                                                       HMC/pulse_mode_6
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (2.752ns logic, 3.364ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMS_PWR_ERROR_i (FF)
  Destination:          HMC/pulse_mode_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      6.045ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.243 - 0.302)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMS_PWR_ERROR_i to HMC/pulse_mode_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P27.IQ1              Tiockiq               0.768   EMS_PWR_ERROR
                                                       EMS_PWR_ERROR_i
    SLICE_X10Y14.F1      net (fanout=5)        1.629   EMS_PWR_ERROR_i
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y11.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y11.CLK     Tceck                 0.155   HMC/pulse_mode<6>
                                                       HMC/pulse_mode_6
    -------------------------------------------------  ---------------------------
    Total                                      6.045ns (2.752ns logic, 3.293ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               HMC/rx_ems_switch_dly (FF)
  Destination:          HMC/pulse_mode_6 (FF)
  Requirement:          16.000ns
  Data Path Delay:      5.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.092ns (0.243 - 0.335)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: HMC/rx_ems_switch_dly to HMC/pulse_mode_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y2.YQ        Tcko                  0.524   HMC/rx_ems_switch_dly
                                                       HMC/rx_ems_switch_dly
    SLICE_X10Y14.G4      net (fanout=12)       1.163   HMC/rx_ems_switch_dly
    SLICE_X10Y14.Y       Tilo                  0.616   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329_SW0
    SLICE_X10Y14.F4      net (fanout=1)        0.035   HMC/state_FSM_FFd2-In329_SW0/O
    SLICE_X10Y14.X       Tilo                  0.601   HMC/state_FSM_FFd2-In329
                                                       HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.BX      net (fanout=1)        0.355   HMC/state_FSM_FFd2-In329
    SLICE_X11Y12.X       Tbxx                  0.627   HMC/N6
                                                       HMC/state_FSM_FFd2-In338
    SLICE_X10Y10.F2      net (fanout=2)        0.315   HMC/N6
    SLICE_X10Y10.X       Tilo                  0.601   HMC/pulse_mode_not0001
                                                       HMC/pulse_mode_not00011
    SLICE_X11Y11.CE      net (fanout=4)        0.994   HMC/pulse_mode_not0001
    SLICE_X11Y11.CLK     Tceck                 0.155   HMC/pulse_mode<6>
                                                       HMC/pulse_mode_6
    -------------------------------------------------  ---------------------------
    Total                                      5.986ns (3.124ns logic, 2.862ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk1_0 = PERIOD TIMEGRP "clk1_0" TS_EXT_CLK / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point OPS_MODE_730_i_1 (SLICE_X13Y19.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OPS_MODE_730_reg_1 (FF)
  Destination:          OPS_MODE_730_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 0)
  Clock Path Skew:      1.662ns (2.061 - 0.399)
  Source Clock:         ext_clk_buf rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OPS_MODE_730_reg_1 to OPS_MODE_730_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P82.IQ1              Tiockiq               0.614   OPS_MODE_730<1>
                                                       OPS_MODE_730_reg_1
    SLICE_X13Y19.BX      net (fanout=4)        1.094   OPS_MODE_730_reg<1>
    SLICE_X13Y19.CLK     Tckdi       (-Th)    -0.062   OPS_MODE_730_i<1>
                                                       OPS_MODE_730_i_1
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.676ns logic, 1.094ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point OPS_MODE_730_i_2 (SLICE_X12Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OPS_MODE_730_reg_2 (FF)
  Destination:          OPS_MODE_730_i_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.229ns (Levels of Logic = 0)
  Clock Path Skew:      1.641ns (2.061 - 0.420)
  Source Clock:         ext_clk_buf rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OPS_MODE_730_reg_2 to OPS_MODE_730_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P90.IQ1              Tiockiq               0.614   OPS_MODE_730<2>
                                                       OPS_MODE_730_reg_2
    SLICE_X12Y19.BY      net (fanout=4)        1.478   OPS_MODE_730_reg<2>
    SLICE_X12Y19.CLK     Tckdi       (-Th)    -0.137   OPS_MODE_730_i<2>
                                                       OPS_MODE_730_i_2
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.751ns logic, 1.478ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point OPS_MODE_730_i_0 (SLICE_X13Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               OPS_MODE_730_reg_0 (FF)
  Destination:          OPS_MODE_730_i_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 0)
  Clock Path Skew:      1.633ns (2.061 - 0.428)
  Source Clock:         ext_clk_buf rising at 0.000ns
  Destination Clock:    clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: OPS_MODE_730_reg_0 to OPS_MODE_730_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P78.IQ2              Tiockiq               0.614   OPS_MODE_730<0>
                                                       OPS_MODE_730_reg_0
    SLICE_X13Y19.BY      net (fanout=4)        1.574   OPS_MODE_730_reg<0>
    SLICE_X13Y19.CLK     Tckdi       (-Th)    -0.122   OPS_MODE_730_i<1>
                                                       OPS_MODE_730_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.736ns logic, 1.574ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk1_0 = PERIOD TIMEGRP "clk1_0" TS_EXT_CLK / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: EMS_ERROR_67_o/SR
  Logical resource: HMC/ems_67_error/SR
  Location pin: SLICE_X12Y14.SR
  Clock network: resetn
--------------------------------------------------------------------------------
Slack: 13.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: EMS_ERROR_67_o/SR
  Logical resource: HMC/ems_67_error/SR
  Location pin: SLICE_X12Y14.SR
  Clock network: resetn
--------------------------------------------------------------------------------
Slack: 13.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: WG_SW_CTRL_NOISEn_o/SR
  Logical resource: HMC/WG_SW_CTRL_NOISEn/SR
  Location pin: SLICE_X10Y9.SR
  Clock network: resetn
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_EXT_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_EXT_CLK                     |     64.000ns|     20.000ns|     24.732ns|            0|            0|         1291|         5108|
| TS_clk1_0                     |     16.000ns|      6.183ns|          N/A|            0|            0|         5108|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock EXT_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EXT_CLK        |    7.321|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6414 paths, 0 nets, and 2334 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.985ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 21 06:46:28 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 383 MB



