// Seed: 1986579146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  assign module_1.id_13 = 0;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input tri id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_12 = -1;
  wire id_13;
  ;
  parameter id_14 = id_12;
  always @(posedge 1'd0) begin : LABEL_0
    assert (id_10)
    else;
  end
endmodule
module module_1 #(
    parameter id_13 = 32'd65,
    parameter id_4  = 32'd59,
    parameter id_5  = 32'd36
) (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 _id_4,
    input tri1 _id_5,
    input wand id_6,
    output uwire id_7,
    output wand id_8,
    input uwire id_9,
    input tri id_10,
    input tri1 id_11,
    input wand id_12,
    output supply1 _id_13
    , id_16,
    input supply0 id_14
);
  assign id_7  = 1'b0;
  assign id_16 = id_16;
  integer id_17;
  wire [id_4  /  id_13 : (  -1  )] id_18;
  assign #id_19 id_16[id_5] = 1;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_18,
      id_17,
      id_17,
      id_18,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17
  );
  logic id_20;
endmodule
