/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [35:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  reg [16:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z[2] | celloutsig_0_2z[1]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | in_data[8]);
  assign celloutsig_1_11z = ~((celloutsig_1_7z[0] | in_data[96]) & (celloutsig_1_4z[2] | celloutsig_1_2z));
  assign celloutsig_1_18z = celloutsig_1_4z[0] ^ celloutsig_1_16z;
  assign celloutsig_1_1z = in_data[133:107] & { in_data[129:105], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[32:28] & celloutsig_1_1z[8:4];
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] & celloutsig_0_1z[2:0];
  assign celloutsig_1_3z = { in_data[138:105], celloutsig_1_2z, celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[9:4], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[16:15], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z[25:22] };
  assign celloutsig_1_16z = celloutsig_1_12z > { celloutsig_1_4z[2:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[103], celloutsig_1_1z, celloutsig_1_0z } || in_data[168:140];
  assign celloutsig_1_7z = in_data[153:150] % { 1'h1, celloutsig_1_1z[6], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_5z = in_data[12:2] !== { in_data[28:21], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[165:162] !== in_data[176:173];
  assign celloutsig_1_5z = { celloutsig_1_3z[18:16], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } !== celloutsig_1_3z[35:30];
  assign celloutsig_1_19z = { celloutsig_1_6z[4:2], celloutsig_1_7z, celloutsig_1_12z } << { celloutsig_1_9z[14:8], celloutsig_1_6z };
  assign celloutsig_1_12z = { celloutsig_1_7z[2:0], celloutsig_1_0z, celloutsig_1_11z } ^ { celloutsig_1_4z[4:1], celloutsig_1_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_1z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_1z = in_data[33:22];
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_1_9z = { celloutsig_1_1z[11:5], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z };
  assign { out_data[128], out_data[107:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
