// Seed: 671208976
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd46
) (
    input supply0 _id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input tri0 id_4,
    input wire id_5,
    output tri id_6,
    input wor id_7
);
  union packed {logic id_9;} id_10[id_0 : -1], id_11;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_9
  );
  assign id_10.id_9 = id_0;
endmodule
