
---------- Begin Simulation Statistics ----------
host_inst_rate                                 178616                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404968                       # Number of bytes of host memory used
host_seconds                                   111.97                       # Real time elapsed on the host
host_tick_rate                              478466020                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.053575                       # Number of seconds simulated
sim_ticks                                 53575045000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7235424                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 56439.756875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 50294.521771                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6159600                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    60719245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.148688                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1075824                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            482018                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  29865138500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593805                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 68272.310339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65887.286489                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                847062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27158520236                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.319552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              397797                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           149393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16366665513                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49875.987151                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.608775                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           83899                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4184545446                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8480283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59633.898564                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 54893.505072                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7006662                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     87877765236                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.173770                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1473621                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             631411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46231804013                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997283                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.218132                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8480283                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59633.898564                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 54893.505072                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7006662                       # number of overall hits
system.cpu.dcache.overall_miss_latency    87877765236                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.173770                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1473621                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            631411                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46231804013                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592793                       # number of replacements
system.cpu.dcache.sampled_refs                 593817                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.218132                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7487305                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501377775000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13013606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 65345.414201                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 63878.378378                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13012930                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44173500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40179500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 37833.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20622.709984                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       227000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13013606                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 65345.414201                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 63878.378378                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13012930                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44173500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40179500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.713015                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.063581                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13013606                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 65345.414201                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 63878.378378                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13012930                       # number of overall hits
system.cpu.icache.overall_miss_latency       44173500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40179500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.063581                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13012930                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           551884820000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70672.386691                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     17496362773                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                247570                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73885.066012                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58401.108274                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         230415                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            26895789500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.612381                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       364022                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      2917                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       21088757000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.607469                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  361102                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64853.034796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49189.741587                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16109039872                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12218387482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.786657                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594448                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        73884.944497                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   58400.989441                       # average overall mshr miss latency
system.l2.demand_hits                          230415                       # number of demand (read+write) hits
system.l2.demand_miss_latency             26896558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.612388                       # miss rate for demand accesses
system.l2.demand_misses                        364033                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2917                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21089356500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.607476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   361113                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.369618                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.311061                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6055.818687                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5096.429744                       # Average occupied blocks per context
system.l2.overall_accesses                     594448                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       73884.944497                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  63392.142171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         230415                       # number of overall hits
system.l2.overall_miss_latency            26896558000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.612388                       # miss rate for overall accesses
system.l2.overall_misses                       364033                       # number of overall misses
system.l2.overall_mshr_hits                      2917                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       38585719273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.023947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  608683                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.929769                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        230183                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       184832                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            3938                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       464457                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           252662                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        22952                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         592288                       # number of replacements
system.l2.sampled_refs                         608672                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11152.248431                       # Cycle average of tags in use
system.l2.total_refs                           478816                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   552980230000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 85257073                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         108914                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       152389                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14038                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       195216                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         207938                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       722694                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17758243                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.565360                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.816293                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15737237     88.62%     88.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       254801      1.43%     90.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       228902      1.29%     91.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       287581      1.62%     92.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       206809      1.16%     94.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       132361      0.75%     94.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       121150      0.68%     95.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        66708      0.38%     95.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       722694      4.07%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17758243                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039797                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14035                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039797                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8166680                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.189300                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.189300                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7752392                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12716                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29781348                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5904591                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4041865                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1380536                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59394                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6588158                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6556877                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31281                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5940002                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5908744                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31258                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        648156                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            648133                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            207938                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2993475                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7123723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       325835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30002593                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        792970                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009498                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2993475                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       108918                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.370418                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19138779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.567634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.091624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15008540     78.42%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          59664      0.31%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         135081      0.71%     79.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         107290      0.56%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         140960      0.74%     80.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          83215      0.43%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         161854      0.85%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         137542      0.72%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3304633     17.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19138779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2754237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159067                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42142                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.624237                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6700517                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           648156                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6526373                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11320661                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.843414                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5504433                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.517090                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11353785                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18896                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4749741                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7176365                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2596788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       892998                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18274248                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6052361                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1679520                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13666436                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        38093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         4891                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1380536                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        99266                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2305865                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1989                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1277                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3578413                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       337995                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1277                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8660                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.456767                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.456767                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       857583      5.59%      5.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8175      0.05%      5.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4348990     28.34%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.98% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3097337     20.18%     54.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6354858     41.41%     95.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       679013      4.42%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15345956                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       127749                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008325                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           10      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1832      1.43%      1.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.44% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        56615     44.32%     45.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     45.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        66230     51.84%     97.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3062      2.40%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19138779                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.801825                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.417921                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12543652     65.54%     65.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2436483     12.73%     78.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1882924      9.84%     88.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1133735      5.92%     94.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       547789      2.86%     96.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       247014      1.29%     98.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       185393      0.97%     99.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        90476      0.47%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        71313      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19138779                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.700952                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18232106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15345956                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8231575                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1354062                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7591394                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2993486                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2993475                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       328592                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        76764                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7176365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       892998                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21893016                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6629057                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193395                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        87427                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6462046                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1084379                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        21594                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41410810                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26417379                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24874615                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3532396                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1380536                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1134743                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15681188                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3107891                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 49066                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
