CKID0001:@|S:Clock_Divider_0.clk_100Khz@|E:TX_Interface_0.TX_data[23]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:SPI_Interface_0.SPI_SCLK_buf_inferred_clock_RNO@|E:SPI_Interface_0.SPI_REG[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002 
CKID0003:@|S:Clk_USB@|E:TX_Interface_0.TX_cntr[3]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
