(S (S (NP (DT This) (NN paper)) (VP (VBZ provides) (S (NP (NP (VBN modified)) (VP (VBN Distributed) (NP (NN Arithmetic)) (PP (VBN based) (PP (NP (NN technique)) (IN to))))) (VP (VB compute) (NP (NP (NN sum)) (PP (IN of) (NP (NP (NNS products)) (VP (VBG saving) (NP (NP (JJ appreciable) (NN number)) (PP (IN of) (NP (NNP Multiply)))))))))))) (CC And) (S (NP (NP (NN accumulation) (NNS blocks)) (CC and) (NP (DT this))) (ADVP (RB consecutively)) (VP (VBZ reduces) (NP (NN circuit) (NN size)))) (. .))
(SINV (PP (IN In) (NP (DT this) (ADJP (NP (NN technique) (NN multiplexer)) (VBN based)) (NN structure))) (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (VB reuse) (NP (DT the) (NNS blocks))))))) (SBAR (ADVP (RB so)) (IN as) (S (VP (TO to) (VP (VB reduce) (NP (DT the) (VBN required) (NN memory) (NNS locations)))))) (. .))
(S (PP (IN In) (NP (DT this) (NN technique))) (NP (DT a) (NML (S (VP (VB Carry) (VP (VB Look) (PP (ADVP (RB Ahead)) (VBN based) (NP (NN adder))))))) (NN tree)) (VP (VBZ is) (VP (VBN used) (S (VP (TO to) (VP (VB have) (NP (JJR better) (NML (NN area) (HYPH -) (NN delay)) (NN product))))))) (. .))
(S (NP (NP (NNP Designing)) (PP (IN of) (NP (NNP FIR) (NN filter)))) (VP (VBZ is) (VP (VP (VBN done) (S (VP (VBG using) (NP (NN VHDL))))) (CC and) (VP (VBN synthesized) (S (VP (VBG using) (S (NP (NNP Xilinx)) (NP (NP (CD 12.2) (NN synthesis) (NN tool)) (CC and) (NP (NNP ISIM) (NN simulator))))))))) (. .))
(S (NP (DT The) (NN power) (NN analysis)) (VP (VBZ is) (VP (VBN done) (S (VP (VBG using) (NP (NML (NNP Xilinx) (NNP Xpower)) (NN analyzer)))))) (. .))
(S (NP (DT The) (JJ proposed) (NN structure)) (VP (VBZ requires) (NP (NP (ADJP (NP (QP (RB nearly) (CD 42)) (NN %)) (JJR less)) (NNS cells)) (, ,) (NP (NP (ADJP (NP (CD 40) (NN %)) (JJR less)) (NN LUT) (NN flip)) (HYPH -) (NP (NP (NN flop) (NNS pairs)) (VP (VBN used))) (, ,) (CC and) (NP (ADVP (RB also)) (ADJP (NP (CD 2) (NN %)) (JJR less)) (NN power)))) (PP (VBN compared) (PP (IN with) (NP (VBG existing) (NN structure))))) (. .))
