{"vcs1":{"timestamp_begin":1739362441.838705090, "rt":0.28, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739362442.194842196, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739362442.500262095, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739362441.614110156}
{"VCS_COMP_START_TIME": 1739362441.614110156}
{"VCS_COMP_END_TIME": 1739362442.715488654}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265544}}
{"vcselab": {"peak_mem": 150356}}
