0.7
2020.2
May 22 2024
19:03:11
D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sim_1/new/4_bit_adder_tb.v,1745341636,verilog,,,,four_bit_adder_tb,,,,,,,,
D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/four_bit_full_adder.v,1745341764,verilog,,D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/one_bit_full_adder.v,,four_bit_full_adder,,,,,,,,
D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sources_1/new/one_bit_full_adder.v,1745341441,verilog,,D:/2025/Learning/FPGA_Projects/gate_level_Modeling/gate_level_Modeling.srcs/sim_1/new/4_bit_adder_tb.v,,one_bit_full_adder,,,,,,,,
