[04/09 21:07:59      0s] 
[04/09 21:07:59      0s] Cadence Innovus(TM) Implementation System.
[04/09 21:07:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/09 21:07:59      0s] 
[04/09 21:07:59      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[04/09 21:07:59      0s] Options:	
[04/09 21:07:59      0s] Date:		Tue Apr  9 21:07:59 2024
[04/09 21:07:59      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (1core*32cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[04/09 21:07:59      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/09 21:07:59      0s] 
[04/09 21:07:59      0s] License:
[04/09 21:07:59      0s] 		[21:07:59.402370] Configured Lic search path (21.01-s002): 5280@cadence-lic.cecs.pdx.edu:27000@synopsys-lic.cat.pdx.edu

[04/09 21:07:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/09 21:07:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/09 21:08:23     23s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[04/09 21:08:30     29s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[04/09 21:08:30     29s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 21:08:30     29s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[04/09 21:08:30     29s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[04/09 21:08:30     29s] @(#)CDS: CPE v21.14-s062
[04/09 21:08:30     29s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[04/09 21:08:30     29s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[04/09 21:08:30     29s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/09 21:08:30     29s] @(#)CDS: RCDB 11.15.0
[04/09 21:08:30     29s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[04/09 21:08:30     29s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6125_auto.ece.pdx.edu_routh_N4KGYI.

[04/09 21:08:30     29s] Change the soft stacksize limit to 0.2%RAM (245 mbytes). Set global soft_stack_size_limit to change the value.
[04/09 21:08:35     34s] Sourcing startup file ./enc.tcl
[04/09 21:08:35     34s] <CMD> alias fs set top_design fifo1_sram
[04/09 21:08:35     34s] <CMD> alias f set top_design fifo1
[04/09 21:08:35     34s] <CMD> alias o set top_design ORCA_TOP
[04/09 21:08:35     34s] <CMD> alias e set top_design ExampleRocketSystem
[04/09 21:08:35     34s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[04/09 21:08:35     34s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[04/09 21:08:35     34s] <CMD> set_global report_timing_format  {delay arrival slew cell hpin}
[04/09 21:08:35     34s] 
[04/09 21:08:35     34s] **INFO:  MMMC transition support version v31-84 
[04/09 21:08:35     34s] 
[04/09 21:08:35     34s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 21:08:35     34s] <CMD> suppressMessage ENCEXT-2799
[04/09 21:08:35     34s] <CMD> win
[04/09 21:09:28     46s] <CMD> fs
[04/09 21:09:51     51s] ### Start verbose source output (echo mode) for '../../fifo1_sram.design_config.tcl' ...
[04/09 21:09:51     51s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# set hack_lef_dir /u/bcruik2/hacked_lefs
# set add_ios 1
# set pad_design 1
# set design_size { 580 580  } 
# set design_io_border 310
# set dc_floorplanning 1
# set enable_dft 0
# set innovus_enable_manual_macro_placement 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p95v125c_2p25v ss0p95v125c"
# set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
# set synth_corners $slow_corner
# set synth_corners_target "ss0p95v125c" 
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set slow_metal Cmax_125
# set fast_metal Cmax_125
# set lib_types "$lib_dir/stdcell_rvt/db_nldm $lib_dir/stdcell_hvt/db_nldm $lib_dir/io_std/db_nldm $lib_dir/sram/db_nldm $lib_dir/pll/db_nldm"
# set ndm_types "$lib_dir/stdcell_rvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
# set lib_types_target "$lib_dir/stdcell_rvt/db_nldm"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
# set sub_lib_type_target "saed32rvt_"
# set tech_lef ${hack_lef_dir}/tech.lef 
# set lef_types [list $hack_lef_dir  \
$lib_dir/sram/lef/ \
$lib_dir/io_std/lef \
$lib_dir/pll/lef \
]
# set sub_lef_type "saed32nm_?vt_*.lef saed32sram.lef saed32_io_wb_all.lef saed32_PLL.lef"
# set mwlib_types [list $lib_dir/stdcell_hvt/milkyway \
$lib_dir/stdcell_rvt/milkyway \
$lib_dir/stdcell_lvt/milkyway  \
$lib_dir/io_std/milkyway \
$lib_dir/sram/milkyway $lib_dir/pll/milkyway \
 ]
# set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set FCL 0
# set split_constraints 0
### End verbose source output for '../../fifo1_sram.design_config.tcl'.
[04/09 21:09:51     51s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/09 21:09:51     51s] <CMD> set search_path {}
[04/09 21:09:51     51s] <CMD> set init_lef_file {/u/bcruik2/hacked_lefs/tech.lef saed32_io_wb_all.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32sram.lef}
[04/09 21:09:51     51s] <CMD> is_common_ui_mode
[04/09 21:09:51     51s] <CMD> is_common_ui_mode
[04/09 21:09:52     51s] <CMD> set init_mmmc_file mmmc.tcl
[04/09 21:09:52     51s] <CMD> set init_design_netlisttype Verilog
[04/09 21:09:52     51s] <CMD> set init_verilog ../../syn/outputs/fifo1_sram.genus_phys.vg
[04/09 21:09:52     51s] <CMD> set init_top_cell fifo1_sram
[04/09 21:09:52     51s] <CMD> set init_pwr_net VDD
[04/09 21:09:52     51s] <CMD> set init_gnd_net VSS
[04/09 21:09:52     51s] <CMD> init_design
[04/09 21:09:52     51s] #% Begin Load MMMC data ... (date=04/09 21:09:52, mem=734.2M)
[04/09 21:09:52     51s] #% End Load MMMC data ... (date=04/09 21:09:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=734.8M, current mem=734.8M)
[04/09 21:09:52     51s] 
[04/09 21:09:52     51s] Loading LEF file /u/bcruik2/hacked_lefs/tech.lef ...
[04/09 21:09:52     51s] 
[04/09 21:09:52     51s] Loading LEF file saed32_io_wb_all.lef ...
[04/09 21:09:52     51s] Set DBUPerIGU to M2 pitch 152.
[04/09 21:09:53     52s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 21:09:53     52s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 21:09:53     52s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_io_wb_all.lef at line 285838.
[04/09 21:09:53     52s] 
[04/09 21:09:53     52s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[04/09 21:09:53     52s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 21:09:53     52s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 21:09:53     52s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[04/09 21:09:53     52s] 
[04/09 21:09:53     52s] Loading LEF file saed32_PLL.lef ...
[04/09 21:09:53     52s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 21:09:53     52s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 21:09:53     52s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32_PLL.lef at line 372.
[04/09 21:09:53     52s] 
[04/09 21:09:53     52s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[04/09 21:09:54     53s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 21:09:54     53s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 21:09:54     53s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[04/09 21:09:54     53s] 
[04/09 21:09:54     53s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[04/09 21:09:54     54s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 21:09:54     54s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 21:09:54     54s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[04/09 21:09:54     54s] 
[04/09 21:09:54     54s] Loading LEF file saed32sram.lef ...
[04/09 21:09:55     54s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[04/09 21:09:55     54s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[04/09 21:09:55     54s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[04/09 21:09:55     54s] 
[04/09 21:09:55     54s] viaInitial starts at Tue Apr  9 21:09:55 2024
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[04/09 21:09:55     54s] Type 'man IMPPP-543' for more detail.
[04/09 21:09:55     54s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[04/09 21:09:55     54s] To increase the message display limit, refer to the product command reference manual.
[04/09 21:09:55     54s] viaInitial ends at Tue Apr  9 21:09:55 2024

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/09 21:09:55     54s] Loading view definition file from mmmc.tcl
[04/09 21:09:55     54s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib' ...
[04/09 21:09:55     54s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84607)
[04/09 21:09:55     54s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84658)
[04/09 21:09:55     54s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 84709)
[04/09 21:09:55     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120047)
[04/09 21:09:55     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120098)
[04/09 21:09:55     55s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib, Line 120149)
[04/09 21:09:56     55s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226626 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226627 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226628 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.lib)
[04/09 21:09:56     55s] Read 294 cells in library 'saed32rvt_ss0p95v125c' 
[04/09 21:09:56     55s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib' ...
[04/09 21:09:56     56s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84611)
[04/09 21:09:56     56s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84662)
[04/09 21:09:56     56s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 84713)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120051)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120102)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib, Line 120153)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226346 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226347 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.lib)
[04/09 21:09:57     56s] Read 294 cells in library 'saed32hvt_ss0p95v125c' 
[04/09 21:09:57     56s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib' ...
[04/09 21:09:57     56s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 15913 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 15914 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 21:09:57     56s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 15915 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.lib)
[04/09 21:09:57     56s] Read 62 cells in library 'saed32io_wb_ss0p95v125c_2p25v' 
[04/09 21:09:57     56s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib' ...
[04/09 21:09:58     57s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 24401 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 21:09:58     57s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 24402 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 21:09:58     57s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 24403 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.lib)
[04/09 21:09:58     57s] Read 35 cells in library 'saed32sram_ss0p95v125c' 
[04/09 21:09:58     57s] Reading libs_max timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib' ...
[04/09 21:09:58     57s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 1766 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 21:09:58     57s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 1767 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 21:09:58     57s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 1768 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 21:09:58     57s] **WARN: (TECHLIB-302):	No function defined for cell 'PLL'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.lib)
[04/09 21:09:58     57s] Read 1 cells in library 'saed32pll_ss0p95v125c_2p25v' 
[04/09 21:09:58     57s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[04/09 21:09:58     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84607)
[04/09 21:09:58     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84658)
[04/09 21:09:58     57s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 84709)
[04/09 21:09:58     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120047)
[04/09 21:09:58     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120098)
[04/09 21:09:58     58s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib, Line 120149)
[04/09 21:09:59     58s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226448 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib)
[04/09 21:09:59     58s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[04/09 21:09:59     58s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[04/09 21:09:59     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84607)
[04/09 21:09:59     59s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib, Line 84658)
[04/09 21:09:59     59s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 21:10:00     59s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226446 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 21:10:00     59s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226447 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 21:10:00     59s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 21:10:00     60s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib)
[04/09 21:10:00     60s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/09 21:10:00     60s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[04/09 21:10:00     60s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[04/09 21:10:01     61s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[04/09 21:10:01     61s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[04/09 21:10:02     62s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[04/09 21:10:02     62s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.lib' ...
[04/09 21:10:03     62s] Read 62 cells in library 'saed32io_wb_ff1p16vn40c_2p75v' 
[04/09 21:10:03     62s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[04/09 21:10:03     63s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[04/09 21:10:03     63s] Reading libs_min timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ff1p16vn40c_2p75v.lib' ...
[04/09 21:10:03     63s] Read 1 cells in library 'saed32pll_ff1p16vn40c_2p75v' 
[04/09 21:10:03     63s] Ending "PreSetAnalysisView" (total cpu=0:00:08.9, real=0:00:08.0, peak res=902.0M, current mem=792.6M)
[04/09 21:10:03     63s] *** End library_loading (cpu=0.15min, real=0.13min, mem=39.3M, fe_cpu=1.06min, fe_real=2.07min, fe_mem=1089.5M) ***
[04/09 21:10:03     63s] #% Begin Load netlist data ... (date=04/09 21:10:03, mem=792.6M)
[04/09 21:10:03     63s] *** Begin netlist parsing (mem=1089.5M) ***
[04/09 21:10:03     63s] Created 686 new cells from 12 timing libraries.
[04/09 21:10:03     63s] Reading netlist ...
[04/09 21:10:03     63s] Backslashed names will retain backslash and a trailing blank character.
[04/09 21:10:03     63s] Reading verilog netlist '../../syn/outputs/fifo1_sram.genus_phys.vg'
[04/09 21:10:03     63s] 
[04/09 21:10:03     63s] *** Memory Usage v#1 (Current mem = 1089.512M, initial mem = 390.141M) ***
[04/09 21:10:03     63s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1089.5M) ***
[04/09 21:10:04     63s] #% End Load netlist data ... (date=04/09 21:10:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=813.8M, current mem=813.8M)
[04/09 21:10:04     63s] Set top cell to fifo1_sram.
[04/09 21:10:05     64s] Hooked 1960 DB cells to tlib cells.
[04/09 21:10:05     64s] Ending "BindLib:" (total cpu=0:00:00.9, real=0:00:01.0, peak res=881.1M, current mem=881.1M)
[04/09 21:10:05     64s] Starting recursive module instantiation check.
[04/09 21:10:05     64s] No recursion found.
[04/09 21:10:05     64s] Building hierarchical netlist for Cell fifo1_sram ...
[04/09 21:10:05     64s] *** Netlist is unique.
[04/09 21:10:05     64s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[04/09 21:10:05     64s] ** info: there are 2428 modules.
[04/09 21:10:05     64s] ** info: there are 212 stdCell insts.
[04/09 21:10:05     64s] ** info: there are 25 Pad insts.
[04/09 21:10:05     64s] ** info: there are 8 macros.
[04/09 21:10:05     64s] 
[04/09 21:10:05     64s] *** Memory Usage v#1 (Current mem = 1169.938M, initial mem = 390.141M) ***
[04/09 21:10:05     64s] Initializing I/O assignment ...
[04/09 21:10:05     64s] Adjusting Core to Left to: 0.0480. Core to Bottom to: 0.0480.
[04/09 21:10:05     64s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:05     64s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:05     64s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:05     64s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:05     64s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:05     64s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:05     64s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:05     64s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:05     64s] Horizontal Layer M1 offset = 0 (derived)
[04/09 21:10:05     64s] Vertical Layer M2 offset = 0 (derived)
[04/09 21:10:05     64s] Start create_tracks
[04/09 21:10:05     64s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 21:10:05     64s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 21:10:05     64s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 21:10:05     64s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 21:10:05     64s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 21:10:05     64s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 21:10:05     64s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 21:10:06     66s] Extraction setup Started 
[04/09 21:10:06     66s] 
[04/09 21:10:06     66s] Trim Metal Layers:
[04/09 21:10:06     66s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/09 21:10:06     66s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[04/09 21:10:06     66s] Process name: saed32nm_1p9m_Cmax.
[04/09 21:10:06     66s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[04/09 21:10:06     66s] Process name: saed32nm_1p9m_Cmin.
[04/09 21:10:06     66s] Importing multi-corner RC tables ... 
[04/09 21:10:06     66s] Summary of Active RC-Corners : 
[04/09 21:10:06     66s]  
[04/09 21:10:06     66s]  Analysis View: func_max_scenario
[04/09 21:10:06     66s]     RC-Corner Name        : cmax
[04/09 21:10:06     66s]     RC-Corner Index       : 0
[04/09 21:10:06     66s]     RC-Corner Temperature : -40 Celsius
[04/09 21:10:06     66s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[04/09 21:10:06     66s]     RC-Corner PreRoute Res Factor         : 1
[04/09 21:10:06     66s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 21:10:06     66s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 21:10:06     66s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 21:10:06     66s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 21:10:06     66s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 21:10:06     66s]  
[04/09 21:10:06     66s]  Analysis View: func_min_scenario
[04/09 21:10:06     66s]     RC-Corner Name        : cmin
[04/09 21:10:06     66s]     RC-Corner Index       : 1
[04/09 21:10:06     66s]     RC-Corner Temperature : -40 Celsius
[04/09 21:10:06     66s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[04/09 21:10:06     66s]     RC-Corner PreRoute Res Factor         : 1
[04/09 21:10:06     66s]     RC-Corner PreRoute Cap Factor         : 1
[04/09 21:10:06     66s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/09 21:10:06     66s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/09 21:10:06     66s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/09 21:10:06     66s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/09 21:10:06     66s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/09 21:10:06     66s] 
[04/09 21:10:06     66s] Trim Metal Layers:
[04/09 21:10:06     66s] LayerId::1 widthSet size::4
[04/09 21:10:06     66s] LayerId::2 widthSet size::4
[04/09 21:10:06     66s] LayerId::3 widthSet size::4
[04/09 21:10:06     66s] LayerId::4 widthSet size::4
[04/09 21:10:06     66s] LayerId::5 widthSet size::4
[04/09 21:10:06     66s] LayerId::6 widthSet size::4
[04/09 21:10:06     66s] LayerId::7 widthSet size::4
[04/09 21:10:06     66s] LayerId::8 widthSet size::4
[04/09 21:10:06     66s] LayerId::9 widthSet size::4
[04/09 21:10:06     66s] LayerId::10 widthSet size::2
[04/09 21:10:06     66s] Updating RC grid for preRoute extraction ...
[04/09 21:10:06     66s] eee: pegSigSF::1.070000
[04/09 21:10:06     66s] Initializing multi-corner capacitance tables ... 
[04/09 21:10:06     66s] Initializing multi-corner resistance tables ...
[04/09 21:10:06     66s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:06     66s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:06     66s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.718100 newSi=0.000000 wHLS=1.795250 siPrev=0 viaL=0.000000
[04/09 21:10:06     66s] *Info: initialize multi-corner CTS.
[04/09 21:10:07     66s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1144.3M, current mem=870.2M)
[04/09 21:10:08     67s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 21:10:08     67s] Current (total cpu=0:01:07, real=0:02:09, peak res=1153.0M, current mem=1153.0M)
[04/09 21:10:08     67s] Number of path exceptions in the constraint file = 2
[04/09 21:10:08     67s] Number of paths exceptions after getting compressed = 2
[04/09 21:10:08     67s] INFO (CTE): Constraints read successfully.
[04/09 21:10:08     67s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1191.0M, current mem=1191.0M)
[04/09 21:10:08     67s] Current (total cpu=0:01:07, real=0:02:09, peak res=1191.0M, current mem=1191.0M)
[04/09 21:10:08     67s] Reading timing constraints file '../../constraints/fifo1_sram.sdc' ...
[04/09 21:10:08     67s] Current (total cpu=0:01:08, real=0:02:09, peak res=1191.0M, current mem=1191.0M)
[04/09 21:10:08     67s] Number of path exceptions in the constraint file = 2
[04/09 21:10:08     67s] Number of paths exceptions after getting compressed = 2
[04/09 21:10:08     67s] INFO (CTE): Constraints read successfully.
[04/09 21:10:08     67s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1191.3M, current mem=1191.3M)
[04/09 21:10:08     67s] Current (total cpu=0:01:08, real=0:02:09, peak res=1191.3M, current mem=1191.3M)
[04/09 21:10:08     67s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[04/09 21:10:08     67s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/09 21:10:08     67s] 
[04/09 21:10:08     67s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/09 21:10:09     67s] Summary for sequential cells identification: 
[04/09 21:10:09     67s]   Identified SBFF number: 92
[04/09 21:10:09     67s]   Identified MBFF number: 0
[04/09 21:10:09     67s]   Identified SB Latch number: 0
[04/09 21:10:09     67s]   Identified MB Latch number: 0
[04/09 21:10:09     67s]   Not identified SBFF number: 120
[04/09 21:10:09     67s]   Not identified MBFF number: 0
[04/09 21:10:09     67s]   Not identified SB Latch number: 0
[04/09 21:10:09     67s]   Not identified MB Latch number: 0
[04/09 21:10:09     67s]   Number of sequential cells which are not FFs: 52
[04/09 21:10:09     67s] Total number of combinational cells: 268
[04/09 21:10:09     67s] Total number of sequential cells: 264
[04/09 21:10:09     67s] Total number of tristate cells: 12
[04/09 21:10:09     67s] Total number of level shifter cells: 0
[04/09 21:10:09     67s] Total number of power gating cells: 0
[04/09 21:10:09     67s] Total number of isolation cells: 32
[04/09 21:10:09     67s] Total number of power switch cells: 0
[04/09 21:10:09     67s] Total number of pulse generator cells: 0
[04/09 21:10:09     67s] Total number of always on buffers: 0
[04/09 21:10:09     67s] Total number of retention cells: 0
[04/09 21:10:09     67s] List of usable buffers: NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT
[04/09 21:10:09     67s] Total number of usable buffers: 10
[04/09 21:10:09     67s] List of unusable buffers:
[04/09 21:10:09     67s] Total number of unusable buffers: 0
[04/09 21:10:09     67s] List of usable inverters: IBUFFX2_HVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT IBUFFX2_RVT INVX8_HVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT
[04/09 21:10:09     67s] Total number of usable inverters: 24
[04/09 21:10:09     67s] List of unusable inverters:
[04/09 21:10:09     67s] Total number of unusable inverters: 0
[04/09 21:10:09     67s] List of identified usable delay cells: DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT
[04/09 21:10:09     67s] Total number of identified usable delay cells: 6
[04/09 21:10:09     67s] List of identified unusable delay cells:
[04/09 21:10:09     67s] Total number of identified unusable delay cells: 0
[04/09 21:10:09     67s] 
[04/09 21:10:09     67s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/09 21:10:09     67s] 
[04/09 21:10:09     67s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:10:09     67s] 
[04/09 21:10:09     67s] TimeStamp Deleting Cell Server End ...
[04/09 21:10:09     67s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1194.2M, current mem=1194.1M)
[04/09 21:10:09     67s] 
[04/09 21:10:09     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:10:09     67s] Summary for sequential cells identification: 
[04/09 21:10:09     67s]   Identified SBFF number: 92
[04/09 21:10:09     67s]   Identified MBFF number: 0
[04/09 21:10:09     67s]   Identified SB Latch number: 0
[04/09 21:10:09     67s]   Identified MB Latch number: 0
[04/09 21:10:09     67s]   Not identified SBFF number: 120
[04/09 21:10:09     67s]   Not identified MBFF number: 0
[04/09 21:10:09     67s]   Not identified SB Latch number: 0
[04/09 21:10:09     67s]   Not identified MB Latch number: 0
[04/09 21:10:09     67s]   Number of sequential cells which are not FFs: 52
[04/09 21:10:09     67s]  Visiting view : func_max_scenario
[04/09 21:10:09     67s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 21:10:09     67s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 21:10:09     67s]  Visiting view : func_min_scenario
[04/09 21:10:09     67s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 21:10:09     67s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 21:10:09     67s] TLC MultiMap info (StdDelay):
[04/09 21:10:09     67s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:10:09     67s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:10:09     67s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:10:09     67s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:10:09     67s]  Setting StdDelay to: 13.3ps
[04/09 21:10:09     67s] 
[04/09 21:10:09     67s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:10:09     67s] #% Begin Load MMMC data post ... (date=04/09 21:10:09, mem=1194.8M)
[04/09 21:10:09     68s] #% End Load MMMC data post ... (date=04/09 21:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1194.8M, current mem=1194.8M)
[04/09 21:10:09     68s] 
[04/09 21:10:09     68s] *** Summary of all messages that are not suppressed in this session:
[04/09 21:10:09     68s] Severity  ID               Count  Summary                                  
[04/09 21:10:09     68s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/09 21:10:09     68s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 21:10:09     68s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 21:10:09     68s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 21:10:09     68s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 21:10:09     68s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 21:10:09     68s] *** Message Summary: 143 warning(s), 0 error(s)
[04/09 21:10:09     68s] 
[04/09 21:10:09     68s] <CMD> defIn ../outputs/fifo1_sram.floorplan.innovus.def
[04/09 21:10:09     68s] Reading DEF file '../outputs/fifo1_sram.floorplan.innovus.def', current time is Tue Apr  9 21:10:09 2024 ...
[04/09 21:10:09     68s] --- DIVIDERCHAR '/'
[04/09 21:10:09     68s] --- UnitsPerDBU = 1.0000
[04/09 21:10:09     68s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:09     68s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:09     68s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:09     68s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:09     68s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:09     68s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:09     68s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/09 21:10:09     68s] Type 'man IMPFP-3961' for more detail.
[04/09 21:10:09     68s] Horizontal Layer M1 offset = 0 (derived)
[04/09 21:10:09     68s] Vertical Layer M2 offset = 0 (derived)
[04/09 21:10:09     68s] Start create_tracks
[04/09 21:10:09     68s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[04/09 21:10:09     68s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[04/09 21:10:09     68s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[04/09 21:10:09     68s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[04/09 21:10:09     68s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[04/09 21:10:09     68s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[04/09 21:10:09     68s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[04/09 21:10:09     68s] --- DIEAREA (0 0) (1200096 1200096)
[04/09 21:10:09     68s] defIn read 10000 lines...
[04/09 21:10:09     68s] defIn read 20000 lines...
[04/09 21:10:09     68s] defIn read 30000 lines...
[04/09 21:10:09     68s] defIn read 40000 lines...
[04/09 21:10:09     68s] DEF file '../outputs/fifo1_sram.floorplan.innovus.def' is parsed, current time is Tue Apr  9 21:10:09 2024.
[04/09 21:10:09     68s] Extracting standard cell pins and blockage ...... 
[04/09 21:10:09     68s] Pin and blockage extraction finished
[04/09 21:10:09     68s] Updating the floorplan ...
[04/09 21:10:09     68s] <CMD> add_tracks -honor_pitch
[04/09 21:10:09     68s] Start create_tracks
[04/09 21:10:09     68s] Extracting standard cell pins and blockage ...... 
[04/09 21:10:09     68s] Pin and blockage extraction finished
[04/09 21:10:09     68s] <CMD> is_common_ui_mode
[04/09 21:10:09     68s] <CMD> setNanoRouteMode -drouteEndIteration 10
[04/09 21:10:09     68s] <CMD> all_constraint_modes -active
[04/09 21:10:09     68s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[04/09 21:10:09     68s] <CMD> create_clock -name "wclk" -period $wclk_period  wclk
[04/09 21:10:09     68s] **WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
[04/09 21:10:09     68s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 21:10:09     68s] **WARN: (TCLCMD-1594):	A clock with name wclk was already defined in the design. Previously defined clock definition of wclk will be overwritten.
[04/09 21:10:09     68s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 21:10:09     68s] <CMD> set_clock_uncertainty -setup 0.025 wclk
[04/09 21:10:09     68s] <CMD> set_clock_uncertainty -hold 0.025 wclk
[04/09 21:10:09     68s] <CMD> set_clock_latency 0.23 wclk
[04/09 21:10:09     68s] <CMD> set_clock_transition 0.025 wclk
[04/09 21:10:09     68s] <CMD> create_clock -name "rclk" -period $rclk_period rclk
[04/09 21:10:09     68s] **WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
[04/09 21:10:09     68s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 21:10:09     68s] **WARN: (TCLCMD-1594):	A clock with name rclk was already defined in the design. Previously defined clock definition of rclk will be overwritten.
[04/09 21:10:09     68s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'rclk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 21:10:09     68s] <CMD> set_clock_uncertainty -setup 0.025 rclk
[04/09 21:10:09     68s] <CMD> set_clock_uncertainty -hold 0.025 rclk
[04/09 21:10:09     68s] <CMD> set_clock_latency 0.23 rclk
[04/09 21:10:09     68s] <CMD> set_clock_transition 0.025 rclk
[04/09 21:10:09     68s] <CMD> create_clock -name "wclk2x" -period $wclk2x_period wclk2x
[04/09 21:10:09     68s] **WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
[04/09 21:10:09     68s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 21:10:09     68s] **WARN: (TCLCMD-1594):	A clock with name wclk2x was already defined in the design. Previously defined clock definition of wclk2x will be overwritten.
[04/09 21:10:09     68s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'wclk2x' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once.
[04/09 21:10:09     68s] <CMD> set_clock_uncertainty -setup 0.025 wclk2x
[04/09 21:10:09     68s] <CMD> set_clock_uncertainty -hold 0.025 wclk2x
[04/09 21:10:09     68s] <CMD> set_clock_latency 0.23 wclk2x
[04/09 21:10:09     68s] <CMD> set_clock_transition 0.025 wclk2x
[04/09 21:10:09     68s] <CMD> set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
[04/09 21:10:09     68s] <CMD> set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
[04/09 21:10:09     68s] <CMD> group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
[04/09 21:10:09     68s] <CMD> group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
[04/09 21:10:09     68s] <CMD> set_input_delay 0.1 wdata_in* -clock wclk
[04/09 21:10:09     68s] <CMD> set_output_delay -0.5 rdata* -clock rclk
[04/09 21:10:09     68s] <CMD> setDontUse *DELLN* true
[04/09 21:10:09     68s] 
[04/09 21:10:09     68s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:10:09     68s] 
[04/09 21:10:09     68s] TimeStamp Deleting Cell Server End ...
[04/09 21:10:09     68s] <CMD> createBasicPathGroups -expanded
[04/09 21:10:09     68s] Created reg2reg path group
[04/09 21:10:09     68s] Effort level <high> specified for reg2reg path_group
[04/09 21:10:10     68s] <CMD> saveDesign fifo1_sram_floorplan.innovus
[04/09 21:10:10     69s] #% Begin save design ... (date=04/09 21:10:10, mem=1206.7M)
[04/09 21:10:10     69s] % Begin Save ccopt configuration ... (date=04/09 21:10:10, mem=1206.7M)
[04/09 21:10:10     69s] % End Save ccopt configuration ... (date=04/09 21:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.7M, current mem=1207.7M)
[04/09 21:10:10     69s] % Begin Save netlist data ... (date=04/09 21:10:10, mem=1207.7M)
[04/09 21:10:10     69s] Writing Binary DB to fifo1_sram_floorplan.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/09 21:10:10     69s] % End Save netlist data ... (date=04/09 21:10:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.8M, current mem=1207.8M)
[04/09 21:10:10     69s] Saving symbol-table file ...
[04/09 21:10:10     69s] Saving congestion map file fifo1_sram_floorplan.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/09 21:10:11     69s] % Begin Save AAE data ... (date=04/09 21:10:11, mem=1208.6M)
[04/09 21:10:11     69s] Saving AAE Data ...
[04/09 21:10:11     69s] % End Save AAE data ... (date=04/09 21:10:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.6M, current mem=1208.6M)
[04/09 21:10:11     69s] Saving preference file fifo1_sram_floorplan.innovus.dat/gui.pref.tcl ...
[04/09 21:10:11     69s] Saving mode setting ...
[04/09 21:10:11     69s] Saving global file ...
[04/09 21:10:12     69s] % Begin Save floorplan data ... (date=04/09 21:10:12, mem=1210.1M)
[04/09 21:10:12     69s] Saving floorplan file ...
[04/09 21:10:12     69s] % End Save floorplan data ... (date=04/09 21:10:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.1M, current mem=1211.1M)
[04/09 21:10:13     69s] Saving Drc markers ...
[04/09 21:10:13     69s] ... No Drc file written since there is no markers found.
[04/09 21:10:13     69s] % Begin Save placement data ... (date=04/09 21:10:13, mem=1211.4M)
[04/09 21:10:13     69s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 21:10:13     69s] Save Adaptive View Pruning View Names to Binary file
[04/09 21:10:13     69s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1487.3M) ***
[04/09 21:10:13     69s] % End Save placement data ... (date=04/09 21:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1211.5M, current mem=1211.5M)
[04/09 21:10:13     69s] % Begin Save routing data ... (date=04/09 21:10:13, mem=1211.5M)
[04/09 21:10:13     69s] Saving route file ...
[04/09 21:10:13     69s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1484.3M) ***
[04/09 21:10:13     69s] % End Save routing data ... (date=04/09 21:10:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1211.6M, current mem=1211.6M)
[04/09 21:10:13     69s] Saving property file fifo1_sram_floorplan.innovus.dat/fifo1_sram.prop
[04/09 21:10:13     69s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1487.3M) ***
[04/09 21:10:13     69s] % Begin Save power constraints data ... (date=04/09 21:10:13, mem=1212.2M)
[04/09 21:10:13     69s] % End Save power constraints data ... (date=04/09 21:10:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1212.2M, current mem=1212.2M)
[04/09 21:10:14     70s] Generated self-contained design fifo1_sram_floorplan.innovus.dat
[04/09 21:10:15     70s] #% End save design ... (date=04/09 21:10:14, total cpu=0:00:01.4, real=0:00:05.0, peak res=1215.1M, current mem=1215.1M)
[04/09 21:10:15     70s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 21:10:15     70s] 
[04/09 21:10:15     70s] <CMD> setOptMode -usefulSkew false
[04/09 21:10:15     70s] <CMD> setOptMode -usefulSkewCCOpt none
[04/09 21:10:15     70s] <CMD> setOptMode -usefulSkewPostRoute false
[04/09 21:10:15     70s] <CMD> setOptMode -usefulSkewPreCTS false
[04/09 21:10:15     70s] <CMD> place_opt_design
[04/09 21:10:15     70s] **INFO: User settings:
[04/09 21:10:15     70s] setDelayCalMode -engine          aae
[04/09 21:10:15     70s] setOptMode -usefulSkew           false
[04/09 21:10:15     70s] setOptMode -usefulSkewCCOpt      none
[04/09 21:10:15     70s] setOptMode -usefulSkewPostRoute  false
[04/09 21:10:15     70s] setOptMode -usefulSkewPreCTS     false
[04/09 21:10:15     70s] setAnalysisMode -analysisType    bcwc
[04/09 21:10:15     70s] 
[04/09 21:10:15     70s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:10.5/0:02:12.7 (0.5), mem = 1516.6M
[04/09 21:10:15     70s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/09 21:10:15     70s] *** Starting GigaPlace ***
[04/09 21:10:15     70s] #optDebug: fT-E <X 2 3 1 0>
[04/09 21:10:15     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:1516.6M, EPOCH TIME: 1712722215.074370
[04/09 21:10:15     70s] # Init pin-track-align, new floorplan.
[04/09 21:10:15     70s] Processing tracks to init pin-track alignment.
[04/09 21:10:15     70s] z: 2, totalTracks: 1
[04/09 21:10:15     70s] z: 4, totalTracks: 1
[04/09 21:10:15     70s] z: 6, totalTracks: 1
[04/09 21:10:15     70s] z: 8, totalTracks: 1
[04/09 21:10:15     71s] #spOpts: N=32 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:15     71s] All LLGs are deleted
[04/09 21:10:15     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:15     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:15     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1535.6M, EPOCH TIME: 1712722215.868646
[04/09 21:10:15     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:1535.6M, EPOCH TIME: 1712722215.872483
[04/09 21:10:15     71s] # Building fifo1_sram llgBox search-tree.
[04/09 21:10:15     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1535.6M, EPOCH TIME: 1712722215.874132
[04/09 21:10:15     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:15     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:15     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1535.6M, EPOCH TIME: 1712722215.874827
[04/09 21:10:15     71s] Max number of tech site patterns supported in site array is 256.
[04/09 21:10:15     71s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[04/09 21:10:15     71s] Type 'man IMPSP-362' for more detail.
[04/09 21:10:15     71s] Core basic site is unit
[04/09 21:10:15     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1536.6M, EPOCH TIME: 1712722215.919862
[04/09 21:10:15     71s] After signature check, allow fast init is false, keep pre-filter is false.
[04/09 21:10:15     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 21:10:15     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.006, MEM:1536.6M, EPOCH TIME: 1712722215.926202
[04/09 21:10:15     71s] Use non-trimmed site array because memory saving is not enough.
[04/09 21:10:15     71s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:10:15     71s] SiteArray: use 16,465,920 bytes
[04/09 21:10:15     71s] SiteArray: current memory after site array memory allocation 1552.3M
[04/09 21:10:15     71s] SiteArray: FP blocked sites are writable
[04/09 21:10:15     71s] Estimated cell power/ground rail width = 0.209 um
[04/09 21:10:15     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:10:15     71s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1552.3M, EPOCH TIME: 1712722215.972844
[04/09 21:10:16     71s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.120, MEM:1552.3M, EPOCH TIME: 1712722216.093057
[04/09 21:10:16     71s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:10:16     71s] Atter site array init, number of instance map data is 0.
[04/09 21:10:16     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.220, REAL:0.256, MEM:1552.3M, EPOCH TIME: 1712722216.130372
[04/09 21:10:16     71s] 
[04/09 21:10:16     71s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:16     71s] OPERPROF:     Starting CMU at level 3, MEM:1553.3M, EPOCH TIME: 1712722216.147315
[04/09 21:10:16     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1553.3M, EPOCH TIME: 1712722216.149630
[04/09 21:10:16     71s] 
[04/09 21:10:16     71s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:16     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.282, MEM:1553.3M, EPOCH TIME: 1712722216.156257
[04/09 21:10:16     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1553.3M, EPOCH TIME: 1712722216.156511
[04/09 21:10:16     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1553.3M, EPOCH TIME: 1712722216.156724
[04/09 21:10:16     71s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=1553.3MB).
[04/09 21:10:16     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.090, REAL:1.120, MEM:1553.3M, EPOCH TIME: 1712722216.194364
[04/09 21:10:16     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1553.3M, EPOCH TIME: 1712722216.194545
[04/09 21:10:16     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:16     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:16     71s] All LLGs are deleted
[04/09 21:10:16     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:16     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:16     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1553.3M, EPOCH TIME: 1712722216.207448
[04/09 21:10:16     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1553.3M, EPOCH TIME: 1712722216.208555
[04/09 21:10:16     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.019, MEM:1553.3M, EPOCH TIME: 1712722216.213375
[04/09 21:10:16     71s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.6/0:02:13.9 (0.5), mem = 1553.3M
[04/09 21:10:16     71s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 21:10:16     71s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 96, percentage of missing scan cell = 0.00% (0 / 96)
[04/09 21:10:16     71s] no activity file in design. spp won't run.
[04/09 21:10:16     71s] #Start colorize_geometry on Tue Apr  9 21:10:16 2024
[04/09 21:10:16     71s] #
[04/09 21:10:16     71s] ### Time Record (colorize_geometry) is installed.
[04/09 21:10:16     71s] ### Time Record (Pre Callback) is installed.
[04/09 21:10:16     71s] ### Time Record (Pre Callback) is uninstalled.
[04/09 21:10:16     71s] ### Time Record (DB Import) is installed.
[04/09 21:10:16     71s] #create default rule from bind_ndr_rule rule=0x7f4ba33b39d0 0x7f4b7e884018
[04/09 21:10:20     76s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=153833075 placement=325772909 pin_access=1 inst_pattern=1
[04/09 21:10:20     76s] ### Time Record (DB Import) is uninstalled.
[04/09 21:10:20     76s] ### Time Record (DB Export) is installed.
[04/09 21:10:20     76s] Extracting standard cell pins and blockage ...... 
[04/09 21:10:21     76s] Pin and blockage extraction finished
[04/09 21:10:21     76s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=153833075 placement=325772909 pin_access=1 inst_pattern=1
[04/09 21:10:21     76s] ### Time Record (DB Export) is uninstalled.
[04/09 21:10:21     76s] ### Time Record (Post Callback) is installed.
[04/09 21:10:21     76s] ### Time Record (Post Callback) is uninstalled.
[04/09 21:10:21     76s] #
[04/09 21:10:21     76s] #colorize_geometry statistics:
[04/09 21:10:21     76s] #Cpu time = 00:00:05
[04/09 21:10:21     76s] #Elapsed time = 00:00:05
[04/09 21:10:21     76s] #Increased memory = 116.16 (MB)
[04/09 21:10:21     76s] #Total memory = 1370.48 (MB)
[04/09 21:10:21     76s] #Peak memory = 1371.39 (MB)
[04/09 21:10:21     76s] #Number of warnings = 0
[04/09 21:10:21     76s] #Total number of warnings = 0
[04/09 21:10:21     76s] #Number of fails = 0
[04/09 21:10:21     76s] #Total number of fails = 0
[04/09 21:10:21     76s] #Complete colorize_geometry on Tue Apr  9 21:10:21 2024
[04/09 21:10:21     76s] #
[04/09 21:10:21     76s] ### Time Record (colorize_geometry) is uninstalled.
[04/09 21:10:21     76s] ### 
[04/09 21:10:21     76s] ###   Scalability Statistics
[04/09 21:10:21     76s] ### 
[04/09 21:10:21     76s] ### ------------------------+----------------+----------------+----------------+
[04/09 21:10:21     76s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/09 21:10:21     76s] ### ------------------------+----------------+----------------+----------------+
[04/09 21:10:21     76s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/09 21:10:21     76s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/09 21:10:21     76s] ###   DB Import             |        00:00:04|        00:00:05|             1.0|
[04/09 21:10:21     76s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/09 21:10:21     76s] ###   Entire Command        |        00:00:05|        00:00:05|             1.0|
[04/09 21:10:21     76s] ### ------------------------+----------------+----------------+----------------+
[04/09 21:10:21     76s] ### 
[04/09 21:10:21     76s] {MMLU 0 0 464}
[04/09 21:10:21     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1665.5M
[04/09 21:10:21     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1665.5M
[04/09 21:10:21     76s] *** Start deleteBufferTree ***
[04/09 21:10:21     76s] Info: Detect buffers to remove automatically.
[04/09 21:10:21     76s] Analyzing netlist ...
[04/09 21:10:21     76s] Updating netlist
[04/09 21:10:21     76s] 
[04/09 21:10:21     76s] *summary: 1 instances (buffers/inverters) removed
[04/09 21:10:21     76s] *** Finish deleteBufferTree (0:00:00.2) ***
[04/09 21:10:21     76s] Info: 1 threads available for lower-level modules during optimization.
[04/09 21:10:21     76s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1695.9M, EPOCH TIME: 1712722221.353569
[04/09 21:10:21     76s] Deleted 0 physical inst  (cell - / prefix -).
[04/09 21:10:21     76s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1695.9M, EPOCH TIME: 1712722221.353889
[04/09 21:10:21     76s] INFO: #ExclusiveGroups=0
[04/09 21:10:21     76s] INFO: There are no Exclusive Groups.
[04/09 21:10:21     76s] No user-set net weight.
[04/09 21:10:21     76s] Net fanout histogram:
[04/09 21:10:21     76s] 2		: 160 (60.4%) nets
[04/09 21:10:21     76s] 3		: 43 (16.2%) nets
[04/09 21:10:21     76s] 4     -	14	: 58 (21.9%) nets
[04/09 21:10:21     76s] 15    -	39	: 0 (0.0%) nets
[04/09 21:10:21     76s] 40    -	79	: 4 (1.5%) nets
[04/09 21:10:21     76s] 80    -	159	: 0 (0.0%) nets
[04/09 21:10:21     76s] 160   -	319	: 0 (0.0%) nets
[04/09 21:10:21     76s] 320   -	639	: 0 (0.0%) nets
[04/09 21:10:21     76s] 640   -	1279	: 0 (0.0%) nets
[04/09 21:10:21     76s] 1280  -	2559	: 0 (0.0%) nets
[04/09 21:10:21     76s] 2560  -	5119	: 0 (0.0%) nets
[04/09 21:10:21     76s] 5120+		: 0 (0.0%) nets
[04/09 21:10:21     76s] no activity file in design. spp won't run.
[04/09 21:10:21     76s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/09 21:10:21     76s] Scan chains were not defined.
[04/09 21:10:21     76s] Processing tracks to init pin-track alignment.
[04/09 21:10:21     76s] z: 2, totalTracks: 1
[04/09 21:10:21     76s] z: 4, totalTracks: 1
[04/09 21:10:21     76s] z: 6, totalTracks: 1
[04/09 21:10:21     76s] z: 8, totalTracks: 1
[04/09 21:10:21     76s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:21     76s] All LLGs are deleted
[04/09 21:10:21     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:21     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:21     76s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1695.9M, EPOCH TIME: 1712722221.366718
[04/09 21:10:21     76s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1695.9M, EPOCH TIME: 1712722221.367822
[04/09 21:10:21     76s] #std cell=211 (0 fixed + 211 movable) #buf cell=0 #inv cell=11 #block=8 (0 floating + 8 preplaced)
[04/09 21:10:21     76s] #ioInst=25 #net=265 #term=1086 #term/net=4.10, #fixedIo=25, #floatIo=0, #fixedPin=15, #floatPin=0
[04/09 21:10:21     76s] stdCell: 211 single + 0 double + 0 multi
[04/09 21:10:21     76s] Total standard cell length = 0.6015 (mm), area = 0.0010 (mm^2)
[04/09 21:10:21     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1695.9M, EPOCH TIME: 1712722221.370196
[04/09 21:10:21     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:21     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:21     76s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1695.9M, EPOCH TIME: 1712722221.370819
[04/09 21:10:21     76s] Max number of tech site patterns supported in site array is 256.
[04/09 21:10:21     76s] Core basic site is unit
[04/09 21:10:21     76s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1695.9M, EPOCH TIME: 1712722221.418276
[04/09 21:10:21     76s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:10:21     76s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/09 21:10:21     76s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:1695.9M, EPOCH TIME: 1712722221.425476
[04/09 21:10:21     76s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:10:21     76s] SiteArray: use 16,465,920 bytes
[04/09 21:10:21     76s] SiteArray: current memory after site array memory allocation 1695.9M
[04/09 21:10:21     76s] SiteArray: FP blocked sites are writable
[04/09 21:10:21     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:10:21     76s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1695.9M, EPOCH TIME: 1712722221.470881
[04/09 21:10:21     76s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.067, MEM:1695.9M, EPOCH TIME: 1712722221.537833
[04/09 21:10:21     76s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:10:21     76s] Atter site array init, number of instance map data is 0.
[04/09 21:10:21     76s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.190, REAL:0.192, MEM:1695.9M, EPOCH TIME: 1712722221.562926
[04/09 21:10:21     76s] 
[04/09 21:10:21     76s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:21     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.220, REAL:0.216, MEM:1695.9M, EPOCH TIME: 1712722221.586360
[04/09 21:10:21     76s] 
[04/09 21:10:21     76s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:21     76s] Average module density = 0.002.
[04/09 21:10:21     76s] Density for the design = 0.002.
[04/09 21:10:21     76s]        = stdcell_area 3957 sites (1006 um^2) / alloc_area 1809930 sites (459983 um^2).
[04/09 21:10:21     76s] Pin Density = 0.0003422.
[04/09 21:10:21     76s]             = total # of pins 1086 / total area 3173656.
[04/09 21:10:21     76s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1695.9M, EPOCH TIME: 1712722221.632025
[04/09 21:10:21     76s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.020, REAL:0.016, MEM:1695.9M, EPOCH TIME: 1712722221.648000
[04/09 21:10:21     76s] OPERPROF: Starting pre-place ADS at level 1, MEM:1695.9M, EPOCH TIME: 1712722221.653411
[04/09 21:10:21     77s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1695.9M, EPOCH TIME: 1712722221.728409
[04/09 21:10:21     77s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1695.9M, EPOCH TIME: 1712722221.728745
[04/09 21:10:21     77s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.001, MEM:1695.9M, EPOCH TIME: 1712722221.729801
[04/09 21:10:21     77s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1695.9M, EPOCH TIME: 1712722221.729979
[04/09 21:10:21     77s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1695.9M, EPOCH TIME: 1712722221.730124
[04/09 21:10:21     77s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.021, MEM:1695.9M, EPOCH TIME: 1712722221.751118
[04/09 21:10:21     77s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1695.9M, EPOCH TIME: 1712722221.751502
[04/09 21:10:21     77s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.010, MEM:1695.9M, EPOCH TIME: 1712722221.761679
[04/09 21:10:21     77s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.032, MEM:1695.9M, EPOCH TIME: 1712722221.762205
[04/09 21:10:21     77s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.038, MEM:1695.9M, EPOCH TIME: 1712722221.766348
[04/09 21:10:21     77s] ADSU 0.002 -> 0.002. site 1809930.000 -> 1800986.700. GS 13.376
[04/09 21:10:21     77s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.170, REAL:0.172, MEM:1695.9M, EPOCH TIME: 1712722221.824998
[04/09 21:10:21     77s] OPERPROF: Starting spMPad at level 1, MEM:1670.9M, EPOCH TIME: 1712722221.829743
[04/09 21:10:21     77s] OPERPROF:   Starting spContextMPad at level 2, MEM:1670.9M, EPOCH TIME: 1712722221.830088
[04/09 21:10:21     77s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1670.9M, EPOCH TIME: 1712722221.830339
[04/09 21:10:21     77s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1670.9M, EPOCH TIME: 1712722221.830618
[04/09 21:10:21     77s] Initial padding reaches pin density 0.385 for top
[04/09 21:10:21     77s] InitPadU 0.002 -> 0.002 for top
[04/09 21:10:21     77s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1672.4M, EPOCH TIME: 1712722221.967576
[04/09 21:10:22     77s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.070, REAL:0.074, MEM:1676.4M, EPOCH TIME: 1712722222.041540
[04/09 21:10:22     77s] === lastAutoLevel = 10 
[04/09 21:10:22     77s] OPERPROF: Starting spInitNetWt at level 1, MEM:1676.4M, EPOCH TIME: 1712722222.050830
[04/09 21:10:22     77s] no activity file in design. spp won't run.
[04/09 21:10:22     77s] [spp] 0
[04/09 21:10:22     77s] [adp] 0:1:1:3
[04/09 21:10:22     77s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1676.4M, EPOCH TIME: 1712722222.051311
[04/09 21:10:22     77s] Clock gating cells determined by native netlist tracing.
[04/09 21:10:22     77s] no activity file in design. spp won't run.
[04/09 21:10:22     77s] no activity file in design. spp won't run.
[04/09 21:10:22     77s] OPERPROF: Starting npMain at level 1, MEM:1676.4M, EPOCH TIME: 1712722222.051943
[04/09 21:10:23     77s] OPERPROF:   Starting npPlace at level 2, MEM:1676.4M, EPOCH TIME: 1712722223.062069
[04/09 21:10:23     77s] Iteration  1: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
[04/09 21:10:23     77s]               Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
[04/09 21:10:23     77s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1696.4M
[04/09 21:10:23     77s] Iteration  2: Total net bbox = 3.382e+04 (1.24e+04 2.14e+04)
[04/09 21:10:23     77s]               Est.  stn bbox = 4.184e+04 (1.56e+04 2.63e+04)
[04/09 21:10:23     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1696.4M
[04/09 21:10:23     77s] OPERPROF:     Starting InitSKP at level 3, MEM:1697.4M, EPOCH TIME: 1712722223.389380
[04/09 21:10:23     77s] 
[04/09 21:10:23     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:10:23     77s] TLC MultiMap info (StdDelay):
[04/09 21:10:23     77s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:10:23     77s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:10:23     77s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:10:23     77s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:10:23     77s]  Setting StdDelay to: 13.3ps
[04/09 21:10:23     77s] 
[04/09 21:10:23     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:10:23     77s] 
[04/09 21:10:23     77s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:10:23     77s] 
[04/09 21:10:23     77s] TimeStamp Deleting Cell Server End ...
[04/09 21:10:23     77s] 
[04/09 21:10:23     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:10:23     77s] TLC MultiMap info (StdDelay):
[04/09 21:10:23     77s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:10:23     77s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:10:23     77s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:10:23     77s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:10:23     77s]  Setting StdDelay to: 13.3ps
[04/09 21:10:23     77s] 
[04/09 21:10:23     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:10:24     78s] 
[04/09 21:10:24     78s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:10:24     78s] 
[04/09 21:10:24     78s] TimeStamp Deleting Cell Server End ...
[04/09 21:10:24     78s] 
[04/09 21:10:24     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:10:24     78s] TLC MultiMap info (StdDelay):
[04/09 21:10:24     78s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:10:24     78s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:10:24     78s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:10:24     78s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:10:24     78s]  Setting StdDelay to: 13.3ps
[04/09 21:10:24     78s] 
[04/09 21:10:24     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:10:25     79s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:02.0)***
[04/09 21:10:25     79s] OPERPROF:     Finished InitSKP at level 3, CPU:2.260, REAL:2.265, MEM:1763.9M, EPOCH TIME: 1712722225.654718
[04/09 21:10:25     80s] exp_mt_sequential is set from setPlaceMode option to 1
[04/09 21:10:25     80s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/09 21:10:25     80s] place_exp_mt_interval set to default 32
[04/09 21:10:25     80s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/09 21:10:25     80s] Iteration  3: Total net bbox = 2.366e+04 (1.02e+04 1.34e+04)
[04/09 21:10:25     80s]               Est.  stn bbox = 3.234e+04 (1.37e+04 1.87e+04)
[04/09 21:10:25     80s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1744.3M
[04/09 21:10:25     80s] Iteration  4: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
[04/09 21:10:25     80s]               Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
[04/09 21:10:25     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
[04/09 21:10:25     80s] Iteration  5: Total net bbox = 2.322e+04 (1.01e+04 1.32e+04)
[04/09 21:10:25     80s]               Est.  stn bbox = 3.188e+04 (1.35e+04 1.84e+04)
[04/09 21:10:25     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
[04/09 21:10:25     80s] OPERPROF:   Finished npPlace at level 2, CPU:2.740, REAL:2.744, MEM:1744.3M, EPOCH TIME: 1712722225.805894
[04/09 21:10:25     80s] OPERPROF: Finished npMain at level 1, CPU:2.760, REAL:3.756, MEM:1744.3M, EPOCH TIME: 1712722225.808300
[04/09 21:10:25     80s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.3M, EPOCH TIME: 1712722225.860535
[04/09 21:10:25     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:25     80s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1744.3M, EPOCH TIME: 1712722225.861286
[04/09 21:10:25     80s] OPERPROF: Starting npMain at level 1, MEM:1744.3M, EPOCH TIME: 1712722225.861565
[04/09 21:10:25     80s] OPERPROF:   Starting npPlace at level 2, MEM:1744.3M, EPOCH TIME: 1712722225.865040
[04/09 21:10:26     80s] Iteration  6: Total net bbox = 2.275e+04 (9.84e+03 1.29e+04)
[04/09 21:10:26     80s]               Est.  stn bbox = 3.135e+04 (1.33e+04 1.81e+04)
[04/09 21:10:26     80s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1744.3M
[04/09 21:10:26     80s] OPERPROF:   Finished npPlace at level 2, CPU:0.330, REAL:0.330, MEM:1744.3M, EPOCH TIME: 1712722226.194717
[04/09 21:10:26     80s] OPERPROF: Finished npMain at level 1, CPU:0.340, REAL:0.336, MEM:1744.3M, EPOCH TIME: 1712722226.197230
[04/09 21:10:26     80s] Iteration  7: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
[04/09 21:10:26     80s]               Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
[04/09 21:10:26     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
[04/09 21:10:26     80s] Iteration  8: Total net bbox = 3.133e+04 (1.25e+04 1.88e+04)
[04/09 21:10:26     80s]               Est.  stn bbox = 4.223e+04 (1.66e+04 2.56e+04)
[04/09 21:10:26     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1744.3M
[04/09 21:10:26     80s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.3M, EPOCH TIME: 1712722226.237184
[04/09 21:10:26     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:26     80s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1744.3M, EPOCH TIME: 1712722226.237832
[04/09 21:10:26     80s] OPERPROF: Starting npMain at level 1, MEM:1744.3M, EPOCH TIME: 1712722226.238127
[04/09 21:10:26     80s] OPERPROF:   Starting npPlace at level 2, MEM:1744.3M, EPOCH TIME: 1712722226.241707
[04/09 21:10:26     80s] OPERPROF:   Finished npPlace at level 2, CPU:0.320, REAL:0.327, MEM:1744.3M, EPOCH TIME: 1712722226.569074
[04/09 21:10:26     80s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.333, MEM:1744.3M, EPOCH TIME: 1712722226.571613
[04/09 21:10:26     80s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1744.3M, EPOCH TIME: 1712722226.572037
[04/09 21:10:26     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:26     80s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1744.3M, EPOCH TIME: 1712722226.572352
[04/09 21:10:26     80s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1744.3M, EPOCH TIME: 1712722226.572528
[04/09 21:10:26     80s] Starting Early Global Route rough congestion estimation: mem = 1744.3M
[04/09 21:10:26     80s] (I)      ======================= Layers ========================
[04/09 21:10:26     80s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:26     80s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:26     80s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:26     80s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:26     80s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:26     80s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:26     80s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:26     80s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:26     80s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:26     80s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:26     80s] (I)      Started Import and model ( Curr Mem: 1744.32 MB )
[04/09 21:10:26     80s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:26     80s] (I)      == Non-default Options ==
[04/09 21:10:26     80s] (I)      Print mode                                         : 2
[04/09 21:10:26     80s] (I)      Stop if highly congested                           : false
[04/09 21:10:26     80s] (I)      Maximum routing layer                              : 10
[04/09 21:10:26     80s] (I)      Assign partition pins                              : false
[04/09 21:10:26     80s] (I)      Support large GCell                                : true
[04/09 21:10:26     80s] (I)      Number of threads                                  : 1
[04/09 21:10:26     80s] (I)      Number of rows per GCell                           : 17
[04/09 21:10:26     80s] (I)      Max num rows per GCell                             : 32
[04/09 21:10:26     80s] (I)      Method to set GCell size                           : row
[04/09 21:10:26     80s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:26     80s] (I)      Use row-based GCell size
[04/09 21:10:26     80s] (I)      Use row-based GCell align
[04/09 21:10:26     80s] (I)      layer 0 area = 10000
[04/09 21:10:26     80s] (I)      layer 1 area = 16000
[04/09 21:10:26     80s] (I)      layer 2 area = 16000
[04/09 21:10:26     80s] (I)      layer 3 area = 16000
[04/09 21:10:26     80s] (I)      layer 4 area = 16000
[04/09 21:10:26     80s] (I)      layer 5 area = 16000
[04/09 21:10:26     80s] (I)      layer 6 area = 16000
[04/09 21:10:26     80s] (I)      layer 7 area = 16000
[04/09 21:10:26     80s] (I)      layer 8 area = 55000
[04/09 21:10:26     80s] (I)      layer 9 area = 4000000
[04/09 21:10:26     80s] (I)      GCell unit size   : 1672
[04/09 21:10:26     80s] (I)      GCell multiplier  : 17
[04/09 21:10:26     80s] (I)      GCell row height  : 1672
[04/09 21:10:26     80s] (I)      Actual row height : 1672
[04/09 21:10:26     80s] (I)      GCell align ref   : 310032 310032
[04/09 21:10:26     80s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:26     80s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:26     80s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:26     80s] (I)      ============== Default via ===============
[04/09 21:10:26     80s] (I)      +---+------------------+-----------------+
[04/09 21:10:26     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:26     80s] (I)      +---+------------------+-----------------+
[04/09 21:10:26     80s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:26     80s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:26     80s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:26     80s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:26     80s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:26     80s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:26     80s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:26     80s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:26     80s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:26     80s] (I)      +---+------------------+-----------------+
[04/09 21:10:26     80s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:26     80s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:26     80s] [NR-eGR] Read 0 other shapes
[04/09 21:10:26     80s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:26     80s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:26     80s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:26     80s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:26     80s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:26     80s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:26     80s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:26     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:26     80s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:26     80s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 21:10:26     80s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:26     80s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:26     80s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:26     80s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:26     80s] (I)      Number of ignored nets                =      0
[04/09 21:10:26     80s] (I)      Number of connected nets              =      0
[04/09 21:10:26     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:26     80s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:26     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:26     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:26     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:26     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:26     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:26     80s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:26     80s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:26     80s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:26     80s] (I)      Ndr track 0 does not exist
[04/09 21:10:26     80s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:26     80s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:26     80s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:10:26     80s] (I)      Site width          :   152  (dbu)
[04/09 21:10:26     80s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:26     80s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:26     80s] (I)      GCell width         : 28424  (dbu)
[04/09 21:10:26     80s] (I)      GCell height        : 28424  (dbu)
[04/09 21:10:26     80s] (I)      Grid                :    43    43    10
[04/09 21:10:26     80s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:26     80s] (I)      Vertical capacity   :     0 28424     0 28424     0 28424     0 28424     0 28424
[04/09 21:10:26     80s] (I)      Horizontal capacity :     0     0 28424     0 28424     0 28424     0 28424     0
[04/09 21:10:26     80s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:26     80s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:26     80s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:26     80s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:26     80s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:26     80s] (I)      Num tracks per GCell: 284.24 187.00 93.50 93.50 46.75 46.75 23.38 23.38 11.69  5.84
[04/09 21:10:26     80s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:26     80s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:26     80s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:26     80s] (I)      --------------------------------------------------------
[04/09 21:10:26     80s] 
[04/09 21:10:26     80s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:26     80s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 21:10:26     80s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:26     80s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:26     80s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:26     80s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:26     80s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:26     80s] [NR-eGR] ========================================
[04/09 21:10:26     80s] [NR-eGR] 
[04/09 21:10:26     80s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:26     80s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:26     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:26     80s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:26     80s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:26     80s] (I)      |     2 |  339485 |   123825 |        36.47% |
[04/09 21:10:26     80s] (I)      |     3 |  169721 |    57378 |        33.81% |
[04/09 21:10:26     80s] (I)      |     4 |  169721 |    28453 |        16.76% |
[04/09 21:10:26     80s] (I)      |     5 |   84839 |    12028 |        14.18% |
[04/09 21:10:26     80s] (I)      |     6 |   84839 |     2969 |         3.50% |
[04/09 21:10:26     80s] (I)      |     7 |   42398 |     2571 |         6.06% |
[04/09 21:10:26     80s] (I)      |     8 |   42398 |     2350 |         5.54% |
[04/09 21:10:26     80s] (I)      |     9 |   21199 |       80 |         0.38% |
[04/09 21:10:26     80s] (I)      |    10 |   10578 |      732 |         6.92% |
[04/09 21:10:26     80s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:26     80s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1744.32 MB )
[04/09 21:10:26     80s] (I)      Reset routing kernel
[04/09 21:10:26     80s] (I)      numLocalWires=954  numGlobalNetBranches=272  numLocalNetBranches=205
[04/09 21:10:26     80s] (I)      totalPins=1056  totalGlobalPin=425 (40.25%)
[04/09 21:10:26     80s] (I)      total 2D Cap : 805811 = (265151 H, 540660 V)
[04/09 21:10:26     80s] (I)      
[04/09 21:10:26     80s] (I)      ============  Phase 1a Route ============
[04/09 21:10:26     80s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:26     80s] (I)      Usage: 1133 = (461 H, 672 V) = (0.17% H, 0.12% V) = (1.310e+04um H, 1.910e+04um V)
[04/09 21:10:26     80s] (I)      
[04/09 21:10:26     80s] (I)      ============  Phase 1b Route ============
[04/09 21:10:26     80s] (I)      Usage: 1133 = (461 H, 672 V) = (0.17% H, 0.12% V) = (1.310e+04um H, 1.910e+04um V)
[04/09 21:10:26     80s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/09 21:10:26     80s] 
[04/09 21:10:26     80s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 21:10:26     80s] Finished Early Global Route rough congestion estimation: mem = 1744.3M
[04/09 21:10:26     80s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.110, MEM:1744.3M, EPOCH TIME: 1712722226.682210
[04/09 21:10:26     80s] earlyGlobalRoute rough estimation gcell size 17 row height
[04/09 21:10:26     80s] OPERPROF: Starting CDPad at level 1, MEM:1744.3M, EPOCH TIME: 1712722226.682534
[04/09 21:10:26     81s] CDPadU 0.002 -> 0.002. R=0.002, N=211, GS=28.424
[04/09 21:10:26     81s] OPERPROF: Finished CDPad at level 1, CPU:0.180, REAL:0.178, MEM:1744.3M, EPOCH TIME: 1712722226.860496
[04/09 21:10:26     81s] OPERPROF: Starting npMain at level 1, MEM:1744.3M, EPOCH TIME: 1712722226.861336
[04/09 21:10:26     81s] OPERPROF:   Starting npPlace at level 2, MEM:1744.3M, EPOCH TIME: 1712722226.864339
[04/09 21:10:27     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.187, MEM:1745.7M, EPOCH TIME: 1712722227.051564
[04/09 21:10:27     81s] OPERPROF: Finished npMain at level 1, CPU:0.180, REAL:0.193, MEM:1745.7M, EPOCH TIME: 1712722227.054173
[04/09 21:10:27     81s] Global placement CDP skipped at cutLevel 9.
[04/09 21:10:27     81s] Iteration  9: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
[04/09 21:10:27     81s]               Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
[04/09 21:10:27     81s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1745.7M
[04/09 21:10:27     81s] Iteration 10: Total net bbox = 3.124e+04 (1.25e+04 1.87e+04)
[04/09 21:10:27     81s]               Est.  stn bbox = 4.211e+04 (1.66e+04 2.55e+04)
[04/09 21:10:27     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1745.7M
[04/09 21:10:27     81s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1745.7M, EPOCH TIME: 1712722227.089427
[04/09 21:10:27     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:27     81s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1745.7M, EPOCH TIME: 1712722227.089919
[04/09 21:10:27     81s] OPERPROF: Starting npMain at level 1, MEM:1745.7M, EPOCH TIME: 1712722227.090133
[04/09 21:10:27     81s] OPERPROF:   Starting npPlace at level 2, MEM:1745.7M, EPOCH TIME: 1712722227.093108
[04/09 21:10:27     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.350, REAL:0.348, MEM:1745.7M, EPOCH TIME: 1712722227.441161
[04/09 21:10:27     81s] OPERPROF: Finished npMain at level 1, CPU:0.360, REAL:0.354, MEM:1745.7M, EPOCH TIME: 1712722227.443997
[04/09 21:10:27     81s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1745.7M, EPOCH TIME: 1712722227.444496
[04/09 21:10:27     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:27     81s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1745.7M, EPOCH TIME: 1712722227.444869
[04/09 21:10:27     81s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1745.7M, EPOCH TIME: 1712722227.445039
[04/09 21:10:27     81s] Starting Early Global Route rough congestion estimation: mem = 1745.7M
[04/09 21:10:27     81s] (I)      ======================= Layers ========================
[04/09 21:10:27     81s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:27     81s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:27     81s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:27     81s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:27     81s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:27     81s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:27     81s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:27     81s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:27     81s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:27     81s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:27     81s] (I)      Started Import and model ( Curr Mem: 1745.73 MB )
[04/09 21:10:27     81s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:27     81s] (I)      == Non-default Options ==
[04/09 21:10:27     81s] (I)      Print mode                                         : 2
[04/09 21:10:27     81s] (I)      Stop if highly congested                           : false
[04/09 21:10:27     81s] (I)      Maximum routing layer                              : 10
[04/09 21:10:27     81s] (I)      Assign partition pins                              : false
[04/09 21:10:27     81s] (I)      Support large GCell                                : true
[04/09 21:10:27     81s] (I)      Number of threads                                  : 1
[04/09 21:10:27     81s] (I)      Number of rows per GCell                           : 9
[04/09 21:10:27     81s] (I)      Max num rows per GCell                             : 32
[04/09 21:10:27     81s] (I)      Method to set GCell size                           : row
[04/09 21:10:27     81s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:27     81s] (I)      Use row-based GCell size
[04/09 21:10:27     81s] (I)      Use row-based GCell align
[04/09 21:10:27     81s] (I)      layer 0 area = 10000
[04/09 21:10:27     81s] (I)      layer 1 area = 16000
[04/09 21:10:27     81s] (I)      layer 2 area = 16000
[04/09 21:10:27     81s] (I)      layer 3 area = 16000
[04/09 21:10:27     81s] (I)      layer 4 area = 16000
[04/09 21:10:27     81s] (I)      layer 5 area = 16000
[04/09 21:10:27     81s] (I)      layer 6 area = 16000
[04/09 21:10:27     81s] (I)      layer 7 area = 16000
[04/09 21:10:27     81s] (I)      layer 8 area = 55000
[04/09 21:10:27     81s] (I)      layer 9 area = 4000000
[04/09 21:10:27     81s] (I)      GCell unit size   : 1672
[04/09 21:10:27     81s] (I)      GCell multiplier  : 9
[04/09 21:10:27     81s] (I)      GCell row height  : 1672
[04/09 21:10:27     81s] (I)      Actual row height : 1672
[04/09 21:10:27     81s] (I)      GCell align ref   : 310032 310032
[04/09 21:10:27     81s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:27     81s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:27     81s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:27     81s] (I)      ============== Default via ===============
[04/09 21:10:27     81s] (I)      +---+------------------+-----------------+
[04/09 21:10:27     81s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:27     81s] (I)      +---+------------------+-----------------+
[04/09 21:10:27     81s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:27     81s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:27     81s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:27     81s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:27     81s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:27     81s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:27     81s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:27     81s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:27     81s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:27     81s] (I)      +---+------------------+-----------------+
[04/09 21:10:27     81s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:27     81s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:27     81s] [NR-eGR] Read 0 other shapes
[04/09 21:10:27     81s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:27     81s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:27     81s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:27     81s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:27     81s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:27     81s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:27     81s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:27     81s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:27     81s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:27     81s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 21:10:27     81s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:27     81s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:27     81s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:27     81s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:27     81s] (I)      Number of ignored nets                =      0
[04/09 21:10:27     81s] (I)      Number of connected nets              =      0
[04/09 21:10:27     81s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:27     81s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:27     81s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:27     81s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:27     81s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:27     81s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:27     81s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:27     81s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:27     81s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:27     81s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:27     81s] (I)      Ndr track 0 does not exist
[04/09 21:10:27     81s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:27     81s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:27     81s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:10:27     81s] (I)      Site width          :   152  (dbu)
[04/09 21:10:27     81s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:27     81s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:27     81s] (I)      GCell width         : 15048  (dbu)
[04/09 21:10:27     81s] (I)      GCell height        : 15048  (dbu)
[04/09 21:10:27     81s] (I)      Grid                :    80    80    10
[04/09 21:10:27     81s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:27     81s] (I)      Vertical capacity   :     0 15048     0 15048     0 15048     0 15048     0 15048
[04/09 21:10:27     81s] (I)      Horizontal capacity :     0     0 15048     0 15048     0 15048     0 15048     0
[04/09 21:10:27     81s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:27     81s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:27     81s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:27     81s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:27     81s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:27     81s] (I)      Num tracks per GCell: 150.48 99.00 49.50 49.50 24.75 24.75 12.38 12.38  6.19  3.09
[04/09 21:10:27     81s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:27     81s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:27     81s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:27     81s] (I)      --------------------------------------------------------
[04/09 21:10:27     81s] 
[04/09 21:10:27     81s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:27     81s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 21:10:27     81s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:27     81s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:27     81s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:27     81s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:27     81s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:27     81s] [NR-eGR] ========================================
[04/09 21:10:27     81s] [NR-eGR] 
[04/09 21:10:27     81s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:27     81s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:27     81s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:27     81s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:27     81s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:27     81s] (I)      |     2 |  631600 |   202887 |        32.12% |
[04/09 21:10:27     81s] (I)      |     3 |  315760 |    97273 |        30.81% |
[04/09 21:10:27     81s] (I)      |     4 |  315760 |    35837 |        11.35% |
[04/09 21:10:27     81s] (I)      |     5 |  157840 |    17392 |        11.02% |
[04/09 21:10:27     81s] (I)      |     6 |  157840 |     4723 |         2.99% |
[04/09 21:10:27     81s] (I)      |     7 |   78880 |     4366 |         5.53% |
[04/09 21:10:27     81s] (I)      |     8 |   78880 |     3913 |         4.96% |
[04/09 21:10:27     81s] (I)      |     9 |   39440 |       90 |         0.23% |
[04/09 21:10:27     81s] (I)      |    10 |   19680 |     1230 |         6.25% |
[04/09 21:10:27     81s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:27     81s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1745.73 MB )
[04/09 21:10:27     81s] (I)      Reset routing kernel
[04/09 21:10:27     81s] (I)      numLocalWires=791  numGlobalNetBranches=236  numLocalNetBranches=164
[04/09 21:10:27     81s] (I)      totalPins=1056  totalGlobalPin=535 (50.66%)
[04/09 21:10:27     81s] (I)      total 2D Cap : 1500300 = (493630 H, 1006670 V)
[04/09 21:10:27     81s] (I)      
[04/09 21:10:27     81s] (I)      ============  Phase 1a Route ============
[04/09 21:10:27     81s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:27     81s] (I)      Usage: 2183 = (913 H, 1270 V) = (0.18% H, 0.13% V) = (1.374e+04um H, 1.911e+04um V)
[04/09 21:10:27     81s] (I)      
[04/09 21:10:27     81s] (I)      ============  Phase 1b Route ============
[04/09 21:10:27     81s] (I)      Usage: 2183 = (913 H, 1270 V) = (0.18% H, 0.13% V) = (1.374e+04um H, 1.911e+04um V)
[04/09 21:10:27     81s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/09 21:10:27     81s] 
[04/09 21:10:27     81s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 21:10:27     81s] Finished Early Global Route rough congestion estimation: mem = 1745.7M
[04/09 21:10:27     81s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.110, REAL:0.113, MEM:1745.7M, EPOCH TIME: 1712722227.558423
[04/09 21:10:27     81s] earlyGlobalRoute rough estimation gcell size 9 row height
[04/09 21:10:27     81s] OPERPROF: Starting CDPad at level 1, MEM:1745.7M, EPOCH TIME: 1712722227.558762
[04/09 21:10:27     82s] CDPadU 0.002 -> 0.003. R=0.002, N=211, GS=15.048
[04/09 21:10:27     82s] OPERPROF: Finished CDPad at level 1, CPU:0.210, REAL:0.214, MEM:1745.7M, EPOCH TIME: 1712722227.772426
[04/09 21:10:27     82s] OPERPROF: Starting npMain at level 1, MEM:1745.7M, EPOCH TIME: 1712722227.773483
[04/09 21:10:27     82s] OPERPROF:   Starting npPlace at level 2, MEM:1745.7M, EPOCH TIME: 1712722227.777618
[04/09 21:10:27     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.220, REAL:0.213, MEM:1747.1M, EPOCH TIME: 1712722227.990441
[04/09 21:10:27     82s] OPERPROF: Finished npMain at level 1, CPU:0.230, REAL:0.220, MEM:1747.1M, EPOCH TIME: 1712722227.992984
[04/09 21:10:27     82s] Global placement CDP skipped at cutLevel 11.
[04/09 21:10:27     82s] Iteration 11: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
[04/09 21:10:27     82s]               Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
[04/09 21:10:27     82s]               cpu = 0:00:00.9 real = 0:00:00.0 mem = 1747.1M
[04/09 21:10:28     82s] Iteration 12: Total net bbox = 3.136e+04 (1.26e+04 1.87e+04)
[04/09 21:10:28     82s]               Est.  stn bbox = 4.225e+04 (1.67e+04 2.55e+04)
[04/09 21:10:28     82s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1747.1M
[04/09 21:10:28     82s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1747.1M, EPOCH TIME: 1712722228.035994
[04/09 21:10:28     82s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:28     82s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1747.1M, EPOCH TIME: 1712722228.036555
[04/09 21:10:28     82s] OPERPROF: Starting npMain at level 1, MEM:1747.1M, EPOCH TIME: 1712722228.036775
[04/09 21:10:28     82s] OPERPROF:   Starting npPlace at level 2, MEM:1747.1M, EPOCH TIME: 1712722228.040070
[04/09 21:10:28     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.500, REAL:0.517, MEM:1747.1M, EPOCH TIME: 1712722228.557273
[04/09 21:10:28     82s] OPERPROF: Finished npMain at level 1, CPU:0.520, REAL:0.523, MEM:1747.1M, EPOCH TIME: 1712722228.559711
[04/09 21:10:28     82s] Legalizing MH Cells... 0 / 0 (level 7)
[04/09 21:10:28     82s] No instances found in the vector
[04/09 21:10:28     82s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1747.1M, DRC: 0)
[04/09 21:10:28     82s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:10:28     82s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1747.1M, EPOCH TIME: 1712722228.560660
[04/09 21:10:28     82s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:28     82s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1747.1M, EPOCH TIME: 1712722228.560960
[04/09 21:10:28     82s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1747.1M, EPOCH TIME: 1712722228.561119
[04/09 21:10:28     82s] Starting Early Global Route rough congestion estimation: mem = 1747.1M
[04/09 21:10:28     82s] (I)      ======================= Layers ========================
[04/09 21:10:28     82s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:28     82s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:28     82s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:28     82s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:28     82s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:28     82s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:28     82s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:28     82s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:28     82s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:28     82s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:28     82s] (I)      Started Import and model ( Curr Mem: 1747.15 MB )
[04/09 21:10:28     82s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:28     82s] (I)      == Non-default Options ==
[04/09 21:10:28     82s] (I)      Print mode                                         : 2
[04/09 21:10:28     82s] (I)      Stop if highly congested                           : false
[04/09 21:10:28     82s] (I)      Maximum routing layer                              : 10
[04/09 21:10:28     82s] (I)      Assign partition pins                              : false
[04/09 21:10:28     82s] (I)      Support large GCell                                : true
[04/09 21:10:28     82s] (I)      Number of threads                                  : 1
[04/09 21:10:28     82s] (I)      Number of rows per GCell                           : 5
[04/09 21:10:28     82s] (I)      Max num rows per GCell                             : 32
[04/09 21:10:28     82s] (I)      Method to set GCell size                           : row
[04/09 21:10:28     82s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:28     82s] (I)      Use row-based GCell size
[04/09 21:10:28     82s] (I)      Use row-based GCell align
[04/09 21:10:28     82s] (I)      layer 0 area = 10000
[04/09 21:10:28     82s] (I)      layer 1 area = 16000
[04/09 21:10:28     82s] (I)      layer 2 area = 16000
[04/09 21:10:28     82s] (I)      layer 3 area = 16000
[04/09 21:10:28     82s] (I)      layer 4 area = 16000
[04/09 21:10:28     82s] (I)      layer 5 area = 16000
[04/09 21:10:28     82s] (I)      layer 6 area = 16000
[04/09 21:10:28     82s] (I)      layer 7 area = 16000
[04/09 21:10:28     82s] (I)      layer 8 area = 55000
[04/09 21:10:28     82s] (I)      layer 9 area = 4000000
[04/09 21:10:28     82s] (I)      GCell unit size   : 1672
[04/09 21:10:28     82s] (I)      GCell multiplier  : 5
[04/09 21:10:28     82s] (I)      GCell row height  : 1672
[04/09 21:10:28     82s] (I)      Actual row height : 1672
[04/09 21:10:28     82s] (I)      GCell align ref   : 310032 310032
[04/09 21:10:28     82s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:28     82s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:28     82s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:28     82s] (I)      ============== Default via ===============
[04/09 21:10:28     82s] (I)      +---+------------------+-----------------+
[04/09 21:10:28     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:28     82s] (I)      +---+------------------+-----------------+
[04/09 21:10:28     82s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:28     82s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:28     82s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:28     82s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:28     82s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:28     82s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:28     82s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:28     82s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:28     82s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:28     82s] (I)      +---+------------------+-----------------+
[04/09 21:10:28     82s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:28     82s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:28     82s] [NR-eGR] Read 0 other shapes
[04/09 21:10:28     82s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:28     82s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:28     82s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:28     82s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:28     82s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:28     82s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:28     82s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:28     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:28     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:28     82s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 21:10:28     82s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:28     82s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:28     82s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:28     82s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:28     82s] (I)      Number of ignored nets                =      0
[04/09 21:10:28     82s] (I)      Number of connected nets              =      0
[04/09 21:10:28     82s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:28     82s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:28     82s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:28     82s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:28     82s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:28     82s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:28     82s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:28     82s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:28     82s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:28     82s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:28     82s] (I)      Ndr track 0 does not exist
[04/09 21:10:28     82s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:28     82s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:28     82s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:10:28     82s] (I)      Site width          :   152  (dbu)
[04/09 21:10:28     82s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:28     82s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:28     82s] (I)      GCell width         :  8360  (dbu)
[04/09 21:10:28     82s] (I)      GCell height        :  8360  (dbu)
[04/09 21:10:28     82s] (I)      Grid                :   144   144    10
[04/09 21:10:28     82s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:28     82s] (I)      Vertical capacity   :     0  8360     0  8360     0  8360     0  8360     0  8360
[04/09 21:10:28     82s] (I)      Horizontal capacity :     0     0  8360     0  8360     0  8360     0  8360     0
[04/09 21:10:28     82s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:28     82s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:28     82s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:28     82s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:28     82s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:28     82s] (I)      Num tracks per GCell: 83.60 55.00 27.50 27.50 13.75 13.75  6.88  6.88  3.44  1.72
[04/09 21:10:28     82s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:28     82s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:28     82s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:28     82s] (I)      --------------------------------------------------------
[04/09 21:10:28     82s] 
[04/09 21:10:28     82s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:28     82s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 21:10:28     82s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:28     82s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:28     82s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:28     82s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:28     82s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:28     82s] [NR-eGR] ========================================
[04/09 21:10:28     82s] [NR-eGR] 
[04/09 21:10:28     82s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:28     82s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:28     82s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:28     82s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:28     82s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:28     82s] (I)      |     2 | 1136880 |   347426 |        30.56% |
[04/09 21:10:28     82s] (I)      |     3 |  568368 |   164300 |        28.91% |
[04/09 21:10:28     82s] (I)      |     4 |  568368 |    54727 |         9.63% |
[04/09 21:10:28     82s] (I)      |     5 |  284112 |    25077 |         8.83% |
[04/09 21:10:28     82s] (I)      |     6 |  284112 |     6732 |         2.37% |
[04/09 21:10:28     82s] (I)      |     7 |  141984 |     6764 |         4.76% |
[04/09 21:10:28     82s] (I)      |     8 |  141984 |     6119 |         4.31% |
[04/09 21:10:28     82s] (I)      |     9 |   70992 |      110 |         0.15% |
[04/09 21:10:28     82s] (I)      |    10 |   35424 |     1986 |         5.61% |
[04/09 21:10:28     82s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:28     82s] (I)      Finished Import and model ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1747.15 MB )
[04/09 21:10:28     82s] (I)      Reset routing kernel
[04/09 21:10:28     82s] (I)      numLocalWires=599  numGlobalNetBranches=226  numLocalNetBranches=78
[04/09 21:10:28     82s] (I)      totalPins=1056  totalGlobalPin=686 (64.96%)
[04/09 21:10:28     82s] (I)      total 2D Cap : 2703854 = (890172 H, 1813682 V)
[04/09 21:10:28     82s] (I)      
[04/09 21:10:28     82s] (I)      ============  Phase 1a Route ============
[04/09 21:10:28     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:28     82s] (I)      Usage: 3956 = (1713 H, 2243 V) = (0.19% H, 0.12% V) = (1.432e+04um H, 1.875e+04um V)
[04/09 21:10:28     82s] (I)      
[04/09 21:10:28     82s] (I)      ============  Phase 1b Route ============
[04/09 21:10:28     82s] (I)      Usage: 3956 = (1713 H, 2243 V) = (0.19% H, 0.12% V) = (1.432e+04um H, 1.875e+04um V)
[04/09 21:10:28     82s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/09 21:10:28     82s] 
[04/09 21:10:28     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/09 21:10:28     82s] Finished Early Global Route rough congestion estimation: mem = 1747.1M
[04/09 21:10:28     82s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.135, MEM:1747.1M, EPOCH TIME: 1712722228.695974
[04/09 21:10:28     82s] earlyGlobalRoute rough estimation gcell size 5 row height
[04/09 21:10:28     82s] OPERPROF: Starting CDPad at level 1, MEM:1747.1M, EPOCH TIME: 1712722228.696267
[04/09 21:10:28     83s] CDPadU 0.003 -> 0.003. R=0.002, N=211, GS=8.360
[04/09 21:10:28     83s] OPERPROF: Finished CDPad at level 1, CPU:0.240, REAL:0.232, MEM:1747.1M, EPOCH TIME: 1712722228.928615
[04/09 21:10:28     83s] OPERPROF: Starting npMain at level 1, MEM:1747.1M, EPOCH TIME: 1712722228.929536
[04/09 21:10:28     83s] OPERPROF:   Starting npPlace at level 2, MEM:1747.1M, EPOCH TIME: 1712722228.932817
[04/09 21:10:29     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.200, REAL:0.198, MEM:1751.1M, EPOCH TIME: 1712722229.130396
[04/09 21:10:29     83s] OPERPROF: Finished npMain at level 1, CPU:0.200, REAL:0.204, MEM:1751.1M, EPOCH TIME: 1712722229.133070
[04/09 21:10:29     83s] Global placement CDP skipped at cutLevel 13.
[04/09 21:10:29     83s] Iteration 13: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
[04/09 21:10:29     83s]               Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
[04/09 21:10:29     83s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 1751.1M
[04/09 21:10:29     83s] Iteration 14: Total net bbox = 3.174e+04 (1.28e+04 1.90e+04)
[04/09 21:10:29     83s]               Est.  stn bbox = 4.265e+04 (1.69e+04 2.58e+04)
[04/09 21:10:29     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1751.1M
[04/09 21:10:29     83s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1751.1M, EPOCH TIME: 1712722229.181957
[04/09 21:10:29     83s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:29     83s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1751.1M, EPOCH TIME: 1712722229.182558
[04/09 21:10:29     83s] OPERPROF: Starting npMain at level 1, MEM:1751.1M, EPOCH TIME: 1712722229.182849
[04/09 21:10:29     83s] OPERPROF:   Starting npPlace at level 2, MEM:1751.1M, EPOCH TIME: 1712722229.186212
[04/09 21:10:29     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.450, REAL:0.453, MEM:1752.6M, EPOCH TIME: 1712722229.639488
[04/09 21:10:29     83s] OPERPROF: Finished npMain at level 1, CPU:0.460, REAL:0.461, MEM:1752.6M, EPOCH TIME: 1712722229.644102
[04/09 21:10:29     83s] Legalizing MH Cells... 0 / 0 (level 8)
[04/09 21:10:29     83s] No instances found in the vector
[04/09 21:10:29     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1752.6M, DRC: 0)
[04/09 21:10:29     83s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:10:29     83s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1752.6M, EPOCH TIME: 1712722229.646128
[04/09 21:10:29     83s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:29     83s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1752.6M, EPOCH TIME: 1712722229.646780
[04/09 21:10:29     83s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1752.6M, EPOCH TIME: 1712722229.647045
[04/09 21:10:29     83s] Starting Early Global Route rough congestion estimation: mem = 1752.6M
[04/09 21:10:29     83s] (I)      ======================= Layers ========================
[04/09 21:10:29     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:29     83s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:29     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:29     83s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:29     83s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:29     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:29     83s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:29     83s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:29     83s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:29     83s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:29     83s] (I)      Started Import and model ( Curr Mem: 1752.56 MB )
[04/09 21:10:29     83s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:29     83s] (I)      == Non-default Options ==
[04/09 21:10:29     83s] (I)      Print mode                                         : 2
[04/09 21:10:29     83s] (I)      Stop if highly congested                           : false
[04/09 21:10:29     83s] (I)      Maximum routing layer                              : 10
[04/09 21:10:29     83s] (I)      Assign partition pins                              : false
[04/09 21:10:29     83s] (I)      Support large GCell                                : true
[04/09 21:10:29     83s] (I)      Number of threads                                  : 1
[04/09 21:10:29     83s] (I)      Number of rows per GCell                           : 3
[04/09 21:10:29     83s] (I)      Max num rows per GCell                             : 32
[04/09 21:10:29     83s] (I)      Method to set GCell size                           : row
[04/09 21:10:29     83s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:29     83s] (I)      Use row-based GCell size
[04/09 21:10:29     83s] (I)      Use row-based GCell align
[04/09 21:10:29     83s] (I)      layer 0 area = 10000
[04/09 21:10:29     83s] (I)      layer 1 area = 16000
[04/09 21:10:29     83s] (I)      layer 2 area = 16000
[04/09 21:10:29     83s] (I)      layer 3 area = 16000
[04/09 21:10:29     83s] (I)      layer 4 area = 16000
[04/09 21:10:29     83s] (I)      layer 5 area = 16000
[04/09 21:10:29     83s] (I)      layer 6 area = 16000
[04/09 21:10:29     83s] (I)      layer 7 area = 16000
[04/09 21:10:29     83s] (I)      layer 8 area = 55000
[04/09 21:10:29     83s] (I)      layer 9 area = 4000000
[04/09 21:10:29     83s] (I)      GCell unit size   : 1672
[04/09 21:10:29     83s] (I)      GCell multiplier  : 3
[04/09 21:10:29     83s] (I)      GCell row height  : 1672
[04/09 21:10:29     83s] (I)      Actual row height : 1672
[04/09 21:10:29     83s] (I)      GCell align ref   : 310032 310032
[04/09 21:10:29     83s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:29     83s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:29     83s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:29     83s] (I)      ============== Default via ===============
[04/09 21:10:29     83s] (I)      +---+------------------+-----------------+
[04/09 21:10:29     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:29     83s] (I)      +---+------------------+-----------------+
[04/09 21:10:29     83s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:29     83s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:29     83s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:29     83s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:29     83s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:29     83s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:29     83s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:29     83s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:29     83s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:29     83s] (I)      +---+------------------+-----------------+
[04/09 21:10:29     84s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:29     84s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:29     84s] [NR-eGR] Read 0 other shapes
[04/09 21:10:29     84s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:29     84s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:29     84s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:29     84s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:29     84s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:29     84s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:29     84s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:29     84s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:29     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:29     84s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 21:10:29     84s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:29     84s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:29     84s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:29     84s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:29     84s] (I)      Number of ignored nets                =      0
[04/09 21:10:29     84s] (I)      Number of connected nets              =      0
[04/09 21:10:29     84s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:29     84s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:29     84s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:29     84s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:29     84s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:29     84s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:29     84s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:29     84s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:29     84s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:29     84s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:29     84s] (I)      Ndr track 0 does not exist
[04/09 21:10:29     84s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:29     84s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:29     84s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:10:29     84s] (I)      Site width          :   152  (dbu)
[04/09 21:10:29     84s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:29     84s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:29     84s] (I)      GCell width         :  5016  (dbu)
[04/09 21:10:29     84s] (I)      GCell height        :  5016  (dbu)
[04/09 21:10:29     84s] (I)      Grid                :   240   240    10
[04/09 21:10:29     84s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:29     84s] (I)      Vertical capacity   :     0  5016     0  5016     0  5016     0  5016     0  5016
[04/09 21:10:29     84s] (I)      Horizontal capacity :     0     0  5016     0  5016     0  5016     0  5016     0
[04/09 21:10:29     84s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:29     84s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:29     84s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:29     84s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:29     84s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:29     84s] (I)      Num tracks per GCell: 50.16 33.00 16.50 16.50  8.25  8.25  4.12  4.12  2.06  1.03
[04/09 21:10:29     84s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:29     84s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:29     84s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:29     84s] (I)      --------------------------------------------------------
[04/09 21:10:29     84s] 
[04/09 21:10:29     84s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:29     84s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 21:10:29     84s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:29     84s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:29     84s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:29     84s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:29     84s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:29     84s] [NR-eGR] ========================================
[04/09 21:10:29     84s] [NR-eGR] 
[04/09 21:10:29     84s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:29     84s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:29     84s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:29     84s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:29     84s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:29     84s] (I)      |     2 | 1894800 |   545754 |        28.80% |
[04/09 21:10:29     84s] (I)      |     3 |  947280 |   261886 |        27.65% |
[04/09 21:10:29     84s] (I)      |     4 |  947280 |    75662 |         7.99% |
[04/09 21:10:29     84s] (I)      |     5 |  473520 |    36047 |         7.61% |
[04/09 21:10:29     84s] (I)      |     6 |  473520 |     9355 |         1.98% |
[04/09 21:10:29     84s] (I)      |     7 |  236640 |    10378 |         4.39% |
[04/09 21:10:29     84s] (I)      |     8 |  236640 |     9819 |         4.15% |
[04/09 21:10:29     84s] (I)      |     9 |  118320 |      120 |         0.10% |
[04/09 21:10:29     84s] (I)      |    10 |   59040 |     3210 |         5.44% |
[04/09 21:10:29     84s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:29     84s] (I)      Finished Import and model ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1752.56 MB )
[04/09 21:10:29     84s] (I)      Reset routing kernel
[04/09 21:10:29     84s] (I)      numLocalWires=382  numGlobalNetBranches=142  numLocalNetBranches=50
[04/09 21:10:29     84s] (I)      totalPins=1056  totalGlobalPin=824 (78.03%)
[04/09 21:10:29     84s] (I)      total 2D Cap : 4511488 = (1486194 H, 3025294 V)
[04/09 21:10:29     84s] (I)      
[04/09 21:10:29     84s] (I)      ============  Phase 1a Route ============
[04/09 21:10:29     84s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:29     84s] (I)      Usage: 6617 = (2834 H, 3783 V) = (0.19% H, 0.13% V) = (1.422e+04um H, 1.898e+04um V)
[04/09 21:10:29     84s] (I)      
[04/09 21:10:29     84s] (I)      ============  Phase 1b Route ============
[04/09 21:10:29     84s] (I)      Usage: 6652 = (2854 H, 3798 V) = (0.19% H, 0.13% V) = (1.432e+04um H, 1.905e+04um V)
[04/09 21:10:29     84s] (I)      eGR overflow: 0.00% H + 0.03% V
[04/09 21:10:29     84s] 
[04/09 21:10:29     84s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[04/09 21:10:29     84s] Finished Early Global Route rough congestion estimation: mem = 1752.6M
[04/09 21:10:29     84s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.220, REAL:0.213, MEM:1752.6M, EPOCH TIME: 1712722229.860418
[04/09 21:10:29     84s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/09 21:10:29     84s] OPERPROF: Starting CDPad at level 1, MEM:1752.6M, EPOCH TIME: 1712722229.860804
[04/09 21:10:30     84s] CDPadU 0.003 -> 0.003. R=0.002, N=211, GS=5.016
[04/09 21:10:30     84s] OPERPROF: Finished CDPad at level 1, CPU:0.370, REAL:0.343, MEM:1752.6M, EPOCH TIME: 1712722230.203954
[04/09 21:10:30     84s] OPERPROF: Starting npMain at level 1, MEM:1752.6M, EPOCH TIME: 1712722230.204922
[04/09 21:10:30     84s] OPERPROF:   Starting npPlace at level 2, MEM:1752.6M, EPOCH TIME: 1712722230.208315
[04/09 21:10:30     84s] OPERPROF:   Finished npPlace at level 2, CPU:0.240, REAL:0.240, MEM:1759.1M, EPOCH TIME: 1712722230.448500
[04/09 21:10:30     84s] OPERPROF: Finished npMain at level 1, CPU:0.240, REAL:0.247, MEM:1759.1M, EPOCH TIME: 1712722230.451592
[04/09 21:10:30     84s] Global placement CDP skipped at cutLevel 15.
[04/09 21:10:30     84s] Iteration 15: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
[04/09 21:10:30     84s]               Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
[04/09 21:10:30     84s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1759.1M
[04/09 21:10:30     84s] Iteration 16: Total net bbox = 3.184e+04 (1.28e+04 1.90e+04)
[04/09 21:10:30     84s]               Est.  stn bbox = 4.277e+04 (1.69e+04 2.58e+04)
[04/09 21:10:30     84s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1759.1M
[04/09 21:10:30     84s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1759.1M, EPOCH TIME: 1712722230.511638
[04/09 21:10:30     84s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:10:30     84s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1759.1M, EPOCH TIME: 1712722230.512206
[04/09 21:10:30     84s] Legalizing MH Cells... 0 / 0 (level 10)
[04/09 21:10:30     84s] No instances found in the vector
[04/09 21:10:30     84s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1759.1M, DRC: 0)
[04/09 21:10:30     84s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:10:30     84s] OPERPROF: Starting npMain at level 1, MEM:1759.1M, EPOCH TIME: 1712722230.512746
[04/09 21:10:30     84s] OPERPROF:   Starting npPlace at level 2, MEM:1759.1M, EPOCH TIME: 1712722230.516124
[04/09 21:10:31     85s] GP RA stats: MHOnly 0 nrInst 211 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/09 21:10:32     86s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1756.1M, EPOCH TIME: 1712722232.368704
[04/09 21:10:32     86s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.070, REAL:0.070, MEM:1768.1M, EPOCH TIME: 1712722232.439058
[04/09 21:10:32     86s] OPERPROF:   Finished npPlace at level 2, CPU:1.920, REAL:1.924, MEM:1768.1M, EPOCH TIME: 1712722232.439916
[04/09 21:10:32     86s] OPERPROF: Finished npMain at level 1, CPU:1.920, REAL:1.930, MEM:1768.1M, EPOCH TIME: 1712722232.442885
[04/09 21:10:32     86s] Iteration 17: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
[04/09 21:10:32     86s]               Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
[04/09 21:10:32     86s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1768.1M
[04/09 21:10:32     86s] [adp] clock
[04/09 21:10:32     86s] [adp] weight, nr nets, wire length
[04/09 21:10:32     86s] [adp]      0        6  1736.675000
[04/09 21:10:32     86s] [adp] data
[04/09 21:10:32     86s] [adp] weight, nr nets, wire length
[04/09 21:10:32     86s] [adp]      0      267  30569.941000
[04/09 21:10:32     86s] [adp] 0.000000|0.000000|0.000000
[04/09 21:10:32     86s] Iteration 18: Total net bbox = 3.204e+04 (1.29e+04 1.92e+04)
[04/09 21:10:32     86s]               Est.  stn bbox = 4.299e+04 (1.70e+04 2.60e+04)
[04/09 21:10:32     86s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1768.1M
[04/09 21:10:32     86s] Clear WL Bound Manager after Global Placement... 
[04/09 21:10:32     86s] Finished Global Placement (cpu=0:00:09.4, real=0:00:10.0, mem=1768.1M)
[04/09 21:10:32     86s] Keep Tdgp Graph and DB for later use
[04/09 21:10:32     86s] Info: 3 clock gating cells identified, 0 (on average) moved 0/10
[04/09 21:10:32     86s] Saved padding area to DB
[04/09 21:10:32     86s] All LLGs are deleted
[04/09 21:10:32     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:32     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1768.1M, EPOCH TIME: 1712722232.462568
[04/09 21:10:32     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1768.1M, EPOCH TIME: 1712722232.463610
[04/09 21:10:32     86s] Solver runtime cpu: 0:00:02.0 real: 0:00:02.0
[04/09 21:10:32     86s] Core Placement runtime cpu: 0:00:07.5 real: 0:00:08.0
[04/09 21:10:32     86s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 21:10:32     86s] Type 'man IMPSP-9025' for more detail.
[04/09 21:10:32     86s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1768.1M, EPOCH TIME: 1712722232.470398
[04/09 21:10:32     86s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1768.1M, EPOCH TIME: 1712722232.470792
[04/09 21:10:32     86s] Processing tracks to init pin-track alignment.
[04/09 21:10:32     86s] z: 2, totalTracks: 1
[04/09 21:10:32     86s] z: 4, totalTracks: 1
[04/09 21:10:32     86s] z: 6, totalTracks: 1
[04/09 21:10:32     86s] z: 8, totalTracks: 1
[04/09 21:10:32     86s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:32     86s] All LLGs are deleted
[04/09 21:10:32     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     86s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1768.1M, EPOCH TIME: 1712722232.480924
[04/09 21:10:32     86s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1768.1M, EPOCH TIME: 1712722232.481901
[04/09 21:10:32     86s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1768.1M, EPOCH TIME: 1712722232.483379
[04/09 21:10:32     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     86s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1768.1M, EPOCH TIME: 1712722232.483945
[04/09 21:10:32     86s] Max number of tech site patterns supported in site array is 256.
[04/09 21:10:32     86s] Core basic site is unit
[04/09 21:10:32     86s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1768.1M, EPOCH TIME: 1712722232.528853
[04/09 21:10:32     86s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:10:32     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:10:32     86s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.007, MEM:1768.1M, EPOCH TIME: 1712722232.535905
[04/09 21:10:32     86s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 21:10:32     86s] SiteArray: use 7,331,840 bytes
[04/09 21:10:32     86s] SiteArray: current memory after site array memory allocation 1759.4M
[04/09 21:10:32     86s] SiteArray: FP blocked sites are writable
[04/09 21:10:32     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:10:32     86s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1759.4M, EPOCH TIME: 1712722232.566231
[04/09 21:10:32     86s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.060, REAL:0.060, MEM:1759.4M, EPOCH TIME: 1712722232.626140
[04/09 21:10:32     86s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 21:10:32     86s] Atter site array init, number of instance map data is 0.
[04/09 21:10:32     86s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.150, REAL:0.157, MEM:1759.4M, EPOCH TIME: 1712722232.640568
[04/09 21:10:32     86s] 
[04/09 21:10:32     86s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:32     86s] OPERPROF:       Starting CMU at level 4, MEM:1759.4M, EPOCH TIME: 1712722232.647201
[04/09 21:10:32     86s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1759.4M, EPOCH TIME: 1712722232.649039
[04/09 21:10:32     86s] 
[04/09 21:10:32     86s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:32     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.170, REAL:0.169, MEM:1759.4M, EPOCH TIME: 1712722232.652204
[04/09 21:10:32     86s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1759.4M, EPOCH TIME: 1712722232.652382
[04/09 21:10:32     86s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1759.4M, EPOCH TIME: 1712722232.652561
[04/09 21:10:32     86s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1759.4MB).
[04/09 21:10:32     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.190, REAL:0.196, MEM:1759.4M, EPOCH TIME: 1712722232.666825
[04/09 21:10:32     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.190, REAL:0.197, MEM:1759.4M, EPOCH TIME: 1712722232.667007
[04/09 21:10:32     86s] TDRefine: refinePlace mode is spiral
[04/09 21:10:32     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6125.1
[04/09 21:10:32     86s] OPERPROF: Starting RefinePlace at level 1, MEM:1759.4M, EPOCH TIME: 1712722232.667249
[04/09 21:10:32     86s] *** Starting refinePlace (0:01:27 mem=1759.4M) ***
[04/09 21:10:32     86s] Total net bbox length = 2.809e+04 (1.173e+04 1.636e+04) (ext = 5.138e+03)
[04/09 21:10:32     86s] 
[04/09 21:10:32     86s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:32     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:10:32     86s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1759.4M, EPOCH TIME: 1712722232.674412
[04/09 21:10:32     87s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:1759.4M, EPOCH TIME: 1712722232.675657
[04/09 21:10:32     87s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:32     87s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:32     87s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1759.4M, EPOCH TIME: 1712722232.680324
[04/09 21:10:32     87s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1759.4M, EPOCH TIME: 1712722232.681493
[04/09 21:10:32     87s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1759.4M, EPOCH TIME: 1712722232.681676
[04/09 21:10:32     87s] Starting refinePlace ...
[04/09 21:10:32     87s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:32     87s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:32     87s]   Spread Effort: high, standalone mode, useDDP on.
[04/09 21:10:32     87s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1759.4MB) @(0:01:27 - 0:01:27).
[04/09 21:10:32     87s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:10:32     87s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 21:10:32     87s] Placement tweakage begins.
[04/09 21:10:32     87s] wire length = 3.479e+04
[04/09 21:10:32     87s] wire length = 3.449e+04
[04/09 21:10:32     87s] Placement tweakage ends.
[04/09 21:10:32     87s] Move report: tweak moves 18 insts, mean move: 5.09 um, max move: 8.27 um 
[04/09 21:10:32     87s] 	Max move on inst (sync_r2w/wq1_rptr_reg_5_): (443.84, 574.19) --> (437.37, 575.99)
[04/09 21:10:32     87s] 
[04/09 21:10:32     87s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 21:10:32     87s] Move report: legalization moves 211 insts, mean move: 0.99 um, max move: 3.45 um spiral
[04/09 21:10:32     87s] 	Max move on inst (sync_w2r/rq1_wptr_reg_6_): (443.75, 577.55) --> (443.64, 574.21)
[04/09 21:10:32     87s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:10:32     87s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:10:32     87s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1775.4MB) @(0:01:27 - 0:01:27).
[04/09 21:10:32     87s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 21:10:32     87s] Move report: Detail placement moves 211 insts, mean move: 1.34 um, max move: 9.88 um 
[04/09 21:10:32     87s] 	Max move on inst (sync_w2r/rq2_wptr_reg_5_): (437.37, 575.99) --> (443.79, 572.54)
[04/09 21:10:32     87s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.4MB
[04/09 21:10:32     87s] Statistics of distance of Instance movement in refine placement:
[04/09 21:10:32     87s]   maximum (X+Y) =         9.88 um
[04/09 21:10:32     87s]   inst (sync_w2r/rq2_wptr_reg_5_) with max move: (437.365, 575.988) -> (443.792, 572.536)
[04/09 21:10:32     87s]   mean    (X+Y) =         1.34 um
[04/09 21:10:32     87s] Summary Report:
[04/09 21:10:32     87s] Instances move: 211 (out of 211 movable)
[04/09 21:10:32     87s] Instances flipped: 0
[04/09 21:10:32     87s] Mean displacement: 1.34 um
[04/09 21:10:32     87s] Max displacement: 9.88 um (Instance: sync_w2r/rq2_wptr_reg_5_) (437.365, 575.988) -> (443.792, 572.536)
[04/09 21:10:32     87s] 	Length: 28 sites, height: 1 rows, site name: unit, cell type: DFFARX1_RVT
[04/09 21:10:32     87s] Total instances moved : 211
[04/09 21:10:32     87s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.058, MEM:1775.4M, EPOCH TIME: 1712722232.739652
[04/09 21:10:32     87s] Total net bbox length = 2.790e+04 (1.147e+04 1.642e+04) (ext = 5.104e+03)
[04/09 21:10:32     87s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1775.4MB
[04/09 21:10:32     87s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1775.4MB) @(0:01:27 - 0:01:27).
[04/09 21:10:32     87s] *** Finished refinePlace (0:01:27 mem=1775.4M) ***
[04/09 21:10:32     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6125.1
[04/09 21:10:32     87s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.073, MEM:1775.4M, EPOCH TIME: 1712722232.740657
[04/09 21:10:32     87s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1775.4M, EPOCH TIME: 1712722232.740816
[04/09 21:10:32     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:570).
[04/09 21:10:32     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] All LLGs are deleted
[04/09 21:10:32     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1775.4M, EPOCH TIME: 1712722232.747142
[04/09 21:10:32     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1775.4M, EPOCH TIME: 1712722232.748112
[04/09 21:10:32     87s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1736.4M, EPOCH TIME: 1712722232.755276
[04/09 21:10:32     87s] *** Finished Initial Placement (cpu=0:00:10.4, real=0:00:11.0, mem=1736.4M) ***
[04/09 21:10:32     87s] Processing tracks to init pin-track alignment.
[04/09 21:10:32     87s] z: 2, totalTracks: 1
[04/09 21:10:32     87s] z: 4, totalTracks: 1
[04/09 21:10:32     87s] z: 6, totalTracks: 1
[04/09 21:10:32     87s] z: 8, totalTracks: 1
[04/09 21:10:32     87s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:32     87s] All LLGs are deleted
[04/09 21:10:32     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1736.4M, EPOCH TIME: 1712722232.764274
[04/09 21:10:32     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1736.4M, EPOCH TIME: 1712722232.765323
[04/09 21:10:32     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1736.4M, EPOCH TIME: 1712722232.765575
[04/09 21:10:32     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1736.4M, EPOCH TIME: 1712722232.766085
[04/09 21:10:32     87s] Max number of tech site patterns supported in site array is 256.
[04/09 21:10:32     87s] Core basic site is unit
[04/09 21:10:32     87s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1736.4M, EPOCH TIME: 1712722232.806481
[04/09 21:10:32     87s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:10:32     87s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:10:32     87s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.006, MEM:1736.4M, EPOCH TIME: 1712722232.812863
[04/09 21:10:32     87s] Fast DP-INIT is on for default
[04/09 21:10:32     87s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:10:32     87s] Atter site array init, number of instance map data is 0.
[04/09 21:10:32     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:1736.4M, EPOCH TIME: 1712722232.836469
[04/09 21:10:32     87s] 
[04/09 21:10:32     87s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:32     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.079, MEM:1736.4M, EPOCH TIME: 1712722232.845033
[04/09 21:10:32     87s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1736.4M, EPOCH TIME: 1712722232.859082
[04/09 21:10:32     87s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1736.4M, EPOCH TIME: 1712722232.862097
[04/09 21:10:32     87s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.020, REAL:0.013, MEM:1736.4M, EPOCH TIME: 1712722232.875457
[04/09 21:10:32     87s] default core: bins with density > 0.750 = 16.44 % ( 213 / 1296 )
[04/09 21:10:32     87s] Density distribution unevenness ratio = 74.733%
[04/09 21:10:32     87s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.020, REAL:0.017, MEM:1736.4M, EPOCH TIME: 1712722232.875694
[04/09 21:10:32     87s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1736.4M, EPOCH TIME: 1712722232.875840
[04/09 21:10:32     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 21:10:32     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] All LLGs are deleted
[04/09 21:10:32     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:32     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1736.4M, EPOCH TIME: 1712722232.881763
[04/09 21:10:32     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1736.4M, EPOCH TIME: 1712722232.882622
[04/09 21:10:32     87s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1736.4M, EPOCH TIME: 1712722232.886022
[04/09 21:10:32     87s] 
[04/09 21:10:32     87s] *** Start incrementalPlace ***
[04/09 21:10:32     87s] User Input Parameters:
[04/09 21:10:32     87s] - Congestion Driven    : On
[04/09 21:10:32     87s] - Timing Driven        : On
[04/09 21:10:32     87s] - Area-Violation Based : On
[04/09 21:10:32     87s] - Start Rollback Level : -5
[04/09 21:10:32     87s] - Legalized            : On
[04/09 21:10:32     87s] - Window Based         : Off
[04/09 21:10:32     87s] - eDen incr mode       : Off
[04/09 21:10:32     87s] - Small incr mode      : Off
[04/09 21:10:32     87s] 
[04/09 21:10:32     87s] No Views given, use default active views for adaptive view pruning
[04/09 21:10:32     87s] SKP will enable view:
[04/09 21:10:32     87s]   func_max_scenario
[04/09 21:10:32     87s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1736.4M, EPOCH TIME: 1712722232.900361
[04/09 21:10:32     87s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:1736.4M, EPOCH TIME: 1712722232.910096
[04/09 21:10:32     87s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1736.4M, EPOCH TIME: 1712722232.910291
[04/09 21:10:32     87s] Starting Early Global Route congestion estimation: mem = 1736.4M
[04/09 21:10:32     87s] (I)      ======================= Layers ========================
[04/09 21:10:32     87s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:32     87s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:32     87s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:32     87s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:32     87s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:32     87s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:32     87s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:32     87s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:32     87s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:32     87s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:32     87s] (I)      Started Import and model ( Curr Mem: 1736.36 MB )
[04/09 21:10:32     87s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:32     87s] (I)      == Non-default Options ==
[04/09 21:10:32     87s] (I)      Maximum routing layer                              : 10
[04/09 21:10:32     87s] (I)      Number of threads                                  : 1
[04/09 21:10:32     87s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 21:10:32     87s] (I)      Method to set GCell size                           : row
[04/09 21:10:32     87s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:32     87s] (I)      Use row-based GCell size
[04/09 21:10:32     87s] (I)      Use row-based GCell align
[04/09 21:10:32     87s] (I)      layer 0 area = 10000
[04/09 21:10:32     87s] (I)      layer 1 area = 16000
[04/09 21:10:32     87s] (I)      layer 2 area = 16000
[04/09 21:10:32     87s] (I)      layer 3 area = 16000
[04/09 21:10:32     87s] (I)      layer 4 area = 16000
[04/09 21:10:32     87s] (I)      layer 5 area = 16000
[04/09 21:10:32     87s] (I)      layer 6 area = 16000
[04/09 21:10:32     87s] (I)      layer 7 area = 16000
[04/09 21:10:32     87s] (I)      layer 8 area = 55000
[04/09 21:10:32     87s] (I)      layer 9 area = 4000000
[04/09 21:10:32     87s] (I)      GCell unit size   : 1672
[04/09 21:10:32     87s] (I)      GCell multiplier  : 1
[04/09 21:10:32     87s] (I)      GCell row height  : 1672
[04/09 21:10:32     87s] (I)      Actual row height : 1672
[04/09 21:10:32     87s] (I)      GCell align ref   : 310032 310032
[04/09 21:10:32     87s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:32     87s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:32     87s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:32     87s] (I)      ============== Default via ===============
[04/09 21:10:32     87s] (I)      +---+------------------+-----------------+
[04/09 21:10:32     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:32     87s] (I)      +---+------------------+-----------------+
[04/09 21:10:32     87s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:32     87s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:32     87s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:32     87s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:32     87s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:32     87s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:32     87s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:32     87s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:32     87s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:32     87s] (I)      +---+------------------+-----------------+
[04/09 21:10:32     87s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:32     87s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:32     87s] [NR-eGR] Read 0 other shapes
[04/09 21:10:32     87s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:32     87s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:32     87s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:32     87s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:32     87s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:32     87s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:32     87s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:32     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:32     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:32     87s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 21:10:32     87s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:33     87s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:33     87s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:33     87s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:33     87s] (I)      Number of ignored nets                =      0
[04/09 21:10:33     87s] (I)      Number of connected nets              =      0
[04/09 21:10:33     87s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:33     87s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:33     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:33     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:33     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:33     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:33     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:33     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:33     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:33     87s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:33     87s] (I)      Ndr track 0 does not exist
[04/09 21:10:33     87s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:33     87s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:33     87s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:10:33     87s] (I)      Site width          :   152  (dbu)
[04/09 21:10:33     87s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:33     87s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:33     87s] (I)      GCell width         :  1672  (dbu)
[04/09 21:10:33     87s] (I)      GCell height        :  1672  (dbu)
[04/09 21:10:33     87s] (I)      Grid                :   718   718    10
[04/09 21:10:33     87s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:33     87s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 21:10:33     87s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 21:10:33     87s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:33     87s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:33     87s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:33     87s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:33     87s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:33     87s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 21:10:33     87s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:33     87s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:33     87s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:33     87s] (I)      --------------------------------------------------------
[04/09 21:10:33     87s] 
[04/09 21:10:33     87s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:33     87s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 21:10:33     87s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:33     87s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:33     87s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:33     87s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:33     87s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:33     87s] [NR-eGR] ========================================
[04/09 21:10:33     87s] [NR-eGR] 
[04/09 21:10:33     87s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:33     87s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:33     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:33     87s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:33     87s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:33     87s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 21:10:33     87s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 21:10:33     87s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 21:10:33     87s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 21:10:33     87s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 21:10:33     87s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 21:10:33     87s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 21:10:33     87s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 21:10:33     87s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 21:10:33     87s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:33     87s] (I)      Finished Import and model ( CPU: 0.50 sec, Real: 0.51 sec, Curr Mem: 1802.33 MB )
[04/09 21:10:33     87s] (I)      Reset routing kernel
[04/09 21:10:33     87s] (I)      Started Global Routing ( Curr Mem: 1802.33 MB )
[04/09 21:10:33     87s] (I)      totalPins=1056  totalGlobalPin=1054 (99.81%)
[04/09 21:10:33     87s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 21:10:33     87s] [NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[04/09 21:10:33     87s] (I)      
[04/09 21:10:33     87s] (I)      ============  Phase 1a Route ============
[04/09 21:10:33     87s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:33     87s] (I)      Usage: 19873 = (8386 H, 11487 V) = (0.19% H, 0.13% V) = (1.402e+04um H, 1.921e+04um V)
[04/09 21:10:33     87s] (I)      
[04/09 21:10:33     87s] (I)      ============  Phase 1b Route ============
[04/09 21:10:33     88s] (I)      Usage: 19934 = (8422 H, 11512 V) = (0.19% H, 0.13% V) = (1.408e+04um H, 1.925e+04um V)
[04/09 21:10:33     88s] (I)      Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 3.332965e+04um
[04/09 21:10:33     88s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[04/09 21:10:33     88s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 21:10:33     88s] (I)      
[04/09 21:10:33     88s] (I)      ============  Phase 1c Route ============
[04/09 21:10:33     88s] (I)      Level2 Grid: 144 x 144
[04/09 21:10:33     88s] (I)      Usage: 20080 = (8456 H, 11624 V) = (0.19% H, 0.13% V) = (1.414e+04um H, 1.944e+04um V)
[04/09 21:10:33     88s] (I)      
[04/09 21:10:33     88s] (I)      ============  Phase 1d Route ============
[04/09 21:10:33     88s] (I)      Usage: 20080 = (8456 H, 11624 V) = (0.19% H, 0.13% V) = (1.414e+04um H, 1.944e+04um V)
[04/09 21:10:33     88s] (I)      
[04/09 21:10:33     88s] (I)      ============  Phase 1e Route ============
[04/09 21:10:33     88s] (I)      Usage: 20080 = (8456 H, 11624 V) = (0.19% H, 0.13% V) = (1.414e+04um H, 1.944e+04um V)
[04/09 21:10:33     88s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.357376e+04um
[04/09 21:10:33     88s] (I)      
[04/09 21:10:33     88s] (I)      ============  Phase 1l Route ============
[04/09 21:10:33     88s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 21:10:33     88s] (I)      Layer  2:    4149907      3072         2     1444663     4218203    (25.51%) 
[04/09 21:10:33     88s] (I)      Layer  3:    2088355      2891         8      708488     2122945    (25.02%) 
[04/09 21:10:33     88s] (I)      Layer  4:    2651374      2335        20      140195     2691238    ( 4.95%) 
[04/09 21:10:33     88s] (I)      Layer  5:    1328765      3298        15       67446     1348270    ( 4.76%) 
[04/09 21:10:33     88s] (I)      Layer  6:    1401384      6349       242           0     1415716    ( 0.00%) 
[04/09 21:10:33     88s] (I)      Layer  7:     681555      2375        28       16545      691313    ( 2.34%) 
[04/09 21:10:33     88s] (I)      Layer  8:     682296       423        20       24040      683818    ( 3.40%) 
[04/09 21:10:33     88s] (I)      Layer  9:     353285       172         0      111009      242921    (31.36%) 
[04/09 21:10:33     88s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 21:10:33     88s] (I)      Total:      13504823     20915       335     2631545    13472224    (16.34%) 
[04/09 21:10:33     88s] (I)      
[04/09 21:10:33     88s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 21:10:33     88s] [NR-eGR]                        OverCon           OverCon            
[04/09 21:10:33     88s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 21:10:33     88s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 21:10:33     88s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:10:33     88s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M3 ( 3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M6 ( 6)       163( 0.03%)         8( 0.00%)   ( 0.03%) 
[04/09 21:10:33     88s] [NR-eGR]      M7 ( 7)        24( 0.00%)         1( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M8 ( 8)        20( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:33     88s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:10:33     88s] [NR-eGR]        Total       248( 0.01%)         9( 0.00%)   ( 0.01%) 
[04/09 21:10:33     88s] [NR-eGR] 
[04/09 21:10:33     88s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.53 sec, Curr Mem: 1818.07 MB )
[04/09 21:10:34     88s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 21:10:34     88s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
[04/09 21:10:34     88s] Early Global Route congestion estimation runtime: 1.33 seconds, mem = 1825.9M
[04/09 21:10:34     88s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.320, REAL:1.330, MEM:1825.9M, EPOCH TIME: 1712722234.240586
[04/09 21:10:34     88s] OPERPROF: Starting HotSpotCal at level 1, MEM:1825.9M, EPOCH TIME: 1712722234.240760
[04/09 21:10:34     88s] [hotspot] +------------+---------------+---------------+
[04/09 21:10:34     88s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 21:10:34     88s] [hotspot] +------------+---------------+---------------+
[04/09 21:10:34     88s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 21:10:34     88s] [hotspot] +------------+---------------+---------------+
[04/09 21:10:34     88s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 21:10:34     88s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 21:10:34     88s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.026, MEM:1825.9M, EPOCH TIME: 1712722234.266743
[04/09 21:10:34     88s] Skipped repairing congestion.
[04/09 21:10:34     88s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1825.9M, EPOCH TIME: 1712722234.267060
[04/09 21:10:34     88s] Starting Early Global Route wiring: mem = 1825.9M
[04/09 21:10:34     88s] (I)      ============= Track Assignment ============
[04/09 21:10:34     88s] (I)      Started Track Assignment (1T) ( Curr Mem: 1825.94 MB )
[04/09 21:10:34     88s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 21:10:34     88s] (I)      Run Multi-thread track assignment
[04/09 21:10:34     88s] (I)      Finished Track Assignment (1T) ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1825.94 MB )
[04/09 21:10:34     88s] (I)      Started Export ( Curr Mem: 1825.94 MB )
[04/09 21:10:34     88s] [NR-eGR]               Length (um)  Vias 
[04/09 21:10:34     88s] [NR-eGR] --------------------------------
[04/09 21:10:34     88s] [NR-eGR]  M1    (1H)             0  1032 
[04/09 21:10:34     88s] [NR-eGR]  M2    (2V)          4696  1475 
[04/09 21:10:34     88s] [NR-eGR]  M3    (3H)          4600   739 
[04/09 21:10:34     88s] [NR-eGR]  M4    (4V)          3684   360 
[04/09 21:10:34     88s] [NR-eGR]  M5    (5H)          5402   315 
[04/09 21:10:34     88s] [NR-eGR]  M6    (6V)         10553   212 
[04/09 21:10:34     88s] [NR-eGR]  M7    (7H)          4006    40 
[04/09 21:10:34     88s] [NR-eGR]  M8    (8V)           705    10 
[04/09 21:10:34     88s] [NR-eGR]  M9    (9H)           289     0 
[04/09 21:10:34     88s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 21:10:34     88s] [NR-eGR] --------------------------------
[04/09 21:10:34     88s] [NR-eGR]        Total        33935  4183 
[04/09 21:10:34     88s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:10:34     88s] [NR-eGR] Total half perimeter of net bounding box: 28131um
[04/09 21:10:34     88s] [NR-eGR] Total length: 33935um, number of vias: 4183
[04/09 21:10:34     88s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:10:34     88s] [NR-eGR] Total eGR-routed clock nets wire length: 2343um, number of vias: 425
[04/09 21:10:34     88s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:10:34     88s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1825.94 MB )
[04/09 21:10:34     88s] Early Global Route wiring runtime: 0.18 seconds, mem = 1782.9M
[04/09 21:10:34     88s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.170, REAL:0.177, MEM:1782.9M, EPOCH TIME: 1712722234.443907
[04/09 21:10:34     88s] 0 delay mode for cte disabled.
[04/09 21:10:34     88s] SKP cleared!
[04/09 21:10:34     88s] 
[04/09 21:10:34     88s] *** Finished incrementalPlace (cpu=0:00:01.6, real=0:00:02.0)***
[04/09 21:10:34     88s] Tdgp not successfully inited but do clear! skip clearing
[04/09 21:10:34     88s] **placeDesign ... cpu = 0: 0:17, real = 0: 0:18, mem = 1764.9M **
[04/09 21:10:35     89s] AAE DB initialization (MEM=1788.84 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 21:10:35     89s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 21:10:35     89s] VSMManager cleared!
[04/09 21:10:35     89s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:18.0/0:00:19.0 (0.9), totSession cpu/real = 0:01:29.5/0:02:32.9 (0.6), mem = 1788.8M
[04/09 21:10:35     89s] 
[04/09 21:10:35     89s] =============================================================================================
[04/09 21:10:35     89s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[04/09 21:10:35     89s] =============================================================================================
[04/09 21:10:35     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:35     89s] ---------------------------------------------------------------------------------------------
[04/09 21:10:35     89s] [ CellServerInit         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[04/09 21:10:35     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:35     89s] [ TimingUpdate           ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:10:35     89s] [ MISC                   ]          0:00:18.9  (  99.4 % )     0:00:18.9 /  0:00:17.8    0.9
[04/09 21:10:35     89s] ---------------------------------------------------------------------------------------------
[04/09 21:10:35     89s]  GlobalPlace #1 TOTAL               0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:18.0    0.9
[04/09 21:10:35     89s] ---------------------------------------------------------------------------------------------
[04/09 21:10:35     89s] 
[04/09 21:10:35     89s] Enable CTE adjustment.
[04/09 21:10:35     89s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1466.4M, totSessionCpu=0:01:30 **
[04/09 21:10:35     89s] GigaOpt running with 1 threads.
[04/09 21:10:35     89s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:02:32.9 (0.6), mem = 1788.8M
[04/09 21:10:35     89s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/09 21:10:35     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:1788.8M, EPOCH TIME: 1712722235.255179
[04/09 21:10:35     89s] Processing tracks to init pin-track alignment.
[04/09 21:10:35     89s] z: 2, totalTracks: 1
[04/09 21:10:35     89s] z: 4, totalTracks: 1
[04/09 21:10:35     89s] z: 6, totalTracks: 1
[04/09 21:10:35     89s] z: 8, totalTracks: 1
[04/09 21:10:35     89s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:35     89s] All LLGs are deleted
[04/09 21:10:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1788.8M, EPOCH TIME: 1712722235.268022
[04/09 21:10:35     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1788.8M, EPOCH TIME: 1712722235.269559
[04/09 21:10:35     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1788.8M, EPOCH TIME: 1712722235.271067
[04/09 21:10:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1788.8M, EPOCH TIME: 1712722235.271749
[04/09 21:10:35     89s] Max number of tech site patterns supported in site array is 256.
[04/09 21:10:35     89s] Core basic site is unit
[04/09 21:10:35     89s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1788.8M, EPOCH TIME: 1712722235.316616
[04/09 21:10:35     89s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:10:35     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:10:35     89s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.007, MEM:1788.8M, EPOCH TIME: 1712722235.323197
[04/09 21:10:35     89s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:10:35     89s] SiteArray: use 16,465,920 bytes
[04/09 21:10:35     89s] SiteArray: current memory after site array memory allocation 1797.6M
[04/09 21:10:35     89s] SiteArray: FP blocked sites are writable
[04/09 21:10:35     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:10:35     89s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1797.6M, EPOCH TIME: 1712722235.385136
[04/09 21:10:35     89s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.061, MEM:1797.6M, EPOCH TIME: 1712722235.446271
[04/09 21:10:35     89s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:10:35     89s] Atter site array init, number of instance map data is 0.
[04/09 21:10:35     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.190, REAL:0.198, MEM:1797.6M, EPOCH TIME: 1712722235.469986
[04/09 21:10:35     89s] 
[04/09 21:10:35     89s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:35     89s] OPERPROF:     Starting CMU at level 3, MEM:1797.6M, EPOCH TIME: 1712722235.484971
[04/09 21:10:35     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1797.6M, EPOCH TIME: 1712722235.486629
[04/09 21:10:35     89s] 
[04/09 21:10:35     89s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:35     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.223, MEM:1797.6M, EPOCH TIME: 1712722235.493792
[04/09 21:10:35     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1797.6M, EPOCH TIME: 1712722235.494052
[04/09 21:10:35     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1797.6M, EPOCH TIME: 1712722235.494220
[04/09 21:10:35     89s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1797.6MB).
[04/09 21:10:35     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.273, MEM:1797.6M, EPOCH TIME: 1712722235.528255
[04/09 21:10:35     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1797.6M, EPOCH TIME: 1712722235.529043
[04/09 21:10:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:35     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.014, MEM:1797.6M, EPOCH TIME: 1712722235.542827
[04/09 21:10:35     89s] 
[04/09 21:10:35     89s] Trim Metal Layers:
[04/09 21:10:35     89s] LayerId::1 widthSet size::4
[04/09 21:10:35     89s] LayerId::2 widthSet size::4
[04/09 21:10:35     89s] LayerId::3 widthSet size::4
[04/09 21:10:35     89s] LayerId::4 widthSet size::4
[04/09 21:10:35     89s] LayerId::5 widthSet size::4
[04/09 21:10:35     89s] LayerId::6 widthSet size::4
[04/09 21:10:35     89s] LayerId::7 widthSet size::4
[04/09 21:10:35     89s] LayerId::8 widthSet size::4
[04/09 21:10:35     89s] LayerId::9 widthSet size::4
[04/09 21:10:35     89s] LayerId::10 widthSet size::2
[04/09 21:10:35     89s] Updating RC grid for preRoute extraction ...
[04/09 21:10:35     89s] eee: pegSigSF::1.070000
[04/09 21:10:35     89s] Initializing multi-corner capacitance tables ... 
[04/09 21:10:35     89s] Initializing multi-corner resistance tables ...
[04/09 21:10:35     90s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 21:10:35     90s] eee: l::2 avDens::0.021395 usedTrk::283.619796 availTrk::13256.204156 sigTrk::283.619796
[04/09 21:10:35     90s] eee: l::3 avDens::0.052271 usedTrk::295.344737 availTrk::5650.242081 sigTrk::295.344737
[04/09 21:10:35     90s] eee: l::4 avDens::0.033372 usedTrk::1930.688276 availTrk::57853.352029 sigTrk::1930.688276
[04/09 21:10:35     90s] eee: l::5 avDens::0.075798 usedTrk::2211.571231 availTrk::29177.041716 sigTrk::2211.571231
[04/09 21:10:35     90s] eee: l::6 avDens::0.075354 usedTrk::2764.349701 availTrk::36685.000000 sigTrk::2764.349701
[04/09 21:10:35     90s] eee: l::7 avDens::0.100213 usedTrk::1769.254724 availTrk::17655.000000 sigTrk::1769.254724
[04/09 21:10:35     90s] eee: l::8 avDens::0.066080 usedTrk::735.967345 availTrk::11137.500000 sigTrk::735.967345
[04/09 21:10:35     90s] eee: l::9 avDens::0.060207 usedTrk::24.007656 availTrk::398.750000 sigTrk::24.007656
[04/09 21:10:35     90s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:35     90s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:35     90s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.293203 uaWl=1.000000 uaWlH=0.726062 aWlH=0.000000 lMod=0 pMax=0.940000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 21:10:35     90s] 
[04/09 21:10:35     90s] Creating Lib Analyzer ...
[04/09 21:10:35     90s] Total number of usable buffers from Lib Analyzer: 10 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_HVT NBUFFX32_RVT)
[04/09 21:10:35     90s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_HVT IBUFFX2_RVT INVX8_HVT IBUFFX4_HVT INVX8_RVT IBUFFX4_RVT IBUFFX8_HVT IBUFFX8_RVT INVX16_HVT INVX16_RVT IBUFFX16_HVT IBUFFX16_RVT INVX32_HVT INVX32_RVT IBUFFX32_HVT IBUFFX32_RVT)
[04/09 21:10:35     90s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:10:35     90s] 
[04/09 21:10:36     90s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:37     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=1803.6M
[04/09 21:10:37     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=1803.6M
[04/09 21:10:37     91s] Creating Lib Analyzer, finished. 
[04/09 21:10:37     91s] AAE DB initialization (MEM=1803.57 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/09 21:10:37     91s] #optDebug: fT-S <1 2 3 1 0>
[04/09 21:10:37     91s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/09 21:10:37     91s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/09 21:10:37     91s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1480.6M, totSessionCpu=0:01:32 **
[04/09 21:10:37     91s] *** optDesign -preCTS ***
[04/09 21:10:37     91s] DRC Margin: user margin 0.0; extra margin 0.2
[04/09 21:10:37     91s] Setup Target Slack: user slack 0; extra slack 0.0
[04/09 21:10:37     91s] Hold Target Slack: user slack 0
[04/09 21:10:37     91s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 21:10:37     91s] Type 'man IMPOPT-3195' for more detail.
[04/09 21:10:37     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1803.6M, EPOCH TIME: 1712722237.605399
[04/09 21:10:37     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:37     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:37     91s] 
[04/09 21:10:37     91s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:37     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.122, MEM:1803.6M, EPOCH TIME: 1712722237.726984
[04/09 21:10:37     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:37     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:10:37     92s] Deleting Lib Analyzer.
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Deleting Cell Server End ...
[04/09 21:10:37     92s] Multi-VT timing optimization disabled based on library information.
[04/09 21:10:37     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:10:37     92s] Summary for sequential cells identification: 
[04/09 21:10:37     92s]   Identified SBFF number: 92
[04/09 21:10:37     92s]   Identified MBFF number: 0
[04/09 21:10:37     92s]   Identified SB Latch number: 0
[04/09 21:10:37     92s]   Identified MB Latch number: 0
[04/09 21:10:37     92s]   Not identified SBFF number: 120
[04/09 21:10:37     92s]   Not identified MBFF number: 0
[04/09 21:10:37     92s]   Not identified SB Latch number: 0
[04/09 21:10:37     92s]   Not identified MB Latch number: 0
[04/09 21:10:37     92s]   Number of sequential cells which are not FFs: 52
[04/09 21:10:37     92s]  Visiting view : func_max_scenario
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 21:10:37     92s]  Visiting view : func_min_scenario
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 21:10:37     92s] TLC MultiMap info (StdDelay):
[04/09 21:10:37     92s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:10:37     92s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:10:37     92s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:10:37     92s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:10:37     92s]  Setting StdDelay to: 13.3ps
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Deleting Cell Server End ...
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] Creating Lib Analyzer ...
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:10:37     92s] Summary for sequential cells identification: 
[04/09 21:10:37     92s]   Identified SBFF number: 92
[04/09 21:10:37     92s]   Identified MBFF number: 0
[04/09 21:10:37     92s]   Identified SB Latch number: 0
[04/09 21:10:37     92s]   Identified MB Latch number: 0
[04/09 21:10:37     92s]   Not identified SBFF number: 120
[04/09 21:10:37     92s]   Not identified MBFF number: 0
[04/09 21:10:37     92s]   Not identified SB Latch number: 0
[04/09 21:10:37     92s]   Not identified MB Latch number: 0
[04/09 21:10:37     92s]   Number of sequential cells which are not FFs: 52
[04/09 21:10:37     92s]  Visiting view : func_max_scenario
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 21:10:37     92s]  Visiting view : func_min_scenario
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 21:10:37     92s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 21:10:37     92s] TLC MultiMap info (StdDelay):
[04/09 21:10:37     92s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:10:37     92s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:10:37     92s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:10:37     92s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:10:37     92s]  Setting StdDelay to: 13.3ps
[04/09 21:10:37     92s] 
[04/09 21:10:37     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:10:38     92s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 21:10:38     92s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 21:10:38     92s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:10:38     92s] 
[04/09 21:10:38     92s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:39     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=1803.6M
[04/09 21:10:39     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=1803.6M
[04/09 21:10:39     93s] Creating Lib Analyzer, finished. 
[04/09 21:10:39     93s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1803.6M, EPOCH TIME: 1712722239.046606
[04/09 21:10:39     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:39     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:39     93s] All LLGs are deleted
[04/09 21:10:39     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:39     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:39     93s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1803.6M, EPOCH TIME: 1712722239.046904
[04/09 21:10:39     93s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1803.6M, EPOCH TIME: 1712722239.047140
[04/09 21:10:39     93s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1803.6M, EPOCH TIME: 1712722239.047833
[04/09 21:10:39     93s] {MMLU 0 0 463}
[04/09 21:10:39     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=1803.6M
[04/09 21:10:39     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=1803.6M
[04/09 21:10:39     93s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1803.57 MB )
[04/09 21:10:39     93s] (I)      ======================= Layers ========================
[04/09 21:10:39     93s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:39     93s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:39     93s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:39     93s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:39     93s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:39     93s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:39     93s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:39     93s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:39     93s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:39     93s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:39     93s] (I)      Started Import and model ( Curr Mem: 1803.57 MB )
[04/09 21:10:39     93s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:39     93s] (I)      Number of ignored instance 0
[04/09 21:10:39     93s] (I)      Number of inbound cells 33
[04/09 21:10:39     93s] (I)      Number of opened ILM blockages 0
[04/09 21:10:39     93s] (I)      Number of instances temporarily fixed by detailed placement 33
[04/09 21:10:39     93s] (I)      numMoveCells=211, numMacros=33  numPads=15  numMultiRowHeightInsts=0
[04/09 21:10:39     93s] (I)      cell height: 1672, count: 211
[04/09 21:10:39     93s] (I)      Number of nets = 265 ( 198 ignored )
[04/09 21:10:39     93s] (I)      Read rows... (mem=1803.6M)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 21:10:39     93s] (I)      rowRegion is not equal to core box, resetting core box
[04/09 21:10:39     93s] (I)      rowRegion : (300000, 310032) - (900096, 888544)
[04/09 21:10:39     93s] (I)      coreBox   : (310032, 310032) - (890064, 890064)
[04/09 21:10:39     93s] (I)      Done Read rows (cpu=0.000s, mem=1803.6M)
[04/09 21:10:39     93s] (I)      Identified Clock instances: Flop 104, Clock buffer/inverter 0, Gate 0, Logic 3
[04/09 21:10:39     93s] (I)      Read module constraints... (mem=1803.6M)
[04/09 21:10:39     93s] (I)      Done Read module constraints (cpu=0.000s, mem=1803.6M)
[04/09 21:10:39     93s] (I)      == Non-default Options ==
[04/09 21:10:39     93s] (I)      Maximum routing layer                              : 10
[04/09 21:10:39     93s] (I)      Buffering-aware routing                            : true
[04/09 21:10:39     93s] (I)      Spread congestion away from blockages              : true
[04/09 21:10:39     93s] (I)      Number of threads                                  : 1
[04/09 21:10:39     93s] (I)      Overflow penalty cost                              : 10
[04/09 21:10:39     93s] (I)      Punch through distance                             : 880.278000
[04/09 21:10:39     93s] (I)      Source-to-sink ratio                               : 0.300000
[04/09 21:10:39     93s] (I)      Method to set GCell size                           : row
[04/09 21:10:39     93s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:39     93s] (I)      Use row-based GCell size
[04/09 21:10:39     93s] (I)      Use row-based GCell align
[04/09 21:10:39     93s] (I)      layer 0 area = 10000
[04/09 21:10:39     93s] (I)      layer 1 area = 16000
[04/09 21:10:39     93s] (I)      layer 2 area = 16000
[04/09 21:10:39     93s] (I)      layer 3 area = 16000
[04/09 21:10:39     93s] (I)      layer 4 area = 16000
[04/09 21:10:39     93s] (I)      layer 5 area = 16000
[04/09 21:10:39     93s] (I)      layer 6 area = 16000
[04/09 21:10:39     93s] (I)      layer 7 area = 16000
[04/09 21:10:39     93s] (I)      layer 8 area = 55000
[04/09 21:10:39     93s] (I)      layer 9 area = 4000000
[04/09 21:10:39     93s] (I)      GCell unit size   : 1672
[04/09 21:10:39     93s] (I)      GCell multiplier  : 1
[04/09 21:10:39     93s] (I)      GCell row height  : 1672
[04/09 21:10:39     93s] (I)      Actual row height : 1672
[04/09 21:10:39     93s] (I)      GCell align ref   : 300000 310032
[04/09 21:10:39     93s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:39     93s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:39     93s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:39     93s] (I)      ============== Default via ===============
[04/09 21:10:39     93s] (I)      +---+------------------+-----------------+
[04/09 21:10:39     93s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:39     93s] (I)      +---+------------------+-----------------+
[04/09 21:10:39     93s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:39     93s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:39     93s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:39     93s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:39     93s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:39     93s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:39     93s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:39     93s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:39     93s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:39     93s] (I)      +---+------------------+-----------------+
[04/09 21:10:39     93s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:39     93s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:39     93s] [NR-eGR] Read 0 other shapes
[04/09 21:10:39     93s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:39     93s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:39     93s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:39     93s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:39     93s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:39     93s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:39     93s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:39     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:39     93s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:39     93s] [NR-eGR] Read 265 nets ( ignored 0 )
[04/09 21:10:39     93s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:39     93s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:39     93s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:39     93s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:39     93s] (I)      Number of ignored nets                =      0
[04/09 21:10:39     93s] (I)      Number of connected nets              =      0
[04/09 21:10:39     93s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:39     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:39     93s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:39     93s] (I)      Constructing bin map
[04/09 21:10:39     93s] (I)      Initialize bin information with width=3344 height=3344
[04/09 21:10:39     93s] (I)      Done constructing bin map
[04/09 21:10:39     93s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:39     93s] (I)      Ndr track 0 does not exist
[04/09 21:10:39     94s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:39     94s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:39     94s] (I)      Core area           : (300000, 310032) - (900096, 888544)
[04/09 21:10:39     94s] (I)      Site width          :   152  (dbu)
[04/09 21:10:39     94s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:39     94s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:39     94s] (I)      GCell width         :  1672  (dbu)
[04/09 21:10:39     94s] (I)      GCell height        :  1672  (dbu)
[04/09 21:10:39     94s] (I)      Grid                :   718   718    10
[04/09 21:10:39     94s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:39     94s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 21:10:39     94s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 21:10:39     94s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:39     94s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:39     94s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:39     94s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:39     94s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:39     94s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 21:10:39     94s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:39     94s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:39     94s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:39     94s] (I)      --------------------------------------------------------
[04/09 21:10:39     94s] 
[04/09 21:10:39     94s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:39     94s] [NR-eGR] Rule id: 0  Nets: 250
[04/09 21:10:39     94s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:39     94s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:39     94s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:39     94s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:39     94s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:39     94s] [NR-eGR] ========================================
[04/09 21:10:39     94s] [NR-eGR] 
[04/09 21:10:39     94s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:39     94s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:39     94s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:39     94s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:39     94s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:39     94s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 21:10:39     94s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 21:10:39     94s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 21:10:39     94s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 21:10:39     94s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 21:10:39     94s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 21:10:39     94s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 21:10:39     94s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 21:10:39     94s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 21:10:39     94s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:39     94s] (I)      Finished Import and model ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 1871.41 MB )
[04/09 21:10:39     94s] (I)      Reset routing kernel
[04/09 21:10:39     94s] (I)      Started Global Routing ( Curr Mem: 1871.41 MB )
[04/09 21:10:39     94s] (I)      totalPins=1056  totalGlobalPin=1054 (99.81%)
[04/09 21:10:39     94s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 21:10:40     94s] (I)      #blocked areas for congestion spreading : 31
[04/09 21:10:40     94s] [NR-eGR] Layer group 1: route 250 net(s) in layer range [2, 10]
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] (I)      ============  Phase 1a Route ============
[04/09 21:10:40     94s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:40     94s] (I)      Usage: 19982 = (8261 H, 11721 V) = (0.19% H, 0.13% V) = (1.381e+04um H, 1.960e+04um V)
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] (I)      ============  Phase 1b Route ============
[04/09 21:10:40     94s] (I)      Usage: 20021 = (8269 H, 11752 V) = (0.19% H, 0.13% V) = (1.383e+04um H, 1.965e+04um V)
[04/09 21:10:40     94s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.347511e+04um
[04/09 21:10:40     94s] (I)      Congestion metric : 0.00%H 0.04%V, 0.05%HV
[04/09 21:10:40     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] (I)      ============  Phase 1c Route ============
[04/09 21:10:40     94s] (I)      Level2 Grid: 144 x 144
[04/09 21:10:40     94s] (I)      Usage: 20148 = (8302 H, 11846 V) = (0.19% H, 0.13% V) = (1.388e+04um H, 1.981e+04um V)
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] (I)      ============  Phase 1d Route ============
[04/09 21:10:40     94s] (I)      Usage: 20144 = (8300 H, 11844 V) = (0.19% H, 0.13% V) = (1.388e+04um H, 1.980e+04um V)
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] (I)      ============  Phase 1e Route ============
[04/09 21:10:40     94s] (I)      Usage: 20144 = (8300 H, 11844 V) = (0.19% H, 0.13% V) = (1.388e+04um H, 1.980e+04um V)
[04/09 21:10:40     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.368077e+04um
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] (I)      ============  Phase 1l Route ============
[04/09 21:10:40     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 21:10:40     94s] (I)      Layer  2:    4149907      3093         2     1444663     4218203    (25.51%) 
[04/09 21:10:40     94s] (I)      Layer  3:    2088355      3144        11      708488     2122945    (25.02%) 
[04/09 21:10:40     94s] (I)      Layer  4:    2651374      2536        16      140195     2691238    ( 4.95%) 
[04/09 21:10:40     94s] (I)      Layer  5:    1328765      3170        15       67446     1348270    ( 4.76%) 
[04/09 21:10:40     94s] (I)      Layer  6:    1401384      6344       163           0     1415716    ( 0.00%) 
[04/09 21:10:40     94s] (I)      Layer  7:     681555      2010        22       16545      691313    ( 2.34%) 
[04/09 21:10:40     94s] (I)      Layer  8:     682296       395        10       24040      683818    ( 3.40%) 
[04/09 21:10:40     94s] (I)      Layer  9:     353285       247         0      111009      242921    (31.36%) 
[04/09 21:10:40     94s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 21:10:40     94s] (I)      Total:      13504823     20939       239     2631545    13472224    (16.34%) 
[04/09 21:10:40     94s] (I)      
[04/09 21:10:40     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 21:10:40     94s] [NR-eGR]                        OverCon           OverCon            
[04/09 21:10:40     94s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 21:10:40     94s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 21:10:40     94s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:10:40     94s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M3 ( 3)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M4 ( 4)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M6 ( 6)       125( 0.02%)         7( 0.00%)   ( 0.03%) 
[04/09 21:10:40     94s] [NR-eGR]      M7 ( 7)        21( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M8 ( 8)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:40     94s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:10:40     94s] [NR-eGR]        Total       197( 0.01%)         7( 0.00%)   ( 0.01%) 
[04/09 21:10:40     94s] [NR-eGR] 
[04/09 21:10:40     94s] (I)      Finished Global Routing ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 1871.41 MB )
[04/09 21:10:40     94s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 21:10:40     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 21:10:40     94s] (I)      ============= Track Assignment ============
[04/09 21:10:40     94s] (I)      Started Track Assignment (1T) ( Curr Mem: 1871.41 MB )
[04/09 21:10:40     94s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 21:10:40     94s] (I)      Run Multi-thread track assignment
[04/09 21:10:40     95s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1871.41 MB )
[04/09 21:10:40     95s] (I)      Started Export ( Curr Mem: 1871.41 MB )
[04/09 21:10:40     95s] [NR-eGR]               Length (um)  Vias 
[04/09 21:10:40     95s] [NR-eGR] --------------------------------
[04/09 21:10:40     95s] [NR-eGR]  M1    (1H)             0  1032 
[04/09 21:10:40     95s] [NR-eGR]  M2    (2V)          4748  1474 
[04/09 21:10:40     95s] [NR-eGR]  M3    (3H)          5020   731 
[04/09 21:10:40     95s] [NR-eGR]  M4    (4V)          4033   340 
[04/09 21:10:40     95s] [NR-eGR]  M5    (5H)          5204   299 
[04/09 21:10:40     95s] [NR-eGR]  M6    (6V)         10557   202 
[04/09 21:10:40     95s] [NR-eGR]  M7    (7H)          3388    42 
[04/09 21:10:40     95s] [NR-eGR]  M8    (8V)           655    15 
[04/09 21:10:40     95s] [NR-eGR]  M9    (9H)           415     0 
[04/09 21:10:40     95s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 21:10:40     95s] [NR-eGR] --------------------------------
[04/09 21:10:40     95s] [NR-eGR]        Total        34019  4135 
[04/09 21:10:40     95s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:10:40     95s] [NR-eGR] Total half perimeter of net bounding box: 27895um
[04/09 21:10:40     95s] [NR-eGR] Total length: 34019um, number of vias: 4135
[04/09 21:10:40     95s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:10:40     95s] [NR-eGR] Total eGR-routed clock nets wire length: 2358um, number of vias: 417
[04/09 21:10:40     95s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:10:40     95s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1871.41 MB )
[04/09 21:10:40     95s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.85 sec, Real: 1.85 sec, Curr Mem: 1832.41 MB )
[04/09 21:10:40     95s] (I)      ========================================== Runtime Summary ===========================================
[04/09 21:10:40     95s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[04/09 21:10:40     95s] (I)      ------------------------------------------------------------------------------------------------------
[04/09 21:10:40     95s] (I)       Early Global Route kernel                          100.00%  12.45 sec  14.30 sec  1.85 sec  1.85 sec 
[04/09 21:10:40     95s] (I)       +-Import and model                                  37.02%  12.49 sec  13.17 sec  0.68 sec  0.68 sec 
[04/09 21:10:40     95s] (I)       | +-Create place DB                                  0.51%  12.49 sec  12.50 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | +-Import place data                              0.48%  12.49 sec  12.50 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read instances and placement                 0.09%  12.49 sec  12.49 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read nets                                    0.11%  12.49 sec  12.50 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | +-Create route DB                                 26.95%  12.50 sec  13.00 sec  0.50 sec  0.50 sec 
[04/09 21:10:40     95s] (I)       | | +-Import route data (1T)                        26.89%  12.50 sec  13.00 sec  0.50 sec  0.50 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read blockages ( Layer 2-10 )                1.32%  12.51 sec  12.53 sec  0.02 sec  0.02 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read routing blockages                     0.00%  12.51 sec  12.51 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read instance blockages                    0.10%  12.51 sec  12.51 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read PG blockages                          1.01%  12.51 sec  12.53 sec  0.02 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read clock blockages                       0.01%  12.53 sec  12.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read other blockages                       0.01%  12.53 sec  12.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read halo blockages                        0.00%  12.53 sec  12.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Read boundary cut boxes                    0.00%  12.53 sec  12.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read blackboxes                              0.00%  12.53 sec  12.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read prerouted                               0.01%  12.53 sec  12.53 sec  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read unlegalized nets                        0.00%  12.53 sec  12.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | +-Read nets                                    0.03%  12.54 sec  12.54 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | +-Set up via pillars                           0.00%  12.54 sec  12.54 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | +-Initialize 3D grid graph                     5.87%  12.54 sec  12.65 sec  0.11 sec  0.11 sec 
[04/09 21:10:40     95s] (I)       | | | +-Model blockage capacity                     19.05%  12.65 sec  13.00 sec  0.35 sec  0.35 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Initialize 3D capacity                    17.00%  12.65 sec  12.96 sec  0.31 sec  0.31 sec 
[04/09 21:10:40     95s] (I)       | +-Read aux data                                    0.57%  13.00 sec  13.01 sec  0.01 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | +-Others data preparation                          0.43%  13.01 sec  13.02 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | +-Create route kernel                              8.42%  13.02 sec  13.17 sec  0.16 sec  0.15 sec 
[04/09 21:10:40     95s] (I)       +-Global Routing                                    34.94%  13.18 sec  13.82 sec  0.65 sec  0.65 sec 
[04/09 21:10:40     95s] (I)       | +-Initialization                                   1.25%  13.18 sec  13.20 sec  0.02 sec  0.02 sec 
[04/09 21:10:40     95s] (I)       | +-Net group 1                                     23.94%  13.20 sec  13.64 sec  0.44 sec  0.45 sec 
[04/09 21:10:40     95s] (I)       | | +-Generate topology                              0.08%  13.20 sec  13.20 sec  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | +-Phase 1a                                       2.98%  13.41 sec  13.46 sec  0.06 sec  0.06 sec 
[04/09 21:10:40     95s] (I)       | | | +-Pattern routing (1T)                         0.54%  13.41 sec  13.42 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.76%  13.42 sec  13.45 sec  0.03 sec  0.04 sec 
[04/09 21:10:40     95s] (I)       | | | +-Add via demand to 2D                         0.59%  13.45 sec  13.46 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | +-Phase 1b                                       0.79%  13.46 sec  13.48 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | +-Monotonic routing (1T)                       0.65%  13.46 sec  13.47 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | +-Phase 1c                                       2.14%  13.48 sec  13.52 sec  0.04 sec  0.04 sec 
[04/09 21:10:40     95s] (I)       | | | +-Two level Routing                            2.11%  13.48 sec  13.52 sec  0.04 sec  0.04 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Two Level Routing (Regular)                0.70%  13.49 sec  13.50 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Two Level Routing (Strong)                 0.59%  13.50 sec  13.51 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.24%  13.51 sec  13.52 sec  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | +-Phase 1d                                       0.82%  13.52 sec  13.53 sec  0.02 sec  0.02 sec 
[04/09 21:10:40     95s] (I)       | | | +-Detoured routing (1T)                        0.79%  13.52 sec  13.53 sec  0.01 sec  0.02 sec 
[04/09 21:10:40     95s] (I)       | | +-Phase 1e                                       0.22%  13.53 sec  13.54 sec  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | | | +-Route legalization                           0.07%  13.53 sec  13.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Legalize Blockage Violations               0.03%  13.53 sec  13.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | | | +-Legalize Reach Aware Violations            0.00%  13.53 sec  13.53 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | +-Phase 1l                                       5.70%  13.54 sec  13.64 sec  0.11 sec  0.10 sec 
[04/09 21:10:40     95s] (I)       | | | +-Layer assignment (1T)                        1.73%  13.61 sec  13.64 sec  0.03 sec  0.03 sec 
[04/09 21:10:40     95s] (I)       | +-Clean cong LA                                    0.00%  13.64 sec  13.64 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       +-Export 3D cong map                                15.25%  13.82 sec  14.10 sec  0.28 sec  0.28 sec 
[04/09 21:10:40     95s] (I)       | +-Export 2D cong map                               1.53%  14.08 sec  14.10 sec  0.03 sec  0.03 sec 
[04/09 21:10:40     95s] (I)       +-Extract Global 3D Wires                            0.03%  14.10 sec  14.11 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       +-Track Assignment (1T)                              9.07%  14.11 sec  14.27 sec  0.17 sec  0.16 sec 
[04/09 21:10:40     95s] (I)       | +-Initialization                                   0.01%  14.11 sec  14.11 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | +-Track Assignment Kernel                          8.97%  14.11 sec  14.27 sec  0.17 sec  0.16 sec 
[04/09 21:10:40     95s] (I)       | +-Free Memory                                      0.00%  14.27 sec  14.27 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       +-Export                                             0.70%  14.27 sec  14.29 sec  0.01 sec  0.02 sec 
[04/09 21:10:40     95s] (I)       | +-Export DB wires                                  0.17%  14.27 sec  14.28 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | +-Export all nets                                0.11%  14.27 sec  14.28 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | | +-Set wire vias                                  0.02%  14.28 sec  14.28 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       | +-Report wirelength                                0.39%  14.28 sec  14.28 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | +-Update net boxes                                 0.05%  14.29 sec  14.29 sec  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)       | +-Update timing                                    0.00%  14.29 sec  14.29 sec  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)       +-Postprocess design                                 0.56%  14.29 sec  14.30 sec  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)      ========================== Summary by functions ==========================
[04/09 21:10:40     95s] (I)       Lv  Step                                           %      Real       CPU 
[04/09 21:10:40     95s] (I)      --------------------------------------------------------------------------
[04/09 21:10:40     95s] (I)        0  Early Global Route kernel                100.00%  1.85 sec  1.85 sec 
[04/09 21:10:40     95s] (I)        1  Import and model                          37.02%  0.68 sec  0.68 sec 
[04/09 21:10:40     95s] (I)        1  Global Routing                            34.94%  0.65 sec  0.65 sec 
[04/09 21:10:40     95s] (I)        1  Export 3D cong map                        15.25%  0.28 sec  0.28 sec 
[04/09 21:10:40     95s] (I)        1  Track Assignment (1T)                      9.07%  0.17 sec  0.16 sec 
[04/09 21:10:40     95s] (I)        1  Export                                     0.70%  0.01 sec  0.02 sec 
[04/09 21:10:40     95s] (I)        1  Postprocess design                         0.56%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        1  Extract Global 3D Wires                    0.03%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        2  Create route DB                           26.95%  0.50 sec  0.50 sec 
[04/09 21:10:40     95s] (I)        2  Net group 1                               23.94%  0.44 sec  0.45 sec 
[04/09 21:10:40     95s] (I)        2  Track Assignment Kernel                    8.97%  0.17 sec  0.16 sec 
[04/09 21:10:40     95s] (I)        2  Create route kernel                        8.42%  0.16 sec  0.15 sec 
[04/09 21:10:40     95s] (I)        2  Export 2D cong map                         1.53%  0.03 sec  0.03 sec 
[04/09 21:10:40     95s] (I)        2  Initialization                             1.26%  0.02 sec  0.02 sec 
[04/09 21:10:40     95s] (I)        2  Read aux data                              0.57%  0.01 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        2  Create place DB                            0.51%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        2  Others data preparation                    0.43%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        2  Report wirelength                          0.39%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        2  Export DB wires                            0.17%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        2  Update net boxes                           0.05%  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        3  Import route data (1T)                    26.89%  0.50 sec  0.50 sec 
[04/09 21:10:40     95s] (I)        3  Phase 1l                                   5.70%  0.11 sec  0.10 sec 
[04/09 21:10:40     95s] (I)        3  Phase 1a                                   2.98%  0.06 sec  0.06 sec 
[04/09 21:10:40     95s] (I)        3  Phase 1c                                   2.14%  0.04 sec  0.04 sec 
[04/09 21:10:40     95s] (I)        3  Phase 1d                                   0.82%  0.02 sec  0.02 sec 
[04/09 21:10:40     95s] (I)        3  Phase 1b                                   0.79%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        3  Import place data                          0.48%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        3  Phase 1e                                   0.22%  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        3  Export all nets                            0.11%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        3  Generate topology                          0.08%  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        3  Set wire vias                              0.02%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        4  Model blockage capacity                   19.05%  0.35 sec  0.35 sec 
[04/09 21:10:40     95s] (I)        4  Initialize 3D grid graph                   5.87%  0.11 sec  0.11 sec 
[04/09 21:10:40     95s] (I)        4  Two level Routing                          2.11%  0.04 sec  0.04 sec 
[04/09 21:10:40     95s] (I)        4  Pattern Routing Avoiding Blockages         1.76%  0.03 sec  0.04 sec 
[04/09 21:10:40     95s] (I)        4  Layer assignment (1T)                      1.73%  0.03 sec  0.03 sec 
[04/09 21:10:40     95s] (I)        4  Read blockages ( Layer 2-10 )              1.32%  0.02 sec  0.02 sec 
[04/09 21:10:40     95s] (I)        4  Detoured routing (1T)                      0.79%  0.01 sec  0.02 sec 
[04/09 21:10:40     95s] (I)        4  Monotonic routing (1T)                     0.65%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        4  Add via demand to 2D                       0.59%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        4  Pattern routing (1T)                       0.54%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        4  Read nets                                  0.14%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        4  Read instances and placement               0.09%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        4  Route legalization                         0.07%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        4  Read prerouted                             0.01%  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        4  Read unlegalized nets                      0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        4  Set up via pillars                         0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Initialize 3D capacity                    17.00%  0.31 sec  0.31 sec 
[04/09 21:10:40     95s] (I)        5  Read PG blockages                          1.01%  0.02 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        5  Two Level Routing (Regular)                0.70%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        5  Two Level Routing (Strong)                 0.59%  0.01 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.24%  0.00 sec  0.01 sec 
[04/09 21:10:40     95s] (I)        5  Read instance blockages                    0.10%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Legalize Blockage Violations               0.03%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Read other blockages                       0.01%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Read clock blockages                       0.01%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Read halo blockages                        0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Legalize Reach Aware Violations            0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[04/09 21:10:40     95s] Extraction called for design 'fifo1_sram' of instances=244 and nets=477 using extraction engine 'preRoute' .
[04/09 21:10:40     95s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 21:10:40     95s] Type 'man IMPEXT-3530' for more detail.
[04/09 21:10:40     95s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 21:10:40     95s] RC Extraction called in multi-corner(2) mode.
[04/09 21:10:40     95s] RCMode: PreRoute
[04/09 21:10:40     95s]       RC Corner Indexes            0       1   
[04/09 21:10:40     95s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 21:10:40     95s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 21:10:40     95s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 21:10:40     95s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 21:10:40     95s] Shrink Factor                : 1.00000
[04/09 21:10:40     95s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 21:10:40     95s] Using capacitance table file ...
[04/09 21:10:40     95s] 
[04/09 21:10:40     95s] Trim Metal Layers:
[04/09 21:10:40     95s] LayerId::1 widthSet size::4
[04/09 21:10:40     95s] LayerId::2 widthSet size::4
[04/09 21:10:40     95s] LayerId::3 widthSet size::4
[04/09 21:10:40     95s] LayerId::4 widthSet size::4
[04/09 21:10:40     95s] LayerId::5 widthSet size::4
[04/09 21:10:40     95s] LayerId::6 widthSet size::4
[04/09 21:10:40     95s] LayerId::7 widthSet size::4
[04/09 21:10:40     95s] LayerId::8 widthSet size::4
[04/09 21:10:40     95s] LayerId::9 widthSet size::4
[04/09 21:10:40     95s] LayerId::10 widthSet size::2
[04/09 21:10:40     95s] Updating RC grid for preRoute extraction ...
[04/09 21:10:40     95s] eee: pegSigSF::1.070000
[04/09 21:10:40     95s] Initializing multi-corner capacitance tables ... 
[04/09 21:10:40     95s] Initializing multi-corner resistance tables ...
[04/09 21:10:41     95s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 21:10:41     95s] eee: l::2 avDens::0.017794 usedTrk::286.776436 availTrk::16116.204156 sigTrk::286.776436
[04/09 21:10:41     95s] eee: l::3 avDens::0.054941 usedTrk::320.408314 availTrk::5831.892940 sigTrk::320.408314
[04/09 21:10:41     95s] eee: l::4 avDens::0.033733 usedTrk::1951.553768 availTrk::57853.352029 sigTrk::1951.553768
[04/09 21:10:41     95s] eee: l::5 avDens::0.075749 usedTrk::2199.716627 availTrk::29039.541716 sigTrk::2199.716627
[04/09 21:10:41     95s] eee: l::6 avDens::0.075079 usedTrk::2764.611842 availTrk::36822.500000 sigTrk::2764.611842
[04/09 21:10:41     95s] eee: l::7 avDens::0.098117 usedTrk::1732.254963 availTrk::17655.000000 sigTrk::1732.254963
[04/09 21:10:41     95s] eee: l::8 avDens::0.065812 usedTrk::732.984869 availTrk::11137.500000 sigTrk::732.984869
[04/09 21:10:41     95s] eee: l::9 avDens::0.069498 usedTrk::31.534928 availTrk::453.750000 sigTrk::31.534928
[04/09 21:10:41     95s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:10:41     95s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:41     95s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.289414 uaWl=1.000000 uaWlH=0.712870 aWlH=0.000000 lMod=0 pMax=0.939000 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 21:10:41     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1812.410M)
[04/09 21:10:41     95s] All LLGs are deleted
[04/09 21:10:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:41     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1812.4M, EPOCH TIME: 1712722241.281282
[04/09 21:10:41     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1812.4M, EPOCH TIME: 1712722241.282654
[04/09 21:10:41     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1812.4M, EPOCH TIME: 1712722241.282948
[04/09 21:10:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:41     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1812.4M, EPOCH TIME: 1712722241.283561
[04/09 21:10:41     95s] Max number of tech site patterns supported in site array is 256.
[04/09 21:10:41     95s] Core basic site is unit
[04/09 21:10:41     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1812.4M, EPOCH TIME: 1712722241.331525
[04/09 21:10:41     95s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:10:41     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:10:41     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:1812.4M, EPOCH TIME: 1712722241.338580
[04/09 21:10:41     95s] Fast DP-INIT is on for default
[04/09 21:10:41     95s] Atter site array init, number of instance map data is 0.
[04/09 21:10:41     95s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1812.4M, EPOCH TIME: 1712722241.383740
[04/09 21:10:41     95s] 
[04/09 21:10:41     95s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:41     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.124, MEM:1812.4M, EPOCH TIME: 1712722241.407147
[04/09 21:10:41     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:41     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:41     95s] Starting delay calculation for Setup views
[04/09 21:10:41     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 21:10:41     95s] #################################################################################
[04/09 21:10:41     95s] # Design Stage: PreRoute
[04/09 21:10:41     95s] # Design Name: fifo1_sram
[04/09 21:10:41     95s] # Design Mode: 90nm
[04/09 21:10:41     95s] # Analysis Mode: MMMC Non-OCV 
[04/09 21:10:41     95s] # Parasitics Mode: No SPEF/RCDB 
[04/09 21:10:41     95s] # Signoff Settings: SI Off 
[04/09 21:10:41     95s] #################################################################################
[04/09 21:10:41     95s] Calculate delays in BcWc mode...
[04/09 21:10:41     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1832.8M, InitMEM = 1831.8M)
[04/09 21:10:41     95s] Start delay calculation (fullDC) (1 T). (MEM=1832.77)
[04/09 21:10:41     95s] Start AAE Lib Loading. (MEM=1844.29)
[04/09 21:10:41     95s] End AAE Lib Loading. (MEM=1891.98 CPU=0:00:00.1 Real=0:00:00.0)
[04/09 21:10:41     95s] End AAE Lib Interpolated Model. (MEM=1891.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:10:42     96s] Total number of fetched objects 463
[04/09 21:10:42     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:10:42     96s] End delay calculation. (MEM=1973.91 CPU=0:00:00.3 REAL=0:00:01.0)
[04/09 21:10:43     96s] End delay calculation (fullDC). (MEM=1927.75 CPU=0:00:00.9 REAL=0:00:02.0)
[04/09 21:10:43     96s] *** CDM Built up (cpu=0:00:01.0  real=0:00:02.0  mem= 1927.8M) ***
[04/09 21:10:43     96s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:37 mem=1927.8M)
[04/09 21:10:43     96s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.300  |
|           TNS (ns):| -0.430  |
|    Violating Paths:|    2    |
|          All Paths:|   362   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     36 (36)      |   -0.089   |     44 (100)     |
|   max_tran     |     26 (26)      |   -0.606   |     26 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:1943.0M, EPOCH TIME: 1712722243.406686
[04/09 21:10:43     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     96s] 
[04/09 21:10:43     96s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:43     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.091, MEM:1943.0M, EPOCH TIME: 1712722243.497963
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] Density: 0.219%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1528.9M, totSessionCpu=0:01:37 **
[04/09 21:10:43     97s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:08.3 (0.9), totSession cpu/real = 0:01:37.0/0:02:41.2 (0.6), mem = 1900.0M
[04/09 21:10:43     97s] 
[04/09 21:10:43     97s] =============================================================================================
[04/09 21:10:43     97s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[04/09 21:10:43     97s] =============================================================================================
[04/09 21:10:43     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:43     97s] ---------------------------------------------------------------------------------------------
[04/09 21:10:43     97s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:43     97s] [ OptSummaryReport       ]      1   0:00:00.3  (   4.2 % )     0:00:02.3 /  0:00:01.5    0.7
[04/09 21:10:43     97s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 21:10:43     97s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 21:10:43     97s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  28.2 % )     0:00:02.3 /  0:00:02.3    1.0
[04/09 21:10:43     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:43     97s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:43     97s] [ EarlyGlobalRoute       ]      1   0:00:01.9  (  22.7 % )     0:00:01.9 /  0:00:01.9    1.0
[04/09 21:10:43     97s] [ ExtractRC              ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:10:43     97s] [ TimingUpdate           ]      1   0:00:00.2  (   2.7 % )     0:00:01.9 /  0:00:01.1    0.6
[04/09 21:10:43     97s] [ FullDelayCalc          ]      1   0:00:01.7  (  20.1 % )     0:00:01.7 /  0:00:01.0    0.6
[04/09 21:10:43     97s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 21:10:43     97s] [ MISC                   ]          0:00:01.4  (  17.4 % )     0:00:01.4 /  0:00:01.4    0.9
[04/09 21:10:43     97s] ---------------------------------------------------------------------------------------------
[04/09 21:10:43     97s]  InitOpt #1 TOTAL                   0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:07.5    0.9
[04/09 21:10:43     97s] ---------------------------------------------------------------------------------------------
[04/09 21:10:43     97s] 
[04/09 21:10:43     97s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/09 21:10:43     97s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:43     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1900.0M
[04/09 21:10:43     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1900.0M, EPOCH TIME: 1712722243.551231
[04/09 21:10:43     97s] Processing tracks to init pin-track alignment.
[04/09 21:10:43     97s] z: 2, totalTracks: 1
[04/09 21:10:43     97s] z: 4, totalTracks: 1
[04/09 21:10:43     97s] z: 6, totalTracks: 1
[04/09 21:10:43     97s] z: 8, totalTracks: 1
[04/09 21:10:43     97s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:43     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1900.0M, EPOCH TIME: 1712722243.563014
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] 
[04/09 21:10:43     97s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:43     97s] OPERPROF:     Starting CMU at level 3, MEM:1900.0M, EPOCH TIME: 1712722243.635408
[04/09 21:10:43     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1900.0M, EPOCH TIME: 1712722243.637164
[04/09 21:10:43     97s] 
[04/09 21:10:43     97s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:43     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1900.0M, EPOCH TIME: 1712722243.643335
[04/09 21:10:43     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1900.0M, EPOCH TIME: 1712722243.643641
[04/09 21:10:43     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1900.0M, EPOCH TIME: 1712722243.643813
[04/09 21:10:43     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1900.0MB).
[04/09 21:10:43     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.093, MEM:1900.0M, EPOCH TIME: 1712722243.644205
[04/09 21:10:43     97s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 21:10:43     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1900.0M
[04/09 21:10:43     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1900.0M, EPOCH TIME: 1712722243.646583
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.014, MEM:1900.0M, EPOCH TIME: 1712722243.660540
[04/09 21:10:43     97s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 21:10:43     97s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:43     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1900.0M
[04/09 21:10:43     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1900.0M, EPOCH TIME: 1712722243.661862
[04/09 21:10:43     97s] Processing tracks to init pin-track alignment.
[04/09 21:10:43     97s] z: 2, totalTracks: 1
[04/09 21:10:43     97s] z: 4, totalTracks: 1
[04/09 21:10:43     97s] z: 6, totalTracks: 1
[04/09 21:10:43     97s] z: 8, totalTracks: 1
[04/09 21:10:43     97s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:43     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1900.0M, EPOCH TIME: 1712722243.674017
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] 
[04/09 21:10:43     97s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:43     97s] OPERPROF:     Starting CMU at level 3, MEM:1900.0M, EPOCH TIME: 1712722243.754888
[04/09 21:10:43     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1900.0M, EPOCH TIME: 1712722243.756443
[04/09 21:10:43     97s] 
[04/09 21:10:43     97s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:43     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:1900.0M, EPOCH TIME: 1712722243.762658
[04/09 21:10:43     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1900.0M, EPOCH TIME: 1712722243.762977
[04/09 21:10:43     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1900.0M, EPOCH TIME: 1712722243.763169
[04/09 21:10:43     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1900.0MB).
[04/09 21:10:43     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1900.0M, EPOCH TIME: 1712722243.763595
[04/09 21:10:43     97s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 21:10:43     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1900.0M
[04/09 21:10:43     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1900.0M, EPOCH TIME: 1712722243.766179
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:43     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:1900.0M, EPOCH TIME: 1712722243.780792
[04/09 21:10:43     97s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 21:10:43     97s] *** Starting optimizing excluded clock nets MEM= 1900.0M) ***
[04/09 21:10:43     97s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1900.0M) ***
[04/09 21:10:43     97s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/09 21:10:43     97s] Begin: GigaOpt Route Type Constraints Refinement
[04/09 21:10:43     97s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.3/0:02:41.5 (0.6), mem = 1900.0M
[04/09 21:10:43     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.1
[04/09 21:10:43     97s] ### Creating RouteCongInterface, started
[04/09 21:10:43     97s] ### Creating TopoMgr, started
[04/09 21:10:43     97s] ### Creating TopoMgr, finished
[04/09 21:10:43     97s] #optDebug: Start CG creation (mem=1900.0M)
[04/09 21:10:43     97s]  ...initializing CG  maxDriveDist 648.558000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 64.855000 
[04/09 21:10:44     97s] (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgPrt (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgEgp (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgPbk (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgNrb(cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgObs (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgCon (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s]  ...processing cgPdm (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:44     97s] 
[04/09 21:10:44     97s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 21:10:44     97s] 
[04/09 21:10:44     97s] #optDebug: {0, 1.000}
[04/09 21:10:44     97s] ### Creating RouteCongInterface, finished
[04/09 21:10:44     97s] Updated routing constraints on 0 nets.
[04/09 21:10:44     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.1
[04/09 21:10:44     97s] Bottom Preferred Layer:
[04/09 21:10:44     97s]     None
[04/09 21:10:44     97s] Via Pillar Rule:
[04/09 21:10:44     97s]     None
[04/09 21:10:44     97s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:37.9/0:02:42.1 (0.6), mem = 2086.0M
[04/09 21:10:44     97s] 
[04/09 21:10:44     97s] =============================================================================================
[04/09 21:10:44     97s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[04/09 21:10:44     97s] =============================================================================================
[04/09 21:10:44     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:44     97s] ---------------------------------------------------------------------------------------------
[04/09 21:10:44     97s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (  72.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 21:10:44     97s] [ MISC                   ]          0:00:00.2  (  27.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:10:44     97s] ---------------------------------------------------------------------------------------------
[04/09 21:10:44     97s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 21:10:44     97s] ---------------------------------------------------------------------------------------------
[04/09 21:10:44     97s] 
[04/09 21:10:44     97s] End: GigaOpt Route Type Constraints Refinement
[04/09 21:10:44     97s] The useful skew maximum allowed delay is: 0.2
[04/09 21:10:44     98s] Deleting Lib Analyzer.
[04/09 21:10:44     98s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:38.0/0:02:42.2 (0.6), mem = 2086.0M
[04/09 21:10:44     98s] Info: 15 io nets excluded
[04/09 21:10:44     98s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:10:44     98s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2086.0M
[04/09 21:10:44     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2086.0M
[04/09 21:10:44     98s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 21:10:44     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.2
[04/09 21:10:44     98s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:44     98s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=2086.0M
[04/09 21:10:44     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:2086.0M, EPOCH TIME: 1712722244.640820
[04/09 21:10:44     98s] Processing tracks to init pin-track alignment.
[04/09 21:10:44     98s] z: 2, totalTracks: 1
[04/09 21:10:44     98s] z: 4, totalTracks: 1
[04/09 21:10:44     98s] z: 6, totalTracks: 1
[04/09 21:10:44     98s] z: 8, totalTracks: 1
[04/09 21:10:44     98s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:44     98s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2086.0M, EPOCH TIME: 1712722244.651854
[04/09 21:10:44     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:44     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:44     98s] 
[04/09 21:10:44     98s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:44     98s] OPERPROF:     Starting CMU at level 3, MEM:2086.0M, EPOCH TIME: 1712722244.721876
[04/09 21:10:44     98s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2086.0M, EPOCH TIME: 1712722244.723195
[04/09 21:10:44     98s] 
[04/09 21:10:44     98s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:44     98s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.077, MEM:2086.0M, EPOCH TIME: 1712722244.728907
[04/09 21:10:44     98s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2086.0M, EPOCH TIME: 1712722244.729130
[04/09 21:10:44     98s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2086.0M, EPOCH TIME: 1712722244.729295
[04/09 21:10:44     98s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2086.0MB).
[04/09 21:10:44     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.089, MEM:2086.0M, EPOCH TIME: 1712722244.729684
[04/09 21:10:44     98s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 21:10:44     98s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=2086.0M
[04/09 21:10:44     98s] 
[04/09 21:10:44     98s] Footprint cell information for calculating maxBufDist
[04/09 21:10:44     98s] *info: There are 9 candidate Buffer cells
[04/09 21:10:44     98s] *info: There are 16 candidate Inverter cells
[04/09 21:10:44     98s] 
[04/09 21:10:45     98s] #optDebug: Start CG creation (mem=2086.0M)
[04/09 21:10:45     98s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 1.672000 defLenToSkip 11.704000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.704000 
[04/09 21:10:45     99s] (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgPrt (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgEgp (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgPbk (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgNrb(cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgObs (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgCon (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s]  ...processing cgPdm (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2086.0M)
[04/09 21:10:45     99s] ### Creating RouteCongInterface, started
[04/09 21:10:45     99s] 
[04/09 21:10:45     99s] Creating Lib Analyzer ...
[04/09 21:10:45     99s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 21:10:45     99s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 21:10:45     99s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:10:45     99s] 
[04/09 21:10:45     99s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:46     99s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=2102.0M
[04/09 21:10:46     99s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=2102.0M
[04/09 21:10:46     99s] Creating Lib Analyzer, finished. 
[04/09 21:10:46    100s] 
[04/09 21:10:46    100s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 21:10:46    100s] 
[04/09 21:10:46    100s] #optDebug: {0, 1.000}
[04/09 21:10:46    100s] ### Creating RouteCongInterface, finished
[04/09 21:10:46    100s] {MG  {9 0 24.3 1.8333} }
[04/09 21:10:46    100s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2121.0M, EPOCH TIME: 1712722246.967237
[04/09 21:10:46    100s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2121.0M, EPOCH TIME: 1712722246.967739
[04/09 21:10:46    100s] 
[04/09 21:10:46    100s] Netlist preparation processing... 
[04/09 21:10:46    100s] Removed 0 instance
[04/09 21:10:46    100s] *info: Marking 0 isolation instances dont touch
[04/09 21:10:46    100s] *info: Marking 0 level shifter instances dont touch
[04/09 21:10:47    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2102.0M, EPOCH TIME: 1712722247.034552
[04/09 21:10:47    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2743).
[04/09 21:10:47    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:47    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:47    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:47    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:2014.0M, EPOCH TIME: 1712722247.050245
[04/09 21:10:47    100s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 21:10:47    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.2
[04/09 21:10:47    100s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:40.5/0:02:44.7 (0.6), mem = 2014.0M
[04/09 21:10:47    100s] 
[04/09 21:10:47    100s] =============================================================================================
[04/09 21:10:47    100s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[04/09 21:10:47    100s] =============================================================================================
[04/09 21:10:47    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:47    100s] ---------------------------------------------------------------------------------------------
[04/09 21:10:47    100s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  33.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 21:10:47    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:47    100s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:10:47    100s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:47    100s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.8 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 21:10:47    100s] [ SteinerInterfaceInit   ]      1   0:00:00.8  (  33.7 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 21:10:47    100s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 21:10:47    100s] [ IncrDelayCalc          ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 21:10:47    100s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:47    100s] [ MISC                   ]          0:00:00.4  (  17.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 21:10:47    100s] ---------------------------------------------------------------------------------------------
[04/09 21:10:47    100s]  SimplifyNetlist #1 TOTAL           0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/09 21:10:47    100s] ---------------------------------------------------------------------------------------------
[04/09 21:10:47    100s] 
[04/09 21:10:47    100s] Deleting Lib Analyzer.
[04/09 21:10:47    100s] Begin: GigaOpt high fanout net optimization
[04/09 21:10:47    100s] GigaOpt HFN: use maxLocalDensity 1.2
[04/09 21:10:47    100s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 21:10:47    100s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.6/0:02:44.8 (0.6), mem = 2014.0M
[04/09 21:10:47    100s] Info: 15 io nets excluded
[04/09 21:10:47    100s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:10:47    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.3
[04/09 21:10:47    100s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:47    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=2014.0M
[04/09 21:10:47    100s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 21:10:47    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2014.0M, EPOCH TIME: 1712722247.169211
[04/09 21:10:47    100s] Processing tracks to init pin-track alignment.
[04/09 21:10:47    100s] z: 2, totalTracks: 1
[04/09 21:10:47    100s] z: 4, totalTracks: 1
[04/09 21:10:47    100s] z: 6, totalTracks: 1
[04/09 21:10:47    100s] z: 8, totalTracks: 1
[04/09 21:10:47    100s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:47    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2014.0M, EPOCH TIME: 1712722247.179774
[04/09 21:10:47    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:47    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:47    100s] 
[04/09 21:10:47    100s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:47    100s] OPERPROF:     Starting CMU at level 3, MEM:2014.0M, EPOCH TIME: 1712722247.249904
[04/09 21:10:47    100s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2014.0M, EPOCH TIME: 1712722247.251398
[04/09 21:10:47    100s] 
[04/09 21:10:47    100s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:47    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.078, MEM:2014.0M, EPOCH TIME: 1712722247.257590
[04/09 21:10:47    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2014.0M, EPOCH TIME: 1712722247.257846
[04/09 21:10:47    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2014.0M, EPOCH TIME: 1712722247.258009
[04/09 21:10:47    100s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2014.0MB).
[04/09 21:10:47    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.089, MEM:2014.0M, EPOCH TIME: 1712722247.258385
[04/09 21:10:47    100s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 21:10:47    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=2014.0M
[04/09 21:10:47    100s] ### Creating RouteCongInterface, started
[04/09 21:10:47    100s] 
[04/09 21:10:47    100s] Creating Lib Analyzer ...
[04/09 21:10:47    100s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 21:10:47    100s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 21:10:47    100s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:10:47    100s] 
[04/09 21:10:47    101s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:48    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2014.0M
[04/09 21:10:48    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2014.0M
[04/09 21:10:48    101s] Creating Lib Analyzer, finished. 
[04/09 21:10:48    101s] 
[04/09 21:10:48    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 21:10:48    101s] 
[04/09 21:10:48    101s] #optDebug: {0, 1.000}
[04/09 21:10:48    101s] ### Creating RouteCongInterface, finished
[04/09 21:10:48    101s] {MG  {9 0 24.3 1.8333} }
[04/09 21:10:48    102s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:10:48    102s] Total-nets :: 265, Stn-nets :: 15, ratio :: 5.66038 %, Total-len 34019.2, Stn-len 0
[04/09 21:10:48    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2052.1M, EPOCH TIME: 1712722248.788998
[04/09 21:10:48    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 21:10:48    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:48    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:48    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:48    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.015, MEM:2014.1M, EPOCH TIME: 1712722248.803954
[04/09 21:10:48    102s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 21:10:48    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.3
[04/09 21:10:48    102s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:01:42.3/0:02:46.5 (0.6), mem = 2014.1M
[04/09 21:10:48    102s] 
[04/09 21:10:48    102s] =============================================================================================
[04/09 21:10:48    102s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[04/09 21:10:48    102s] =============================================================================================
[04/09 21:10:48    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:48    102s] ---------------------------------------------------------------------------------------------
[04/09 21:10:48    102s] [ LibAnalyzerInit        ]      1   0:00:01.0  (  58.7 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 21:10:48    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:48    102s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  11.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:10:48    102s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   9.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 21:10:48    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:48    102s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:48    102s] [ MISC                   ]          0:00:00.3  (  21.2 % )     0:00:00.3 /  0:00:00.4    1.0
[04/09 21:10:48    102s] ---------------------------------------------------------------------------------------------
[04/09 21:10:48    102s]  DrvOpt #1 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.7    1.0
[04/09 21:10:48    102s] ---------------------------------------------------------------------------------------------
[04/09 21:10:48    102s] 
[04/09 21:10:48    102s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/09 21:10:48    102s] End: GigaOpt high fanout net optimization
[04/09 21:10:48    102s] Begin: GigaOpt DRV Optimization
[04/09 21:10:48    102s] Begin: Processing multi-driver nets
[04/09 21:10:48    102s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:42.3/0:02:46.5 (0.6), mem = 2014.1M
[04/09 21:10:48    102s] Info: 15 io nets excluded
[04/09 21:10:48    102s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:10:48    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.4
[04/09 21:10:48    102s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:48    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2014.1M
[04/09 21:10:48    102s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 21:10:48    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2014.1M, EPOCH TIME: 1712722248.811184
[04/09 21:10:48    102s] Processing tracks to init pin-track alignment.
[04/09 21:10:48    102s] z: 2, totalTracks: 1
[04/09 21:10:48    102s] z: 4, totalTracks: 1
[04/09 21:10:48    102s] z: 6, totalTracks: 1
[04/09 21:10:48    102s] z: 8, totalTracks: 1
[04/09 21:10:48    102s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:48    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2014.1M, EPOCH TIME: 1712722248.824332
[04/09 21:10:48    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:48    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:48    102s] 
[04/09 21:10:48    102s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:48    102s] OPERPROF:     Starting CMU at level 3, MEM:2014.1M, EPOCH TIME: 1712722248.905771
[04/09 21:10:48    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2014.1M, EPOCH TIME: 1712722248.907296
[04/09 21:10:48    102s] 
[04/09 21:10:48    102s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:48    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.089, MEM:2014.1M, EPOCH TIME: 1712722248.913269
[04/09 21:10:48    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2014.1M, EPOCH TIME: 1712722248.913573
[04/09 21:10:48    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2014.1M, EPOCH TIME: 1712722248.913757
[04/09 21:10:48    102s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2014.1MB).
[04/09 21:10:48    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:2014.1M, EPOCH TIME: 1712722248.914157
[04/09 21:10:49    102s] TotalInstCnt at PhyDesignMc Initialization: 211
[04/09 21:10:49    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2014.1M
[04/09 21:10:49    102s] ### Creating RouteCongInterface, started
[04/09 21:10:49    102s] 
[04/09 21:10:49    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 21:10:49    102s] 
[04/09 21:10:49    102s] #optDebug: {0, 1.000}
[04/09 21:10:49    102s] ### Creating RouteCongInterface, finished
[04/09 21:10:49    102s] {MG  {9 0 24.3 1.8333} }
[04/09 21:10:49    103s] *** Starting multi-driver net buffering ***
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] Processing tracks to init pin-track alignment.
[04/09 21:10:49    103s] z: 2, totalTracks: 1
[04/09 21:10:49    103s] z: 4, totalTracks: 1
[04/09 21:10:49    103s] z: 6, totalTracks: 1
[04/09 21:10:49    103s] z: 8, totalTracks: 1
[04/09 21:10:49    103s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:49    103s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2071.3M, EPOCH TIME: 1712722249.548890
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:49    103s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.082, MEM:2071.3M, EPOCH TIME: 1712722249.630693
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2071.3M, EPOCH TIME: 1712722249.693059
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:2071.3M, EPOCH TIME: 1712722249.693866
[04/09 21:10:49    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2071.3M, EPOCH TIME: 1712722249.694157
[04/09 21:10:49    103s] Processing tracks to init pin-track alignment.
[04/09 21:10:49    103s] z: 2, totalTracks: 1
[04/09 21:10:49    103s] z: 4, totalTracks: 1
[04/09 21:10:49    103s] z: 6, totalTracks: 1
[04/09 21:10:49    103s] z: 8, totalTracks: 1
[04/09 21:10:49    103s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:49    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2071.3M, EPOCH TIME: 1712722249.706193
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:49    103s] OPERPROF:     Starting CMU at level 3, MEM:2071.3M, EPOCH TIME: 1712722249.782861
[04/09 21:10:49    103s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:2071.3M, EPOCH TIME: 1712722249.785775
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:49    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.086, MEM:2071.3M, EPOCH TIME: 1712722249.792268
[04/09 21:10:49    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.3M, EPOCH TIME: 1712722249.792584
[04/09 21:10:49    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.3M, EPOCH TIME: 1712722249.792755
[04/09 21:10:49    103s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2071.3MB).
[04/09 21:10:49    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:2071.3M, EPOCH TIME: 1712722249.793141
[04/09 21:10:49    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2074.4M, EPOCH TIME: 1712722249.810630
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2071.4M, EPOCH TIME: 1712722249.827223
[04/09 21:10:49    103s] *summary: 8 non-ignored multi-driver nets.
[04/09 21:10:49    103s] *       : 8 unbuffered.
[04/09 21:10:49    103s] *       : 8 bufferable.
[04/09 21:10:49    103s] *       : 0 targeted for timing fix; 0 buffered.
[04/09 21:10:49    103s] *       : 8 targeted for DRV fix; 8 buffered.
[04/09 21:10:49    103s] *       : buffered 8 multi-driver nets total:
[04/09 21:10:49    103s] *       : used 6 buffers of type 'NBUFFX8_HVT'.
[04/09 21:10:49    103s] *       : used 2 buffers of type 'NBUFFX4_HVT'.
[04/09 21:10:49    103s] *** Finished buffering multi-driver nets (CPU=0:00:00.3, MEM=2071.4M) ***
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s] *** Finish Multi Driver Net Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2127.1M) ***
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s] Total-nets :: 273, Stn-nets :: 31, ratio :: 11.3553 %, Total-len 34982.6, Stn-len 6459.65
[04/09 21:10:49    103s] TotalInstCnt at PhyDesignMc Destruction: 211
[04/09 21:10:49    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.4
[04/09 21:10:49    103s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:43.4/0:02:47.6 (0.6), mem = 2098.5M
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s] =============================================================================================
[04/09 21:10:49    103s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[04/09 21:10:49    103s] =============================================================================================
[04/09 21:10:49    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:49    103s] ---------------------------------------------------------------------------------------------
[04/09 21:10:49    103s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:49    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:49    103s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  17.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:10:49    103s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:10:49    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:49    103s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 21:10:49    103s] [ IncrDelayCalc          ]      3   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 21:10:49    103s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:49    103s] [ MISC                   ]          0:00:00.7  (  61.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 21:10:49    103s] ---------------------------------------------------------------------------------------------
[04/09 21:10:49    103s]  DrvOpt #2 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 21:10:49    103s] ---------------------------------------------------------------------------------------------
[04/09 21:10:49    103s] 
[04/09 21:10:49    103s] End: Processing multi-driver nets
[04/09 21:10:49    103s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/09 21:10:49    103s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:43.4/0:02:47.6 (0.6), mem = 2098.5M
[04/09 21:10:49    103s] Info: 15 io nets excluded
[04/09 21:10:49    103s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:10:49    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.5
[04/09 21:10:49    103s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:49    103s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2098.5M
[04/09 21:10:49    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:2098.5M, EPOCH TIME: 1712722249.953510
[04/09 21:10:49    103s] Processing tracks to init pin-track alignment.
[04/09 21:10:49    103s] z: 2, totalTracks: 1
[04/09 21:10:49    103s] z: 4, totalTracks: 1
[04/09 21:10:49    103s] z: 6, totalTracks: 1
[04/09 21:10:49    103s] z: 8, totalTracks: 1
[04/09 21:10:49    103s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:49    103s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2098.5M, EPOCH TIME: 1712722249.966929
[04/09 21:10:49    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:49    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:50    103s] 
[04/09 21:10:50    103s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:50    103s] OPERPROF:     Starting CMU at level 3, MEM:2098.5M, EPOCH TIME: 1712722250.070067
[04/09 21:10:50    103s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2098.5M, EPOCH TIME: 1712722250.073166
[04/09 21:10:50    103s] 
[04/09 21:10:50    103s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:50    103s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.147, MEM:2098.5M, EPOCH TIME: 1712722250.114146
[04/09 21:10:50    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2098.5M, EPOCH TIME: 1712722250.114529
[04/09 21:10:50    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2098.5M, EPOCH TIME: 1712722250.114840
[04/09 21:10:50    103s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2098.5MB).
[04/09 21:10:50    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.162, MEM:2098.5M, EPOCH TIME: 1712722250.115599
[04/09 21:10:50    103s] InstCnt mismatch: prevInstCnt = 211, ttlInstCnt = 219
[04/09 21:10:50    103s] TotalInstCnt at PhyDesignMc Initialization: 219
[04/09 21:10:50    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:44 mem=2098.5M
[04/09 21:10:50    103s] ### Creating RouteCongInterface, started
[04/09 21:10:50    103s] 
[04/09 21:10:50    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 21:10:50    103s] 
[04/09 21:10:50    103s] #optDebug: {0, 1.000}
[04/09 21:10:50    103s] ### Creating RouteCongInterface, finished
[04/09 21:10:50    103s] {MG  {9 0 24.3 1.8333} }
[04/09 21:10:50    104s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 21:10:50    104s] [GPS-DRV] maxDensity (design): 0.95
[04/09 21:10:50    104s] [GPS-DRV] maxLocalDensity: 1.2
[04/09 21:10:50    104s] [GPS-DRV] All active and enabled setup views
[04/09 21:10:50    104s] [GPS-DRV]     func_max_scenario
[04/09 21:10:50    104s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 21:10:50    104s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 21:10:50    104s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 21:10:50    104s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/09 21:10:50    104s] [GPS-DRV] timing-driven DRV settings
[04/09 21:10:50    104s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 21:10:50    104s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2117.6M, EPOCH TIME: 1712722250.886193
[04/09 21:10:50    104s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2117.6M, EPOCH TIME: 1712722250.886946
[04/09 21:10:50    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:10:50    104s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 21:10:50    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:10:50    104s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 21:10:50    104s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:10:50    104s] Info: violation cost 529.009766 (cap = 377.628937, tran = 151.380951, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:10:50    104s] |    29|    29|    -0.65|    54|   110|    -0.09|     0|     0|     0|     0|    -0.30|    -0.43|       0|       0|       0|  0.22%|          |         |
[04/09 21:10:51    105s] Info: violation cost 100.731720 (cap = 100.731720, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:10:51    105s] |     0|     0|     0.00|    11|    67|    -0.03|     0|     0|     0|     0|     0.33|     0.00|      44|      22|      14|  0.27%| 0:00:01.0|  2117.6M|
[04/09 21:10:51    105s] Info: violation cost 100.367172 (cap = 100.367172, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:10:51    105s] |     0|     0|     0.00|     8|    64|    -0.03|     0|     0|     0|     0|     0.33|     0.00|       1|       0|       3|  0.27%| 0:00:00.0|  2117.6M|
[04/09 21:10:51    105s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] ###############################################################################
[04/09 21:10:51    105s] #
[04/09 21:10:51    105s] #  Large fanout net report:  
[04/09 21:10:51    105s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 21:10:51    105s] #     - current density: 0.27
[04/09 21:10:51    105s] #
[04/09 21:10:51    105s] #  List of high fanout nets:
[04/09 21:10:51    105s] #
[04/09 21:10:51    105s] ###############################################################################
[04/09 21:10:51    105s] Bottom Preferred Layer:
[04/09 21:10:51    105s]     None
[04/09 21:10:51    105s] Via Pillar Rule:
[04/09 21:10:51    105s]     None
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] =======================================================================
[04/09 21:10:51    105s]                 Reasons for remaining drv violations
[04/09 21:10:51    105s] =======================================================================
[04/09 21:10:51    105s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] MultiBuffering failure reasons
[04/09 21:10:51    105s] ------------------------------------------------
[04/09 21:10:51    105s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2117.6M) ***
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] Total-nets :: 340, Stn-nets :: 54, ratio :: 15.8824 %, Total-len 35013.3, Stn-len 9460.19
[04/09 21:10:51    105s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2098.5M, EPOCH TIME: 1712722251.966804
[04/09 21:10:51    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 21:10:51    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:51    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:51    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:51    105s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2022.5M, EPOCH TIME: 1712722251.986468
[04/09 21:10:51    105s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 21:10:51    105s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.5
[04/09 21:10:51    105s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:45.4/0:02:49.7 (0.6), mem = 2022.5M
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] =============================================================================================
[04/09 21:10:51    105s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[04/09 21:10:51    105s] =============================================================================================
[04/09 21:10:51    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:51    105s] ---------------------------------------------------------------------------------------------
[04/09 21:10:51    105s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:51    105s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:51    105s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  13.6 % )     0:00:00.3 /  0:00:00.2    0.9
[04/09 21:10:51    105s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 21:10:51    105s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   8.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:10:51    105s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:51    105s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.0    1.0
[04/09 21:10:51    105s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 21:10:51    105s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:51    105s] [ OptEval                ]      5   0:00:00.6  (  31.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/09 21:10:51    105s] [ OptCommit              ]      5   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 21:10:51    105s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.1
[04/09 21:10:51    105s] [ IncrDelayCalc          ]     30   0:00:00.2  (  11.2 % )     0:00:00.2 /  0:00:00.3    1.1
[04/09 21:10:51    105s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 21:10:51    105s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:51    105s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.2
[04/09 21:10:51    105s] [ MISC                   ]          0:00:00.5  (  25.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 21:10:51    105s] ---------------------------------------------------------------------------------------------
[04/09 21:10:51    105s]  DrvOpt #3 TOTAL                    0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:02.0    1.0
[04/09 21:10:51    105s] ---------------------------------------------------------------------------------------------
[04/09 21:10:51    105s] 
[04/09 21:10:51    105s] End: GigaOpt DRV Optimization
[04/09 21:10:51    105s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/09 21:10:51    105s] **optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1637.2M, totSessionCpu=0:01:45 **
[04/09 21:10:52    105s] 
[04/09 21:10:52    105s] Active setup views:
[04/09 21:10:52    105s]  func_max_scenario
[04/09 21:10:52    105s]   Dominating endpoints: 0
[04/09 21:10:52    105s]   Dominating TNS: -0.000
[04/09 21:10:52    105s] 
[04/09 21:10:52    105s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 21:10:52    105s] Deleting Lib Analyzer.
[04/09 21:10:52    105s] Begin: GigaOpt Global Optimization
[04/09 21:10:52    105s] *info: use new DP (enabled)
[04/09 21:10:52    105s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/09 21:10:52    105s] Info: 15 io nets excluded
[04/09 21:10:52    105s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:10:52    105s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:45.5/0:02:49.7 (0.6), mem = 2060.6M
[04/09 21:10:52    105s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.6
[04/09 21:10:52    105s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:52    105s] ### Creating PhyDesignMc. totSessionCpu=0:01:45 mem=2060.6M
[04/09 21:10:52    105s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 21:10:52    105s] OPERPROF: Starting DPlace-Init at level 1, MEM:2060.6M, EPOCH TIME: 1712722252.033601
[04/09 21:10:52    105s] Processing tracks to init pin-track alignment.
[04/09 21:10:52    105s] z: 2, totalTracks: 1
[04/09 21:10:52    105s] z: 4, totalTracks: 1
[04/09 21:10:52    105s] z: 6, totalTracks: 1
[04/09 21:10:52    105s] z: 8, totalTracks: 1
[04/09 21:10:52    105s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:52    105s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2060.6M, EPOCH TIME: 1712722252.047264
[04/09 21:10:52    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:52    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:52    105s] 
[04/09 21:10:52    105s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:52    105s] OPERPROF:     Starting CMU at level 3, MEM:2060.6M, EPOCH TIME: 1712722252.161266
[04/09 21:10:52    105s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2060.6M, EPOCH TIME: 1712722252.165213
[04/09 21:10:52    105s] 
[04/09 21:10:52    105s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:52    105s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.130, MEM:2060.6M, EPOCH TIME: 1712722252.177143
[04/09 21:10:52    105s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2060.6M, EPOCH TIME: 1712722252.177528
[04/09 21:10:52    105s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2060.6M, EPOCH TIME: 1712722252.177844
[04/09 21:10:52    105s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2060.6MB).
[04/09 21:10:52    105s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.145, MEM:2060.6M, EPOCH TIME: 1712722252.178535
[04/09 21:10:52    105s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 21:10:52    105s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=2060.6M
[04/09 21:10:52    105s] ### Creating RouteCongInterface, started
[04/09 21:10:52    105s] 
[04/09 21:10:52    105s] Creating Lib Analyzer ...
[04/09 21:10:52    105s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 21:10:52    105s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 21:10:52    105s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:10:52    105s] 
[04/09 21:10:52    106s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:53    106s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:47 mem=2060.6M
[04/09 21:10:53    106s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:47 mem=2060.6M
[04/09 21:10:53    106s] Creating Lib Analyzer, finished. 
[04/09 21:10:53    107s] 
[04/09 21:10:53    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 21:10:53    107s] 
[04/09 21:10:53    107s] #optDebug: {0, 1.000}
[04/09 21:10:53    107s] ### Creating RouteCongInterface, finished
[04/09 21:10:53    107s] {MG  {9 0 24.3 1.8333} }
[04/09 21:10:54    107s] *info: 15 io nets excluded
[04/09 21:10:54    107s] *info: 6 clock nets excluded
[04/09 21:10:54    107s] *info: 8 multi-driver nets excluded.
[04/09 21:10:54    107s] *info: 2 no-driver nets excluded.
[04/09 21:10:54    107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2079.7M, EPOCH TIME: 1712722254.201003
[04/09 21:10:54    107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2079.7M, EPOCH TIME: 1712722254.201376
[04/09 21:10:54    107s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[04/09 21:10:54    107s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 21:10:54    107s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|           End Point            |
[04/09 21:10:54    107s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 21:10:54    107s] |   0.000|   0.000|    0.27%|   0:00:00.0| 2079.7M|func_max_scenario|       NA| NA                             |
[04/09 21:10:54    107s] +--------+--------+---------+------------+--------+-----------------+---------+--------------------------------+
[04/09 21:10:54    107s] 
[04/09 21:10:54    107s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.7M) ***
[04/09 21:10:54    107s] 
[04/09 21:10:54    107s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2079.7M) ***
[04/09 21:10:54    107s] Bottom Preferred Layer:
[04/09 21:10:54    107s]     None
[04/09 21:10:54    107s] Via Pillar Rule:
[04/09 21:10:54    107s]     None
[04/09 21:10:54    107s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/09 21:10:54    107s] Total-nets :: 340, Stn-nets :: 54, ratio :: 15.8824 %, Total-len 35013.3, Stn-len 9460.19
[04/09 21:10:54    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2060.6M, EPOCH TIME: 1712722254.525753
[04/09 21:10:54    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 21:10:54    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:54    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:54    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:54    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:2020.6M, EPOCH TIME: 1712722254.541122
[04/09 21:10:54    107s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 21:10:54    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.6
[04/09 21:10:54    107s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:48.0/0:02:52.2 (0.6), mem = 2020.6M
[04/09 21:10:54    107s] 
[04/09 21:10:54    107s] =============================================================================================
[04/09 21:10:54    107s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[04/09 21:10:54    107s] =============================================================================================
[04/09 21:10:54    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:54    107s] ---------------------------------------------------------------------------------------------
[04/09 21:10:54    107s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:54    107s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  45.9 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 21:10:54    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:54    107s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  12.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:10:54    107s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:54    107s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.2 % )     0:00:01.3 /  0:00:01.3    1.0
[04/09 21:10:54    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:54    107s] [ TransformInit          ]      1   0:00:00.6  (  21.9 % )     0:00:00.6 /  0:00:00.5    1.0
[04/09 21:10:54    107s] [ MISC                   ]          0:00:00.3  (  13.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:10:54    107s] ---------------------------------------------------------------------------------------------
[04/09 21:10:54    107s]  GlobalOpt #1 TOTAL                 0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/09 21:10:54    107s] ---------------------------------------------------------------------------------------------
[04/09 21:10:54    107s] 
[04/09 21:10:54    107s] End: GigaOpt Global Optimization
[04/09 21:10:54    108s] *** Timing Is met
[04/09 21:10:54    108s] *** Check timing (0:00:00.0)
[04/09 21:10:54    108s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 21:10:54    108s] Deleting Lib Analyzer.
[04/09 21:10:54    108s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/09 21:10:54    108s] Info: 15 io nets excluded
[04/09 21:10:54    108s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:10:54    108s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2020.6M
[04/09 21:10:54    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2020.6M
[04/09 21:10:54    108s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/09 21:10:54    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:10:54    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=2077.9M
[04/09 21:10:54    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.9M, EPOCH TIME: 1712722254.575590
[04/09 21:10:54    108s] Processing tracks to init pin-track alignment.
[04/09 21:10:54    108s] z: 2, totalTracks: 1
[04/09 21:10:54    108s] z: 4, totalTracks: 1
[04/09 21:10:54    108s] z: 6, totalTracks: 1
[04/09 21:10:54    108s] z: 8, totalTracks: 1
[04/09 21:10:54    108s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:54    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.9M, EPOCH TIME: 1712722254.587626
[04/09 21:10:54    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:54    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:54    108s] 
[04/09 21:10:54    108s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:54    108s] OPERPROF:     Starting CMU at level 3, MEM:2077.9M, EPOCH TIME: 1712722254.744111
[04/09 21:10:54    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2077.9M, EPOCH TIME: 1712722254.747816
[04/09 21:10:54    108s] 
[04/09 21:10:54    108s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:10:54    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.176, MEM:2077.9M, EPOCH TIME: 1712722254.763936
[04/09 21:10:54    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.9M, EPOCH TIME: 1712722254.764565
[04/09 21:10:54    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2077.9M, EPOCH TIME: 1712722254.765152
[04/09 21:10:54    108s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2077.9MB).
[04/09 21:10:54    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.191, MEM:2077.9M, EPOCH TIME: 1712722254.766396
[04/09 21:10:55    108s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 21:10:55    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=2077.9M
[04/09 21:10:55    108s] Begin: Area Reclaim Optimization
[04/09 21:10:55    108s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:48.5/0:02:52.7 (0.6), mem = 2077.9M
[04/09 21:10:55    108s] 
[04/09 21:10:55    108s] Creating Lib Analyzer ...
[04/09 21:10:55    108s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 21:10:55    108s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 21:10:55    108s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:10:55    108s] 
[04/09 21:10:55    108s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:10:55    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=2079.9M
[04/09 21:10:55    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=2079.9M
[04/09 21:10:55    109s] Creating Lib Analyzer, finished. 
[04/09 21:10:55    109s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.7
[04/09 21:10:55    109s] ### Creating RouteCongInterface, started
[04/09 21:10:56    109s] 
[04/09 21:10:56    109s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 21:10:56    109s] 
[04/09 21:10:56    109s] #optDebug: {0, 1.000}
[04/09 21:10:56    109s] ### Creating RouteCongInterface, finished
[04/09 21:10:56    109s] {MG  {9 0 24.3 1.8333} }
[04/09 21:10:56    109s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2079.9M, EPOCH TIME: 1712722256.398698
[04/09 21:10:56    109s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2079.9M, EPOCH TIME: 1712722256.399109
[04/09 21:10:56    109s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 21:10:56    109s] +---------+---------+--------+--------+------------+--------+
[04/09 21:10:56    109s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 21:10:56    109s] +---------+---------+--------+--------+------------+--------+
[04/09 21:10:56    109s] |    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2079.9M|
[04/09 21:10:56    109s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2079.9M|
[04/09 21:10:56    109s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 21:10:56    109s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2079.9M|
[04/09 21:10:56    110s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2079.9M|
[04/09 21:10:56    110s] |    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2100.0M|
[04/09 21:10:56    110s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2100.0M|
[04/09 21:10:56    110s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 21:10:56    110s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2100.0M|
[04/09 21:10:56    110s] +---------+---------+--------+--------+------------+--------+
[04/09 21:10:56    110s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[04/09 21:10:56    110s] --------------------------------------------------------------
[04/09 21:10:56    110s] |                                   | Total     | Sequential |
[04/09 21:10:56    110s] --------------------------------------------------------------
[04/09 21:10:56    110s] | Num insts resized                 |       2  |       0    |
[04/09 21:10:56    110s] | Num insts undone                  |       0  |       0    |
[04/09 21:10:56    110s] | Num insts Downsized               |       2  |       0    |
[04/09 21:10:56    110s] | Num insts Samesized               |       0  |       0    |
[04/09 21:10:56    110s] | Num insts Upsized                 |       0  |       0    |
[04/09 21:10:56    110s] | Num multiple commits+uncommits    |       0  |       -    |
[04/09 21:10:56    110s] --------------------------------------------------------------
[04/09 21:10:56    110s] Bottom Preferred Layer:
[04/09 21:10:56    110s]     None
[04/09 21:10:56    110s] Via Pillar Rule:
[04/09 21:10:56    110s]     None
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/09 21:10:56    110s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:01.0) **
[04/09 21:10:56    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.7
[04/09 21:10:56    110s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:50.2/0:02:54.4 (0.6), mem = 2100.0M
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s] =============================================================================================
[04/09 21:10:56    110s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[04/09 21:10:56    110s] =============================================================================================
[04/09 21:10:56    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:10:56    110s] ---------------------------------------------------------------------------------------------
[04/09 21:10:56    110s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  49.9 % )     0:00:00.9 /  0:00:00.8    1.0
[04/09 21:10:56    110s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.2    1.0
[04/09 21:10:56    110s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:10:56    110s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:10:56    110s] [ OptGetWeight           ]     60   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ OptEval                ]     60   0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 21:10:56    110s] [ OptCommit              ]     60   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 21:10:56    110s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:10:56    110s] [ MISC                   ]          0:00:00.4  (  22.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/09 21:10:56    110s] ---------------------------------------------------------------------------------------------
[04/09 21:10:56    110s]  AreaOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/09 21:10:56    110s] ---------------------------------------------------------------------------------------------
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s] Executing incremental physical updates
[04/09 21:10:56    110s] Executing incremental physical updates
[04/09 21:10:56    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2080.9M, EPOCH TIME: 1712722256.735560
[04/09 21:10:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 21:10:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:56    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.017, MEM:2023.9M, EPOCH TIME: 1712722256.752144
[04/09 21:10:56    110s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 21:10:56    110s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=2023.88M, totSessionCpu=0:01:50).
[04/09 21:10:56    110s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2023.9M, EPOCH TIME: 1712722256.787469
[04/09 21:10:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:56    110s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.097, MEM:2023.9M, EPOCH TIME: 1712722256.884243
[04/09 21:10:56    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:10:56    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:56    110s] **INFO: Flow update: Design is easy to close.
[04/09 21:10:56    110s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.4/0:02:54.6 (0.6), mem = 2023.9M
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s] *** Start incrementalPlace ***
[04/09 21:10:56    110s] User Input Parameters:
[04/09 21:10:56    110s] - Congestion Driven    : On
[04/09 21:10:56    110s] - Timing Driven        : On
[04/09 21:10:56    110s] - Area-Violation Based : On
[04/09 21:10:56    110s] - Start Rollback Level : -5
[04/09 21:10:56    110s] - Legalized            : On
[04/09 21:10:56    110s] - Window Based         : Off
[04/09 21:10:56    110s] - eDen incr mode       : Off
[04/09 21:10:56    110s] - Small incr mode      : Off
[04/09 21:10:56    110s] 
[04/09 21:10:56    110s] no activity file in design. spp won't run.
[04/09 21:10:57    110s] No Views given, use default active views for adaptive view pruning
[04/09 21:10:57    110s] SKP will enable view:
[04/09 21:10:57    110s]   func_max_scenario
[04/09 21:10:57    110s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2023.9M, EPOCH TIME: 1712722257.075925
[04/09 21:10:57    110s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:2023.9M, EPOCH TIME: 1712722257.085757
[04/09 21:10:57    110s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2023.9M, EPOCH TIME: 1712722257.086090
[04/09 21:10:57    110s] Starting Early Global Route congestion estimation: mem = 2023.9M
[04/09 21:10:57    110s] (I)      ======================= Layers ========================
[04/09 21:10:57    110s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:57    110s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:10:57    110s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:57    110s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:10:57    110s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:10:57    110s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:57    110s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:10:57    110s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:10:57    110s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:10:57    110s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:10:57    110s] (I)      Started Import and model ( Curr Mem: 2023.88 MB )
[04/09 21:10:57    110s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:10:57    110s] (I)      == Non-default Options ==
[04/09 21:10:57    110s] (I)      Maximum routing layer                              : 10
[04/09 21:10:57    110s] (I)      Number of threads                                  : 1
[04/09 21:10:57    110s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 21:10:57    110s] (I)      Method to set GCell size                           : row
[04/09 21:10:57    110s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:10:57    110s] (I)      Use row-based GCell size
[04/09 21:10:57    110s] (I)      Use row-based GCell align
[04/09 21:10:57    110s] (I)      layer 0 area = 10000
[04/09 21:10:57    110s] (I)      layer 1 area = 16000
[04/09 21:10:57    110s] (I)      layer 2 area = 16000
[04/09 21:10:57    110s] (I)      layer 3 area = 16000
[04/09 21:10:57    110s] (I)      layer 4 area = 16000
[04/09 21:10:57    110s] (I)      layer 5 area = 16000
[04/09 21:10:57    110s] (I)      layer 6 area = 16000
[04/09 21:10:57    110s] (I)      layer 7 area = 16000
[04/09 21:10:57    110s] (I)      layer 8 area = 55000
[04/09 21:10:57    110s] (I)      layer 9 area = 4000000
[04/09 21:10:57    110s] (I)      GCell unit size   : 1672
[04/09 21:10:57    110s] (I)      GCell multiplier  : 1
[04/09 21:10:57    110s] (I)      GCell row height  : 1672
[04/09 21:10:57    110s] (I)      Actual row height : 1672
[04/09 21:10:57    110s] (I)      GCell align ref   : 310032 310032
[04/09 21:10:57    110s] [NR-eGR] Track table information for default rule: 
[04/09 21:10:57    110s] [NR-eGR] M1 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M2 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M3 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M4 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M5 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M6 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M7 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M8 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] M9 has single uniform track structure
[04/09 21:10:57    110s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:10:57    110s] (I)      ============== Default via ===============
[04/09 21:10:57    110s] (I)      +---+------------------+-----------------+
[04/09 21:10:57    110s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:10:57    110s] (I)      +---+------------------+-----------------+
[04/09 21:10:57    110s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:10:57    110s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:10:57    110s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:10:57    110s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:10:57    110s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:10:57    110s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:10:57    110s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:10:57    110s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:10:57    110s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:10:57    110s] (I)      +---+------------------+-----------------+
[04/09 21:10:57    110s] [NR-eGR] Read 73417 PG shapes
[04/09 21:10:57    110s] [NR-eGR] Read 0 clock shapes
[04/09 21:10:57    110s] [NR-eGR] Read 0 other shapes
[04/09 21:10:57    110s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:10:57    110s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:10:57    110s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:10:57    110s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:10:57    110s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:10:57    110s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:10:57    110s] [NR-eGR] #Other Blockages    : 0
[04/09 21:10:57    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:10:57    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:10:57    110s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 21:10:57    110s] (I)      early_global_route_priority property id does not exist.
[04/09 21:10:57    110s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:10:57    110s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:10:57    110s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:10:57    110s] (I)      Number of ignored nets                =      0
[04/09 21:10:57    110s] (I)      Number of connected nets              =      0
[04/09 21:10:57    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:10:57    110s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:10:57    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:10:57    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:10:57    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:10:57    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:10:57    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:10:57    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:10:57    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:10:57    110s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:10:57    110s] (I)      Ndr track 0 does not exist
[04/09 21:10:57    111s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:10:57    111s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:10:57    111s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:10:57    111s] (I)      Site width          :   152  (dbu)
[04/09 21:10:57    111s] (I)      Row height          :  1672  (dbu)
[04/09 21:10:57    111s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:10:57    111s] (I)      GCell width         :  1672  (dbu)
[04/09 21:10:57    111s] (I)      GCell height        :  1672  (dbu)
[04/09 21:10:57    111s] (I)      Grid                :   718   718    10
[04/09 21:10:57    111s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:10:57    111s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 21:10:57    111s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 21:10:57    111s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:10:57    111s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:10:57    111s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:10:57    111s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:10:57    111s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:10:57    111s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 21:10:57    111s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:10:57    111s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:10:57    111s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:10:57    111s] (I)      --------------------------------------------------------
[04/09 21:10:57    111s] 
[04/09 21:10:57    111s] [NR-eGR] ============ Routing rule table ============
[04/09 21:10:57    111s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 21:10:57    111s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:10:57    111s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:10:57    111s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:10:57    111s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:57    111s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:10:57    111s] [NR-eGR] ========================================
[04/09 21:10:57    111s] [NR-eGR] 
[04/09 21:10:57    111s] (I)      =============== Blocked Tracks ===============
[04/09 21:10:57    111s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:57    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:10:57    111s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:57    111s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:10:57    111s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 21:10:57    111s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 21:10:57    111s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 21:10:57    111s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 21:10:57    111s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 21:10:57    111s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 21:10:57    111s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 21:10:57    111s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 21:10:57    111s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 21:10:57    111s] (I)      +-------+---------+----------+---------------+
[04/09 21:10:57    111s] (I)      Finished Import and model ( CPU: 0.52 sec, Real: 0.51 sec, Curr Mem: 2092.82 MB )
[04/09 21:10:57    111s] (I)      Reset routing kernel
[04/09 21:10:57    111s] (I)      Started Global Routing ( Curr Mem: 2092.82 MB )
[04/09 21:10:57    111s] (I)      totalPins=1206  totalGlobalPin=1166 (96.68%)
[04/09 21:10:57    111s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 21:10:57    111s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 21:10:57    111s] (I)      
[04/09 21:10:57    111s] (I)      ============  Phase 1a Route ============
[04/09 21:10:57    111s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:10:57    111s] (I)      Usage: 20722 = (8600 H, 12122 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 2.027e+04um V)
[04/09 21:10:57    111s] (I)      
[04/09 21:10:57    111s] (I)      ============  Phase 1b Route ============
[04/09 21:10:57    111s] (I)      Usage: 20774 = (8618 H, 12156 V) = (0.19% H, 0.13% V) = (1.441e+04um H, 2.032e+04um V)
[04/09 21:10:57    111s] (I)      Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 3.473413e+04um
[04/09 21:10:57    111s] (I)      Congestion metric : 0.01%H 0.03%V, 0.04%HV
[04/09 21:10:57    111s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 21:10:57    111s] (I)      
[04/09 21:10:57    111s] (I)      ============  Phase 1c Route ============
[04/09 21:10:57    111s] (I)      Level2 Grid: 144 x 144
[04/09 21:10:57    111s] (I)      Usage: 20902 = (8640 H, 12262 V) = (0.19% H, 0.14% V) = (1.445e+04um H, 2.050e+04um V)
[04/09 21:10:57    111s] (I)      
[04/09 21:10:57    111s] (I)      ============  Phase 1d Route ============
[04/09 21:10:57    111s] (I)      Usage: 20906 = (8640 H, 12266 V) = (0.19% H, 0.14% V) = (1.445e+04um H, 2.051e+04um V)
[04/09 21:10:57    111s] (I)      
[04/09 21:10:57    111s] (I)      ============  Phase 1e Route ============
[04/09 21:10:57    111s] (I)      Usage: 20906 = (8640 H, 12266 V) = (0.19% H, 0.14% V) = (1.445e+04um H, 2.051e+04um V)
[04/09 21:10:57    111s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.495483e+04um
[04/09 21:10:57    111s] (I)      
[04/09 21:10:57    111s] (I)      ============  Phase 1l Route ============
[04/09 21:10:58    111s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 21:10:58    111s] (I)      Layer  2:    4149907      3703         7     1444663     4218203    (25.51%) 
[04/09 21:10:58    111s] (I)      Layer  3:    2088355      4349        59      708488     2122945    (25.02%) 
[04/09 21:10:58    111s] (I)      Layer  4:    2651374      2745        19      140195     2691238    ( 4.95%) 
[04/09 21:10:58    111s] (I)      Layer  5:    1328765      2589        19       67446     1348270    ( 4.76%) 
[04/09 21:10:58    111s] (I)      Layer  6:    1401384      6018       183           0     1415716    ( 0.00%) 
[04/09 21:10:58    111s] (I)      Layer  7:     681555      1855        38       16545      691313    ( 2.34%) 
[04/09 21:10:58    111s] (I)      Layer  8:     682296       410        12       24040      683818    ( 3.40%) 
[04/09 21:10:58    111s] (I)      Layer  9:     353285       151         0      111009      242921    (31.36%) 
[04/09 21:10:58    111s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 21:10:58    111s] (I)      Total:      13504823     21820       337     2631545    13472224    (16.34%) 
[04/09 21:10:58    111s] (I)      
[04/09 21:10:58    111s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 21:10:58    111s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/09 21:10:58    111s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/09 21:10:58    111s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[04/09 21:10:58    111s] [NR-eGR] --------------------------------------------------------------------------------
[04/09 21:10:58    111s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR]      M2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR]      M3 ( 3)        49( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/09 21:10:58    111s] [NR-eGR]      M4 ( 4)        18( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR]      M5 ( 5)        15( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR]      M6 ( 6)       129( 0.03%)        10( 0.00%)         1( 0.00%)   ( 0.03%) 
[04/09 21:10:58    111s] [NR-eGR]      M7 ( 7)        26( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/09 21:10:58    111s] [NR-eGR]      M8 ( 8)        12( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:10:58    111s] [NR-eGR] --------------------------------------------------------------------------------
[04/09 21:10:58    111s] [NR-eGR]        Total       255( 0.01%)        13( 0.00%)         1( 0.00%)   ( 0.01%) 
[04/09 21:10:58    111s] [NR-eGR] 
[04/09 21:10:58    111s] (I)      Finished Global Routing ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 2092.82 MB )
[04/09 21:10:58    111s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 21:10:58    112s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[04/09 21:10:58    112s] Early Global Route congestion estimation runtime: 1.53 seconds, mem = 2092.8M
[04/09 21:10:58    112s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.530, REAL:1.526, MEM:2092.8M, EPOCH TIME: 1712722258.612028
[04/09 21:10:58    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:2092.8M, EPOCH TIME: 1712722258.612308
[04/09 21:10:58    112s] [hotspot] +------------+---------------+---------------+
[04/09 21:10:58    112s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 21:10:58    112s] [hotspot] +------------+---------------+---------------+
[04/09 21:10:58    112s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 21:10:58    112s] [hotspot] +------------+---------------+---------------+
[04/09 21:10:58    112s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 21:10:58    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 21:10:58    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.034, MEM:2092.8M, EPOCH TIME: 1712722258.645984
[04/09 21:10:58    112s] 
[04/09 21:10:58    112s] === incrementalPlace Internal Loop 1 ===
[04/09 21:10:58    112s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/09 21:10:58    112s] OPERPROF: Starting IPInitSPData at level 1, MEM:2092.8M, EPOCH TIME: 1712722258.647330
[04/09 21:10:58    112s] Processing tracks to init pin-track alignment.
[04/09 21:10:58    112s] z: 2, totalTracks: 1
[04/09 21:10:58    112s] z: 4, totalTracks: 1
[04/09 21:10:58    112s] z: 6, totalTracks: 1
[04/09 21:10:58    112s] z: 8, totalTracks: 1
[04/09 21:10:58    112s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:10:58    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2092.8M, EPOCH TIME: 1712722258.663945
[04/09 21:10:58    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:58    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:10:58    112s] 
[04/09 21:10:58    112s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:10:58    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.127, MEM:2092.8M, EPOCH TIME: 1712722258.790508
[04/09 21:10:58    112s] OPERPROF:   Starting post-place ADS at level 2, MEM:2092.8M, EPOCH TIME: 1712722258.790975
[04/09 21:10:58    112s] ADSU 0.003 -> 0.003. site 1809930.000 -> 1796842.800. GS 13.376
[04/09 21:10:58    112s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.200, REAL:0.195, MEM:2092.8M, EPOCH TIME: 1712722258.986312
[04/09 21:10:59    112s] OPERPROF:   Starting spMPad at level 2, MEM:2040.8M, EPOCH TIME: 1712722259.000334
[04/09 21:10:59    112s] OPERPROF:     Starting spContextMPad at level 3, MEM:2040.8M, EPOCH TIME: 1712722259.000746
[04/09 21:10:59    112s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2040.8M, EPOCH TIME: 1712722259.000916
[04/09 21:10:59    112s] OPERPROF:   Finished spMPad at level 2, CPU:0.040, REAL:0.047, MEM:2040.8M, EPOCH TIME: 1712722259.046907
[04/09 21:10:59    112s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2040.8M, EPOCH TIME: 1712722259.085642
[04/09 21:10:59    112s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2040.8M, EPOCH TIME: 1712722259.086028
[04/09 21:10:59    112s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2040.8M, EPOCH TIME: 1712722259.086310
[04/09 21:10:59    112s] no activity file in design. spp won't run.
[04/09 21:10:59    112s] [spp] 0
[04/09 21:10:59    112s] [adp] 0:1:1:3
[04/09 21:10:59    112s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2040.8M, EPOCH TIME: 1712722259.086785
[04/09 21:10:59    112s] SP #FI/SF FL/PI 0/0 286/0
[04/09 21:10:59    112s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.440, REAL:0.440, MEM:2040.8M, EPOCH TIME: 1712722259.087049
[04/09 21:10:59    112s] PP off. flexM 0
[04/09 21:10:59    112s] OPERPROF: Starting CDPad at level 1, MEM:2040.8M, EPOCH TIME: 1712722259.140552
[04/09 21:10:59    112s] 3DP is on.
[04/09 21:10:59    112s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[04/09 21:10:59    112s] design sh 0.002.
[04/09 21:10:59    112s] design sh 0.002.
[04/09 21:10:59    112s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/09 21:10:59    112s] design sh 0.002.
[04/09 21:11:01    114s] CDPadU 0.006 -> 0.004. R=0.003, N=286, GS=1.672
[04/09 21:11:01    114s] OPERPROF: Finished CDPad at level 1, CPU:2.280, REAL:2.218, MEM:2089.5M, EPOCH TIME: 1712722261.358319
[04/09 21:11:01    114s] OPERPROF: Starting InitSKP at level 1, MEM:2089.5M, EPOCH TIME: 1712722261.358673
[04/09 21:11:01    114s] no activity file in design. spp won't run.
[04/09 21:11:01    114s] no activity file in design. spp won't run.
[04/09 21:11:01    115s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[04/09 21:11:01    115s] OPERPROF: Finished InitSKP at level 1, CPU:0.310, REAL:0.329, MEM:2089.5M, EPOCH TIME: 1712722261.687865
[04/09 21:11:01    115s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 21:11:01    115s] no activity file in design. spp won't run.
[04/09 21:11:01    115s] 
[04/09 21:11:01    115s] AB Est...
[04/09 21:11:01    115s] OPERPROF: Starting npPlace at level 1, MEM:2089.5M, EPOCH TIME: 1712722261.693562
[04/09 21:11:01    115s] OPERPROF: Finished npPlace at level 1, CPU:0.220, REAL:0.220, MEM:2089.5M, EPOCH TIME: 1712722261.913848
[04/09 21:11:01    115s] Iteration  5: Skipped, with CDP Off
[04/09 21:11:01    115s] 
[04/09 21:11:01    115s] AB Est...
[04/09 21:11:01    115s] OPERPROF: Starting npPlace at level 1, MEM:2089.5M, EPOCH TIME: 1712722261.916339
[04/09 21:11:02    115s] OPERPROF: Finished npPlace at level 1, CPU:0.250, REAL:0.244, MEM:2089.5M, EPOCH TIME: 1712722262.160689
[04/09 21:11:02    115s] Iteration  6: Skipped, with CDP Off
[04/09 21:11:02    115s] 
[04/09 21:11:02    115s] AB Est...
[04/09 21:11:02    115s] OPERPROF: Starting npPlace at level 1, MEM:2089.5M, EPOCH TIME: 1712722262.163431
[04/09 21:11:02    115s] OPERPROF: Finished npPlace at level 1, CPU:0.290, REAL:0.294, MEM:2089.5M, EPOCH TIME: 1712722262.457539
[04/09 21:11:02    115s] Iteration  7: Skipped, with CDP Off
[04/09 21:11:02    115s] OPERPROF: Starting npPlace at level 1, MEM:2089.5M, EPOCH TIME: 1712722262.461826
[04/09 21:11:02    116s] Iteration  8: Total net bbox = 3.194e+04 (1.27e+04 1.92e+04)
[04/09 21:11:02    116s]               Est.  stn bbox = 3.941e+04 (1.52e+04 2.43e+04)
[04/09 21:11:02    116s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2035.9M
[04/09 21:11:02    116s] OPERPROF: Finished npPlace at level 1, CPU:0.530, REAL:0.526, MEM:2035.9M, EPOCH TIME: 1712722262.988253
[04/09 21:11:02    116s] no activity file in design. spp won't run.
[04/09 21:11:02    116s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 21:11:02    116s] no activity file in design. spp won't run.
[04/09 21:11:02    116s] OPERPROF: Starting npPlace at level 1, MEM:2035.9M, EPOCH TIME: 1712722262.997844
[04/09 21:11:03    117s] Iteration  9: Total net bbox = 3.114e+04 (1.25e+04 1.87e+04)
[04/09 21:11:03    117s]               Est.  stn bbox = 3.854e+04 (1.49e+04 2.37e+04)
[04/09 21:11:03    117s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 2035.9M
[04/09 21:11:03    117s] OPERPROF: Finished npPlace at level 1, CPU:0.580, REAL:0.589, MEM:2035.9M, EPOCH TIME: 1712722263.586817
[04/09 21:11:03    117s] Legalizing MH Cells... 0 / 0 (level 7)
[04/09 21:11:03    117s] No instances found in the vector
[04/09 21:11:03    117s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2035.9M, DRC: 0)
[04/09 21:11:03    117s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:11:03    117s] no activity file in design. spp won't run.
[04/09 21:11:03    117s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 21:11:03    117s] no activity file in design. spp won't run.
[04/09 21:11:03    117s] OPERPROF: Starting npPlace at level 1, MEM:2035.9M, EPOCH TIME: 1712722263.595712
[04/09 21:11:03    117s] Starting Early Global Route supply map. mem = 2035.9M
[04/09 21:11:03    117s] (I)      ======================= Layers ========================
[04/09 21:11:03    117s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:03    117s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:11:03    117s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:03    117s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:11:03    117s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:11:03    117s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:03    117s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:11:03    117s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:11:03    117s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:11:03    117s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:04    118s] Finished Early Global Route supply map. mem = 2120.8M
[04/09 21:11:11    124s] Iteration 10: Total net bbox = 3.136e+04 (1.26e+04 1.88e+04)
[04/09 21:11:11    124s]               Est.  stn bbox = 3.875e+04 (1.50e+04 2.37e+04)
[04/09 21:11:11    124s]               cpu = 0:00:07.4 real = 0:00:08.0 mem = 2069.9M
[04/09 21:11:11    124s] OPERPROF: Finished npPlace at level 1, CPU:7.560, REAL:7.567, MEM:2069.9M, EPOCH TIME: 1712722271.163153
[04/09 21:11:11    124s] Legalizing MH Cells... 0 / 0 (level 8)
[04/09 21:11:11    124s] No instances found in the vector
[04/09 21:11:11    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2069.9M, DRC: 0)
[04/09 21:11:11    124s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:11:11    124s] no activity file in design. spp won't run.
[04/09 21:11:11    124s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 21:11:11    124s] no activity file in design. spp won't run.
[04/09 21:11:11    124s] OPERPROF: Starting npPlace at level 1, MEM:2069.9M, EPOCH TIME: 1712722271.173130
[04/09 21:11:25    139s] Iteration 11: Total net bbox = 3.150e+04 (1.26e+04 1.89e+04)
[04/09 21:11:25    139s]               Est.  stn bbox = 3.890e+04 (1.51e+04 2.38e+04)
[04/09 21:11:25    139s]               cpu = 0:00:14.6 real = 0:00:14.0 mem = 2178.2M
[04/09 21:11:25    139s] OPERPROF: Finished npPlace at level 1, CPU:14.760, REAL:14.825, MEM:2178.2M, EPOCH TIME: 1712722285.998136
[04/09 21:11:26    139s] Legalizing MH Cells... 0 / 0 (level 9)
[04/09 21:11:26    139s] No instances found in the vector
[04/09 21:11:26    139s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2178.2M, DRC: 0)
[04/09 21:11:26    139s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:11:26    139s] no activity file in design. spp won't run.
[04/09 21:11:26    139s] NP #FI/FS/SF FL/PI: 23/10/0 286/0
[04/09 21:11:26    139s] no activity file in design. spp won't run.
[04/09 21:11:26    139s] OPERPROF: Starting npPlace at level 1, MEM:2178.2M, EPOCH TIME: 1712722286.008739
[04/09 21:11:26    139s] GP RA stats: MHOnly 0 nrInst 286 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/09 21:11:27    141s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2043.2M, EPOCH TIME: 1712722287.691114
[04/09 21:11:27    141s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.050, REAL:0.056, MEM:2055.2M, EPOCH TIME: 1712722287.746614
[04/09 21:11:27    141s] Iteration 12: Total net bbox = 3.165e+04 (1.27e+04 1.89e+04)
[04/09 21:11:27    141s]               Est.  stn bbox = 3.906e+04 (1.52e+04 2.39e+04)
[04/09 21:11:27    141s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2043.2M
[04/09 21:11:27    141s] OPERPROF: Finished npPlace at level 1, CPU:1.740, REAL:1.742, MEM:2043.2M, EPOCH TIME: 1712722287.750690
[04/09 21:11:27    141s] Legalizing MH Cells... 0 / 0 (level 10)
[04/09 21:11:27    141s] No instances found in the vector
[04/09 21:11:27    141s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2043.2M, DRC: 0)
[04/09 21:11:27    141s] 0 (out of 0) MH cells were successfully legalized.
[04/09 21:11:27    141s] Move report: Timing Driven Placement moves 286 insts, mean move: 15.83 um, max move: 209.30 um 
[04/09 21:11:27    141s] 	Max move on inst (fifomem/FE_OFC45_wdata_1): (687.75, 428.74) --> (478.46, 428.73)
[04/09 21:11:27    141s] no activity file in design. spp won't run.
[04/09 21:11:27    141s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2043.2M, EPOCH TIME: 1712722287.756729
[04/09 21:11:27    141s] Saved padding area to DB
[04/09 21:11:27    141s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2043.2M, EPOCH TIME: 1712722287.757107
[04/09 21:11:27    141s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.090, REAL:0.093, MEM:2043.2M, EPOCH TIME: 1712722287.850245
[04/09 21:11:27    141s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2043.2M, EPOCH TIME: 1712722287.875236
[04/09 21:11:27    141s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/09 21:11:27    141s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2043.2M, EPOCH TIME: 1712722287.876034
[04/09 21:11:27    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:27    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:27    141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2043.2M, EPOCH TIME: 1712722287.889042
[04/09 21:11:27    141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2043.2M, EPOCH TIME: 1712722287.890312
[04/09 21:11:27    141s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.140, REAL:0.138, MEM:2043.2M, EPOCH TIME: 1712722287.895207
[04/09 21:11:27    141s] 
[04/09 21:11:27    141s] Finished Incremental Placement (cpu=0:00:29.2, real=0:00:29.0, mem=2043.2M)
[04/09 21:11:27    141s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/09 21:11:27    141s] Type 'man IMPSP-9025' for more detail.
[04/09 21:11:27    141s] CongRepair sets shifter mode to gplace
[04/09 21:11:27    141s] TDRefine: refinePlace mode is spiral
[04/09 21:11:27    141s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2043.2M, EPOCH TIME: 1712722287.899081
[04/09 21:11:27    141s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2043.2M, EPOCH TIME: 1712722287.899261
[04/09 21:11:27    141s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2043.2M, EPOCH TIME: 1712722287.899580
[04/09 21:11:27    141s] Processing tracks to init pin-track alignment.
[04/09 21:11:27    141s] z: 2, totalTracks: 1
[04/09 21:11:27    141s] z: 4, totalTracks: 1
[04/09 21:11:27    141s] z: 6, totalTracks: 1
[04/09 21:11:27    141s] z: 8, totalTracks: 1
[04/09 21:11:27    141s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:27    141s] All LLGs are deleted
[04/09 21:11:27    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:27    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:27    141s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2043.2M, EPOCH TIME: 1712722287.911409
[04/09 21:11:27    141s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:2043.2M, EPOCH TIME: 1712722287.912911
[04/09 21:11:27    141s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2043.2M, EPOCH TIME: 1712722287.914670
[04/09 21:11:27    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:27    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:27    141s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2043.2M, EPOCH TIME: 1712722287.915275
[04/09 21:11:27    141s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:27    141s] Core basic site is unit
[04/09 21:11:27    141s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2043.2M, EPOCH TIME: 1712722287.966744
[04/09 21:11:27    141s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:11:27    141s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:11:27    141s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.009, MEM:2043.2M, EPOCH TIME: 1712722287.975608
[04/09 21:11:27    141s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 21:11:27    141s] SiteArray: use 7,331,840 bytes
[04/09 21:11:27    141s] SiteArray: current memory after site array memory allocation 2034.5M
[04/09 21:11:27    141s] SiteArray: FP blocked sites are writable
[04/09 21:11:28    141s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:11:28    141s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2034.5M, EPOCH TIME: 1712722288.006967
[04/09 21:11:28    141s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.060, REAL:0.063, MEM:2034.5M, EPOCH TIME: 1712722288.070055
[04/09 21:11:28    141s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 21:11:28    141s] Atter site array init, number of instance map data is 0.
[04/09 21:11:28    141s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.180, REAL:0.170, MEM:2034.5M, EPOCH TIME: 1712722288.084906
[04/09 21:11:28    141s] 
[04/09 21:11:28    141s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:28    141s] OPERPROF:         Starting CMU at level 5, MEM:2034.5M, EPOCH TIME: 1712722288.093273
[04/09 21:11:28    141s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2034.5M, EPOCH TIME: 1712722288.095059
[04/09 21:11:28    141s] 
[04/09 21:11:28    141s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:11:28    141s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.190, REAL:0.184, MEM:2034.5M, EPOCH TIME: 1712722288.098936
[04/09 21:11:28    141s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2034.5M, EPOCH TIME: 1712722288.099195
[04/09 21:11:28    141s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2034.5M, EPOCH TIME: 1712722288.099428
[04/09 21:11:28    141s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2034.5MB).
[04/09 21:11:28    141s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.200, REAL:0.200, MEM:2034.5M, EPOCH TIME: 1712722288.099982
[04/09 21:11:28    141s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.200, REAL:0.201, MEM:2034.5M, EPOCH TIME: 1712722288.100126
[04/09 21:11:28    141s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6125.2
[04/09 21:11:28    141s] OPERPROF:   Starting RefinePlace at level 2, MEM:2034.5M, EPOCH TIME: 1712722288.100347
[04/09 21:11:28    141s] *** Starting refinePlace (0:02:21 mem=2034.5M) ***
[04/09 21:11:28    141s] Total net bbox length = 3.186e+04 (1.291e+04 1.895e+04) (ext = 4.875e+03)
[04/09 21:11:28    141s] 
[04/09 21:11:28    141s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:28    141s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:28    141s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2034.5M, EPOCH TIME: 1712722288.109665
[04/09 21:11:28    141s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2034.5M, EPOCH TIME: 1712722288.111974
[04/09 21:11:28    141s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 21:11:28    141s] Type 'man IMPSP-5140' for more detail.
[04/09 21:11:28    141s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 21:11:28    141s] Type 'man IMPSP-315' for more detail.
[04/09 21:11:28    141s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:28    141s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:28    141s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2034.5M, EPOCH TIME: 1712722288.119096
[04/09 21:11:28    141s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2034.5M, EPOCH TIME: 1712722288.120657
[04/09 21:11:28    141s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2034.5M, EPOCH TIME: 1712722288.120890
[04/09 21:11:28    141s] Starting refinePlace ...
[04/09 21:11:28    141s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:28    141s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:28    141s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 21:11:28    141s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2034.5MB) @(0:02:21 - 0:02:22).
[04/09 21:11:28    141s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:28    141s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 21:11:28    141s] Placement tweakage begins.
[04/09 21:11:28    141s] wire length = 3.559e+04
[04/09 21:11:28    141s] wire length = 3.521e+04
[04/09 21:11:28    141s] Placement tweakage ends.
[04/09 21:11:28    141s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:28    141s] 
[04/09 21:11:28    141s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 21:11:28    141s] Move report: legalization moves 286 insts, mean move: 1.07 um, max move: 3.82 um spiral
[04/09 21:11:28    141s] 	Max move on inst (wptr_full/FE_OFC42_waddr_9): (436.69, 582.55) --> (436.19, 579.22)
[04/09 21:11:28    141s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:28    141s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:28    141s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2034.5MB) @(0:02:22 - 0:02:22).
[04/09 21:11:28    141s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 21:11:28    141s] Move report: Detail placement moves 286 insts, mean move: 1.07 um, max move: 3.82 um 
[04/09 21:11:28    141s] 	Max move on inst (wptr_full/FE_OFC42_waddr_9): (436.69, 582.55) --> (436.19, 579.22)
[04/09 21:11:28    141s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2034.5MB
[04/09 21:11:28    141s] Statistics of distance of Instance movement in refine placement:
[04/09 21:11:28    141s]   maximum (X+Y) =         3.82 um
[04/09 21:11:28    141s]   inst (wptr_full/FE_OFC42_waddr_9) with max move: (436.69, 582.55) -> (436.192, 579.224)
[04/09 21:11:28    141s]   mean    (X+Y) =         1.07 um
[04/09 21:11:28    141s] Summary Report:
[04/09 21:11:28    141s] Instances move: 286 (out of 286 movable)
[04/09 21:11:28    141s] Instances flipped: 0
[04/09 21:11:28    141s] Mean displacement: 1.07 um
[04/09 21:11:28    141s] Max displacement: 3.82 um (Instance: wptr_full/FE_OFC42_waddr_9) (436.69, 582.55) -> (436.192, 579.224)
[04/09 21:11:28    141s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
[04/09 21:11:28    141s] Total instances moved : 286
[04/09 21:11:28    141s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.060, REAL:0.056, MEM:2034.5M, EPOCH TIME: 1712722288.177019
[04/09 21:11:28    141s] Total net bbox length = 3.158e+04 (1.256e+04 1.902e+04) (ext = 4.859e+03)
[04/09 21:11:28    141s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2034.5MB
[04/09 21:11:28    141s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2034.5MB) @(0:02:21 - 0:02:22).
[04/09 21:11:28    141s] *** Finished refinePlace (0:02:22 mem=2034.5M) ***
[04/09 21:11:28    141s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6125.2
[04/09 21:11:28    141s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.078, MEM:2034.5M, EPOCH TIME: 1712722288.178019
[04/09 21:11:28    141s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2034.5M, EPOCH TIME: 1712722288.178197
[04/09 21:11:28    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:645).
[04/09 21:11:28    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:28    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:28    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:28    141s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.020, REAL:0.018, MEM:2012.5M, EPOCH TIME: 1712722288.196045
[04/09 21:11:28    141s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.300, REAL:0.297, MEM:2012.5M, EPOCH TIME: 1712722288.196361
[04/09 21:11:28    141s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2012.5M, EPOCH TIME: 1712722288.197425
[04/09 21:11:28    141s] Starting Early Global Route congestion estimation: mem = 2012.5M
[04/09 21:11:28    141s] (I)      ======================= Layers ========================
[04/09 21:11:28    141s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:28    141s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:11:28    141s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:28    141s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:11:28    141s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:11:28    141s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:28    141s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:11:28    141s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:11:28    141s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:11:28    141s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:28    141s] (I)      Started Import and model ( Curr Mem: 2012.50 MB )
[04/09 21:11:28    141s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:28    141s] (I)      == Non-default Options ==
[04/09 21:11:28    141s] (I)      Maximum routing layer                              : 10
[04/09 21:11:28    141s] (I)      Number of threads                                  : 1
[04/09 21:11:28    141s] (I)      Use non-blocking free Dbs wires                    : false
[04/09 21:11:28    141s] (I)      Method to set GCell size                           : row
[04/09 21:11:28    141s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:11:28    141s] (I)      Use row-based GCell size
[04/09 21:11:28    141s] (I)      Use row-based GCell align
[04/09 21:11:28    141s] (I)      layer 0 area = 10000
[04/09 21:11:28    141s] (I)      layer 1 area = 16000
[04/09 21:11:28    141s] (I)      layer 2 area = 16000
[04/09 21:11:28    141s] (I)      layer 3 area = 16000
[04/09 21:11:28    141s] (I)      layer 4 area = 16000
[04/09 21:11:28    141s] (I)      layer 5 area = 16000
[04/09 21:11:28    141s] (I)      layer 6 area = 16000
[04/09 21:11:28    141s] (I)      layer 7 area = 16000
[04/09 21:11:28    141s] (I)      layer 8 area = 55000
[04/09 21:11:28    141s] (I)      layer 9 area = 4000000
[04/09 21:11:28    141s] (I)      GCell unit size   : 1672
[04/09 21:11:28    141s] (I)      GCell multiplier  : 1
[04/09 21:11:28    141s] (I)      GCell row height  : 1672
[04/09 21:11:28    141s] (I)      Actual row height : 1672
[04/09 21:11:28    141s] (I)      GCell align ref   : 310032 310032
[04/09 21:11:28    141s] [NR-eGR] Track table information for default rule: 
[04/09 21:11:28    141s] [NR-eGR] M1 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M2 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M3 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M4 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M5 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M6 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M7 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M8 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] M9 has single uniform track structure
[04/09 21:11:28    141s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:11:28    141s] (I)      ============== Default via ===============
[04/09 21:11:28    141s] (I)      +---+------------------+-----------------+
[04/09 21:11:28    141s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:11:28    141s] (I)      +---+------------------+-----------------+
[04/09 21:11:28    141s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:11:28    141s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:11:28    141s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:11:28    141s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:11:28    141s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:11:28    141s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:11:28    141s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:11:28    141s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:11:28    141s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:11:28    141s] (I)      +---+------------------+-----------------+
[04/09 21:11:28    141s] [NR-eGR] Read 73417 PG shapes
[04/09 21:11:28    141s] [NR-eGR] Read 0 clock shapes
[04/09 21:11:28    141s] [NR-eGR] Read 0 other shapes
[04/09 21:11:28    141s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:11:28    141s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:11:28    141s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:11:28    141s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:11:28    141s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:11:28    141s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:11:28    141s] [NR-eGR] #Other Blockages    : 0
[04/09 21:11:28    141s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:11:28    141s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:11:28    141s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 21:11:28    141s] (I)      early_global_route_priority property id does not exist.
[04/09 21:11:28    141s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:11:28    141s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:11:28    141s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:11:28    142s] (I)      Number of ignored nets                =      0
[04/09 21:11:28    142s] (I)      Number of connected nets              =      0
[04/09 21:11:28    142s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:11:28    142s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:11:28    142s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:11:28    142s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:11:28    142s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:11:28    142s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:11:28    142s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:11:28    142s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:11:28    142s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:11:28    142s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:11:28    142s] (I)      Ndr track 0 does not exist
[04/09 21:11:28    142s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:11:28    142s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:11:28    142s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:11:28    142s] (I)      Site width          :   152  (dbu)
[04/09 21:11:28    142s] (I)      Row height          :  1672  (dbu)
[04/09 21:11:28    142s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:11:28    142s] (I)      GCell width         :  1672  (dbu)
[04/09 21:11:28    142s] (I)      GCell height        :  1672  (dbu)
[04/09 21:11:28    142s] (I)      Grid                :   718   718    10
[04/09 21:11:28    142s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:11:28    142s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 21:11:28    142s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 21:11:28    142s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:11:28    142s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:11:28    142s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:11:28    142s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:11:28    142s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:11:28    142s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 21:11:28    142s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:11:28    142s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:11:28    142s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:11:28    142s] (I)      --------------------------------------------------------
[04/09 21:11:28    142s] 
[04/09 21:11:28    142s] [NR-eGR] ============ Routing rule table ============
[04/09 21:11:28    142s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 21:11:28    142s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:11:28    142s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:11:28    142s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:11:28    142s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:11:28    142s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:11:28    142s] [NR-eGR] ========================================
[04/09 21:11:28    142s] [NR-eGR] 
[04/09 21:11:28    142s] (I)      =============== Blocked Tracks ===============
[04/09 21:11:28    142s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:28    142s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:11:28    142s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:28    142s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:11:28    142s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 21:11:28    142s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 21:11:28    142s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 21:11:28    142s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 21:11:28    142s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 21:11:28    142s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 21:11:28    142s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 21:11:28    142s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 21:11:28    142s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 21:11:28    142s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:28    142s] (I)      Finished Import and model ( CPU: 0.60 sec, Real: 0.60 sec, Curr Mem: 2070.56 MB )
[04/09 21:11:28    142s] (I)      Reset routing kernel
[04/09 21:11:28    142s] (I)      Started Global Routing ( Curr Mem: 2070.56 MB )
[04/09 21:11:28    142s] (I)      totalPins=1206  totalGlobalPin=1199 (99.42%)
[04/09 21:11:28    142s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 21:11:29    142s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] (I)      ============  Phase 1a Route ============
[04/09 21:11:29    142s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:11:29    142s] (I)      Usage: 20347 = (8599 H, 11748 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 1.964e+04um V)
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] (I)      ============  Phase 1b Route ============
[04/09 21:11:29    142s] (I)      Usage: 20420 = (8617 H, 11803 V) = (0.19% H, 0.13% V) = (1.441e+04um H, 1.973e+04um V)
[04/09 21:11:29    142s] (I)      Overflow of layer group 1: 0.01% H + 0.04% V. EstWL: 3.414224e+04um
[04/09 21:11:29    142s] (I)      Congestion metric : 0.01%H 0.04%V, 0.05%HV
[04/09 21:11:29    142s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] (I)      ============  Phase 1c Route ============
[04/09 21:11:29    142s] (I)      Level2 Grid: 144 x 144
[04/09 21:11:29    142s] (I)      Usage: 20501 = (8637 H, 11864 V) = (0.19% H, 0.13% V) = (1.444e+04um H, 1.984e+04um V)
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] (I)      ============  Phase 1d Route ============
[04/09 21:11:29    142s] (I)      Usage: 20513 = (8647 H, 11866 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.984e+04um V)
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] (I)      ============  Phase 1e Route ============
[04/09 21:11:29    142s] (I)      Usage: 20513 = (8647 H, 11866 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.984e+04um V)
[04/09 21:11:29    142s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.429774e+04um
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] (I)      ============  Phase 1l Route ============
[04/09 21:11:29    142s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 21:11:29    142s] (I)      Layer  2:    4149907      3202         2     1444663     4218203    (25.51%) 
[04/09 21:11:29    142s] (I)      Layer  3:    2088355      4620        14      708488     2122945    (25.02%) 
[04/09 21:11:29    142s] (I)      Layer  4:    2651374      2731        12      140195     2691238    ( 4.95%) 
[04/09 21:11:29    142s] (I)      Layer  5:    1328765      2383        15       67446     1348270    ( 4.76%) 
[04/09 21:11:29    142s] (I)      Layer  6:    1401384      5996       132           0     1415716    ( 0.00%) 
[04/09 21:11:29    142s] (I)      Layer  7:     681555      1874        14       16545      691313    ( 2.34%) 
[04/09 21:11:29    142s] (I)      Layer  8:     682296       581        33       24040      683818    ( 3.40%) 
[04/09 21:11:29    142s] (I)      Layer  9:     353285        92        16      111009      242921    (31.36%) 
[04/09 21:11:29    142s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 21:11:29    142s] (I)      Total:      13504823     21479       238     2631545    13472224    (16.34%) 
[04/09 21:11:29    142s] (I)      
[04/09 21:11:29    142s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 21:11:29    142s] [NR-eGR]                        OverCon           OverCon            
[04/09 21:11:29    142s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 21:11:29    142s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[04/09 21:11:29    142s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:11:29    142s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]      M3 ( 3)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]      M5 ( 5)        15( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]      M6 ( 6)        84( 0.02%)         8( 0.00%)   ( 0.02%) 
[04/09 21:11:29    142s] [NR-eGR]      M7 ( 7)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]      M8 ( 8)        33( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/09 21:11:29    142s] [NR-eGR]      M9 ( 9)        16( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:29    142s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:11:29    142s] [NR-eGR]        Total       189( 0.00%)         8( 0.00%)   ( 0.01%) 
[04/09 21:11:29    142s] [NR-eGR] 
[04/09 21:11:29    142s] (I)      Finished Global Routing ( CPU: 0.67 sec, Real: 0.67 sec, Curr Mem: 2078.43 MB )
[04/09 21:11:29    142s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 21:11:29    143s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 21:11:29    143s] Early Global Route congestion estimation runtime: 1.70 seconds, mem = 2086.3M
[04/09 21:11:29    143s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.690, REAL:1.696, MEM:2086.3M, EPOCH TIME: 1712722289.893914
[04/09 21:11:29    143s] OPERPROF: Starting HotSpotCal at level 1, MEM:2086.3M, EPOCH TIME: 1712722289.894141
[04/09 21:11:29    143s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:29    143s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 21:11:29    143s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:29    143s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 21:11:29    143s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:29    143s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 21:11:29    143s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 21:11:29    143s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.040, MEM:2086.3M, EPOCH TIME: 1712722289.934048
[04/09 21:11:29    143s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2086.3M, EPOCH TIME: 1712722289.934615
[04/09 21:11:29    143s] Starting Early Global Route wiring: mem = 2086.3M
[04/09 21:11:29    143s] (I)      ============= Track Assignment ============
[04/09 21:11:29    143s] (I)      Started Track Assignment (1T) ( Curr Mem: 2086.30 MB )
[04/09 21:11:29    143s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 21:11:29    143s] (I)      Run Multi-thread track assignment
[04/09 21:11:30    143s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2098.11 MB )
[04/09 21:11:30    143s] (I)      Started Export ( Curr Mem: 2098.11 MB )
[04/09 21:11:30    143s] [NR-eGR]               Length (um)  Vias 
[04/09 21:11:30    143s] [NR-eGR] --------------------------------
[04/09 21:11:30    143s] [NR-eGR]  M1    (1H)             0  1182 
[04/09 21:11:30    143s] [NR-eGR]  M2    (2V)          4809  1618 
[04/09 21:11:30    143s] [NR-eGR]  M3    (3H)          7449   804 
[04/09 21:11:30    143s] [NR-eGR]  M4    (4V)          4323   392 
[04/09 21:11:30    143s] [NR-eGR]  M5    (5H)          3842   322 
[04/09 21:11:30    143s] [NR-eGR]  M6    (6V)          9970   184 
[04/09 21:11:30    143s] [NR-eGR]  M7    (7H)          3156    30 
[04/09 21:11:30    143s] [NR-eGR]  M8    (8V)           965     9 
[04/09 21:11:30    143s] [NR-eGR]  M9    (9H)           156     0 
[04/09 21:11:30    143s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 21:11:30    143s] [NR-eGR] --------------------------------
[04/09 21:11:30    143s] [NR-eGR]        Total        34670  4541 
[04/09 21:11:30    143s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:11:30    143s] [NR-eGR] Total half perimeter of net bounding box: 31583um
[04/09 21:11:30    143s] [NR-eGR] Total length: 34670um, number of vias: 4541
[04/09 21:11:30    143s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:11:30    143s] [NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[04/09 21:11:30    143s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:11:30    143s] (I)      Finished Export ( CPU: 0.08 sec, Real: 0.06 sec, Curr Mem: 2098.11 MB )
[04/09 21:11:30    143s] Early Global Route wiring runtime: 0.38 seconds, mem = 2044.1M
[04/09 21:11:30    143s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.420, REAL:0.379, MEM:2044.1M, EPOCH TIME: 1712722290.313928
[04/09 21:11:30    143s] 0 delay mode for cte disabled.
[04/09 21:11:30    143s] SKP cleared!
[04/09 21:11:30    143s] 
[04/09 21:11:30    143s] *** Finished incrementalPlace (cpu=0:00:33.3, real=0:00:34.0)***
[04/09 21:11:30    143s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2044.1M, EPOCH TIME: 1712722290.344637
[04/09 21:11:30    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:30    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:30    143s] All LLGs are deleted
[04/09 21:11:30    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:30    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:30    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2044.1M, EPOCH TIME: 1712722290.345038
[04/09 21:11:30    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2044.1M, EPOCH TIME: 1712722290.345235
[04/09 21:11:30    143s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.006, MEM:2011.1M, EPOCH TIME: 1712722290.350871
[04/09 21:11:30    143s] Start to check current routing status for nets...
[04/09 21:11:30    143s] All nets are already routed correctly.
[04/09 21:11:30    143s] End to check current routing status for nets (mem=2011.1M)
[04/09 21:11:30    143s] Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
[04/09 21:11:30    143s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 21:11:30    143s] Type 'man IMPEXT-3530' for more detail.
[04/09 21:11:30    143s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 21:11:30    143s] RC Extraction called in multi-corner(2) mode.
[04/09 21:11:30    143s] RCMode: PreRoute
[04/09 21:11:30    143s]       RC Corner Indexes            0       1   
[04/09 21:11:30    143s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 21:11:30    143s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 21:11:30    143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 21:11:30    143s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 21:11:30    143s] Shrink Factor                : 1.00000
[04/09 21:11:30    143s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 21:11:30    143s] Using capacitance table file ...
[04/09 21:11:30    143s] 
[04/09 21:11:30    143s] Trim Metal Layers:
[04/09 21:11:30    143s] LayerId::1 widthSet size::4
[04/09 21:11:30    143s] LayerId::2 widthSet size::4
[04/09 21:11:30    143s] LayerId::3 widthSet size::4
[04/09 21:11:30    143s] LayerId::4 widthSet size::4
[04/09 21:11:30    143s] LayerId::5 widthSet size::4
[04/09 21:11:30    143s] LayerId::6 widthSet size::4
[04/09 21:11:30    143s] LayerId::7 widthSet size::4
[04/09 21:11:30    143s] LayerId::8 widthSet size::4
[04/09 21:11:30    143s] LayerId::9 widthSet size::4
[04/09 21:11:30    143s] LayerId::10 widthSet size::2
[04/09 21:11:30    143s] Updating RC grid for preRoute extraction ...
[04/09 21:11:30    143s] eee: pegSigSF::1.070000
[04/09 21:11:30    143s] Initializing multi-corner capacitance tables ... 
[04/09 21:11:30    143s] Initializing multi-corner resistance tables ...
[04/09 21:11:30    143s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 21:11:30    143s] eee: l::2 avDens::0.016857 usedTrk::290.414833 availTrk::17227.789294 sigTrk::290.414833
[04/09 21:11:30    143s] eee: l::3 avDens::0.049301 usedTrk::465.689952 availTrk::9445.806527 sigTrk::465.689952
[04/09 21:11:30    143s] eee: l::4 avDens::0.034055 usedTrk::1968.936543 availTrk::57815.575721 sigTrk::1968.936543
[04/09 21:11:30    143s] eee: l::5 avDens::0.073290 usedTrk::2118.234868 availTrk::28902.041716 sigTrk::2118.234868
[04/09 21:11:30    143s] eee: l::6 avDens::0.074238 usedTrk::2729.528408 availTrk::36767.500000 sigTrk::2729.528408
[04/09 21:11:30    143s] eee: l::7 avDens::0.097334 usedTrk::1718.427870 availTrk::17655.000000 sigTrk::1718.427870
[04/09 21:11:30    143s] eee: l::8 avDens::0.066900 usedTrk::751.540132 availTrk::11233.750000 sigTrk::751.540132
[04/09 21:11:30    143s] eee: l::9 avDens::0.050646 usedTrk::16.016746 availTrk::316.250000 sigTrk::16.016746
[04/09 21:11:30    143s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:11:30    144s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:11:30    144s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296413 uaWl=1.000000 uaWlH=0.646446 aWlH=0.000000 lMod=0 pMax=0.933200 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 21:11:30    144s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2011.105M)
[04/09 21:11:30    144s] Compute RC Scale Done ...
[04/09 21:11:30    144s] **optDesign ... cpu = 0:00:55, real = 0:00:55, mem = 1612.2M, totSessionCpu=0:02:24 **
[04/09 21:11:30    144s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 21:11:30    144s] #################################################################################
[04/09 21:11:30    144s] # Design Stage: PreRoute
[04/09 21:11:30    144s] # Design Name: fifo1_sram
[04/09 21:11:30    144s] # Design Mode: 90nm
[04/09 21:11:30    144s] # Analysis Mode: MMMC Non-OCV 
[04/09 21:11:30    144s] # Parasitics Mode: No SPEF/RCDB 
[04/09 21:11:30    144s] # Signoff Settings: SI Off 
[04/09 21:11:30    144s] #################################################################################
[04/09 21:11:30    144s] Calculate delays in BcWc mode...
[04/09 21:11:30    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 2018.0M, InitMEM = 2018.0M)
[04/09 21:11:30    144s] Start delay calculation (fullDC) (1 T). (MEM=2018.02)
[04/09 21:11:30    144s] End AAE Lib Interpolated Model. (MEM=2029.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:11:31    144s] Total number of fetched objects 538
[04/09 21:11:31    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:11:31    144s] End delay calculation. (MEM=2046.97 CPU=0:00:00.3 REAL=0:00:01.0)
[04/09 21:11:31    144s] End delay calculation (fullDC). (MEM=2046.97 CPU=0:00:00.4 REAL=0:00:01.0)
[04/09 21:11:31    144s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 2047.0M) ***
[04/09 21:11:31    144s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:34.3/0:00:34.3 (1.0), totSession cpu/real = 0:02:24.7/0:03:28.9 (0.7), mem = 2047.0M
[04/09 21:11:31    144s] 
[04/09 21:11:31    144s] =============================================================================================
[04/09 21:11:31    144s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[04/09 21:11:31    144s] =============================================================================================
[04/09 21:11:31    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:11:31    144s] ---------------------------------------------------------------------------------------------
[04/09 21:11:31    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:31    144s] [ ExtractRC              ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:11:31    144s] [ TimingUpdate           ]      4   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 21:11:31    144s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.5    1.0
[04/09 21:11:31    144s] [ MISC                   ]          0:00:33.3  (  97.2 % )     0:00:33.3 /  0:00:33.3    1.0
[04/09 21:11:31    144s] ---------------------------------------------------------------------------------------------
[04/09 21:11:31    144s]  IncrReplace #1 TOTAL               0:00:34.3  ( 100.0 % )     0:00:34.3 /  0:00:34.3    1.0
[04/09 21:11:31    144s] ---------------------------------------------------------------------------------------------
[04/09 21:11:31    144s] 
[04/09 21:11:31    144s] Deleting Lib Analyzer.
[04/09 21:11:31    144s] Begin: GigaOpt DRV Optimization
[04/09 21:11:31    144s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/09 21:11:31    144s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.7/0:03:29.0 (0.7), mem = 2063.0M
[04/09 21:11:31    144s] Info: 15 io nets excluded
[04/09 21:11:31    144s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:11:31    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.8
[04/09 21:11:31    144s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:11:31    144s] ### Creating PhyDesignMc. totSessionCpu=0:02:25 mem=2063.0M
[04/09 21:11:31    144s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 21:11:31    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2063.0M, EPOCH TIME: 1712722291.340187
[04/09 21:11:31    144s] Processing tracks to init pin-track alignment.
[04/09 21:11:31    144s] z: 2, totalTracks: 1
[04/09 21:11:31    144s] z: 4, totalTracks: 1
[04/09 21:11:31    144s] z: 6, totalTracks: 1
[04/09 21:11:31    144s] z: 8, totalTracks: 1
[04/09 21:11:31    144s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:31    144s] All LLGs are deleted
[04/09 21:11:31    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:31    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:31    144s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2063.0M, EPOCH TIME: 1712722291.356344
[04/09 21:11:31    144s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:2063.0M, EPOCH TIME: 1712722291.357902
[04/09 21:11:31    144s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2063.0M, EPOCH TIME: 1712722291.359858
[04/09 21:11:31    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:31    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:31    144s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2063.0M, EPOCH TIME: 1712722291.360611
[04/09 21:11:31    144s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:31    144s] Core basic site is unit
[04/09 21:11:31    144s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2063.0M, EPOCH TIME: 1712722291.417890
[04/09 21:11:31    144s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:11:31    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:11:31    144s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:2063.0M, EPOCH TIME: 1712722291.424489
[04/09 21:11:31    144s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:11:31    144s] SiteArray: use 16,465,920 bytes
[04/09 21:11:31    144s] SiteArray: current memory after site array memory allocation 2071.7M
[04/09 21:11:31    144s] SiteArray: FP blocked sites are writable
[04/09 21:11:31    144s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:11:31    144s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2071.7M, EPOCH TIME: 1712722291.472250
[04/09 21:11:31    144s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.070, REAL:0.064, MEM:2071.7M, EPOCH TIME: 1712722291.536174
[04/09 21:11:31    144s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:11:31    144s] Atter site array init, number of instance map data is 0.
[04/09 21:11:31    144s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.200, REAL:0.200, MEM:2071.7M, EPOCH TIME: 1712722291.560896
[04/09 21:11:31    144s] 
[04/09 21:11:31    144s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:31    144s] OPERPROF:     Starting CMU at level 3, MEM:2071.7M, EPOCH TIME: 1712722291.575967
[04/09 21:11:31    144s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2071.7M, EPOCH TIME: 1712722291.577397
[04/09 21:11:31    144s] 
[04/09 21:11:31    144s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:11:31    144s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.230, REAL:0.224, MEM:2071.7M, EPOCH TIME: 1712722291.583439
[04/09 21:11:31    144s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2071.7M, EPOCH TIME: 1712722291.583676
[04/09 21:11:31    144s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2071.7M, EPOCH TIME: 1712722291.583848
[04/09 21:11:31    144s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2071.7MB).
[04/09 21:11:31    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.244, MEM:2071.7M, EPOCH TIME: 1712722291.584234
[04/09 21:11:31    145s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 21:11:31    145s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:25 mem=2071.7M
[04/09 21:11:31    145s] ### Creating RouteCongInterface, started
[04/09 21:11:31    145s] 
[04/09 21:11:31    145s] Creating Lib Analyzer ...
[04/09 21:11:31    145s] Total number of usable buffers from Lib Analyzer: 9 ( NBUFFX2_HVT NBUFFX2_RVT NBUFFX4_HVT NBUFFX4_RVT NBUFFX8_HVT NBUFFX8_RVT NBUFFX16_HVT NBUFFX16_RVT NBUFFX32_RVT)
[04/09 21:11:31    145s] Total number of usable inverters from Lib Analyzer: 16 ( INVX1_HVT INVX0_HVT INVX1_RVT INVX0_RVT INVX2_HVT INVX2_RVT INVX4_HVT INVX4_RVT IBUFFX2_RVT INVX8_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT IBUFFX16_RVT INVX32_RVT IBUFFX32_RVT)
[04/09 21:11:31    145s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/09 21:11:31    145s] 
[04/09 21:11:31    145s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:11:32    146s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:26 mem=2071.7M
[04/09 21:11:32    146s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:26 mem=2071.7M
[04/09 21:11:32    146s] Creating Lib Analyzer, finished. 
[04/09 21:11:32    146s] 
[04/09 21:11:32    146s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 21:11:32    146s] 
[04/09 21:11:32    146s] #optDebug: {0, 1.000}
[04/09 21:11:32    146s] ### Creating RouteCongInterface, finished
[04/09 21:11:32    146s] {MG  {9 0 24.3 1.8333} }
[04/09 21:11:32    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=2071.7M
[04/09 21:11:32    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=2071.7M
[04/09 21:11:33    146s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 21:11:33    146s] [GPS-DRV] maxDensity (design): 0.95
[04/09 21:11:33    146s] [GPS-DRV] maxLocalDensity: 1.2
[04/09 21:11:33    146s] [GPS-DRV] All active and enabled setup views
[04/09 21:11:33    146s] [GPS-DRV]     func_max_scenario
[04/09 21:11:33    146s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 21:11:33    146s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 21:11:33    146s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 21:11:33    146s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/09 21:11:33    146s] [GPS-DRV] timing-driven DRV settings
[04/09 21:11:33    146s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 21:11:33    146s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2090.8M, EPOCH TIME: 1712722293.220184
[04/09 21:11:33    146s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2090.8M, EPOCH TIME: 1712722293.220540
[04/09 21:11:33    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:33    146s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 21:11:33    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:33    146s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 21:11:33    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:33    146s] Info: violation cost 122.962456 (cap = 122.013901, tran = 0.948553, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:11:33    146s] |     2|     2|    -0.05|    13|    69|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%|          |         |
[04/09 21:11:33    146s] Info: violation cost 116.554741 (cap = 116.554741, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:11:33    146s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       2|       0|       3|  0.27%| 0:00:00.0|  2125.8M|
[04/09 21:11:33    146s] Info: violation cost 116.554741 (cap = 116.554741, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:11:33    146s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2125.8M|
[04/09 21:11:33    146s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] ###############################################################################
[04/09 21:11:33    146s] #
[04/09 21:11:33    146s] #  Large fanout net report:  
[04/09 21:11:33    146s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 21:11:33    146s] #     - current density: 0.27
[04/09 21:11:33    146s] #
[04/09 21:11:33    146s] #  List of high fanout nets:
[04/09 21:11:33    146s] #
[04/09 21:11:33    146s] ###############################################################################
[04/09 21:11:33    146s] Bottom Preferred Layer:
[04/09 21:11:33    146s]     None
[04/09 21:11:33    146s] Via Pillar Rule:
[04/09 21:11:33    146s]     None
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] =======================================================================
[04/09 21:11:33    146s]                 Reasons for remaining drv violations
[04/09 21:11:33    146s] =======================================================================
[04/09 21:11:33    146s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] MultiBuffering failure reasons
[04/09 21:11:33    146s] ------------------------------------------------
[04/09 21:11:33    146s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2125.8M) ***
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2125.8M, EPOCH TIME: 1712722293.336327
[04/09 21:11:33    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2820).
[04/09 21:11:33    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:2123.8M, EPOCH TIME: 1712722293.352430
[04/09 21:11:33    146s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2123.8M, EPOCH TIME: 1712722293.353375
[04/09 21:11:33    146s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2123.8M, EPOCH TIME: 1712722293.353658
[04/09 21:11:33    146s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2123.8M, EPOCH TIME: 1712722293.363590
[04/09 21:11:33    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:33    146s] OPERPROF:       Starting CMU at level 4, MEM:2123.8M, EPOCH TIME: 1712722293.441334
[04/09 21:11:33    146s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2123.8M, EPOCH TIME: 1712722293.443024
[04/09 21:11:33    146s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.086, MEM:2123.8M, EPOCH TIME: 1712722293.449548
[04/09 21:11:33    146s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2123.8M, EPOCH TIME: 1712722293.449864
[04/09 21:11:33    146s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2123.8M, EPOCH TIME: 1712722293.450054
[04/09 21:11:33    146s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2123.8M, EPOCH TIME: 1712722293.450343
[04/09 21:11:33    146s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2123.8M, EPOCH TIME: 1712722293.450721
[04/09 21:11:33    146s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.097, MEM:2123.8M, EPOCH TIME: 1712722293.451018
[04/09 21:11:33    146s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.098, MEM:2123.8M, EPOCH TIME: 1712722293.451155
[04/09 21:11:33    146s] TDRefine: refinePlace mode is spiral
[04/09 21:11:33    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6125.3
[04/09 21:11:33    146s] OPERPROF: Starting RefinePlace at level 1, MEM:2123.8M, EPOCH TIME: 1712722293.451403
[04/09 21:11:33    146s] *** Starting refinePlace (0:02:27 mem=2123.8M) ***
[04/09 21:11:33    146s] Total net bbox length = 3.159e+04 (1.257e+04 1.902e+04) (ext = 4.859e+03)
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:33    146s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:33    146s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2123.8M, EPOCH TIME: 1712722293.462718
[04/09 21:11:33    146s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2123.8M, EPOCH TIME: 1712722293.464120
[04/09 21:11:33    146s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 21:11:33    146s] Type 'man IMPSP-5140' for more detail.
[04/09 21:11:33    146s] **WARN: (IMPSP-315):	Found 77 instances insts with no PG Term connections.
[04/09 21:11:33    146s] Type 'man IMPSP-315' for more detail.
[04/09 21:11:33    146s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:33    146s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:33    146s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2123.8M, EPOCH TIME: 1712722293.469269
[04/09 21:11:33    146s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:2123.8M, EPOCH TIME: 1712722293.470553
[04/09 21:11:33    146s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2123.8M, EPOCH TIME: 1712722293.470722
[04/09 21:11:33    146s] Starting refinePlace ...
[04/09 21:11:33    146s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:33    146s] One DDP V2 for no tweak run.
[04/09 21:11:33    146s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:33    146s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 21:11:33    146s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2123.8MB) @(0:02:27 - 0:02:27).
[04/09 21:11:33    146s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:33    146s] wireLenOptFixPriorityInst 0 inst fixed
[04/09 21:11:33    146s] 
[04/09 21:11:33    146s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 21:11:33    146s] Move report: legalization moves 2 insts, mean move: 1.67 um, max move: 1.67 um spiral
[04/09 21:11:33    146s] 	Max move on inst (fifomem/FE_OFC68_wdata_1): (689.12, 422.06) --> (689.12, 420.38)
[04/09 21:11:33    146s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:33    146s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:33    146s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2126.9MB) @(0:02:27 - 0:02:27).
[04/09 21:11:33    146s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 21:11:33    146s] Move report: Detail placement moves 2 insts, mean move: 1.67 um, max move: 1.67 um 
[04/09 21:11:33    146s] 	Max move on inst (fifomem/FE_OFC68_wdata_1): (689.12, 422.06) --> (689.12, 420.38)
[04/09 21:11:33    146s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.9MB
[04/09 21:11:33    146s] Statistics of distance of Instance movement in refine placement:
[04/09 21:11:33    146s]   maximum (X+Y) =         1.67 um
[04/09 21:11:33    146s]   inst (fifomem/FE_OFC68_wdata_1) with max move: (689.12, 422.056) -> (689.12, 420.384)
[04/09 21:11:33    146s]   mean    (X+Y) =         1.67 um
[04/09 21:11:33    146s] Summary Report:
[04/09 21:11:33    146s] Instances move: 2 (out of 288 movable)
[04/09 21:11:33    146s] Instances flipped: 0
[04/09 21:11:33    146s] Mean displacement: 1.67 um
[04/09 21:11:33    146s] Max displacement: 1.67 um (Instance: fifomem/FE_OFC68_wdata_1) (689.12, 422.056) -> (689.12, 420.384)
[04/09 21:11:33    146s] 	Length: 10 sites, height: 1 rows, site name: unit, cell type: NBUFFX4_RVT
[04/09 21:11:33    146s] Total instances moved : 2
[04/09 21:11:33    146s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.064, MEM:2126.9M, EPOCH TIME: 1712722293.534454
[04/09 21:11:33    146s] Total net bbox length = 3.159e+04 (1.257e+04 1.903e+04) (ext = 4.859e+03)
[04/09 21:11:33    146s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2126.9MB
[04/09 21:11:33    146s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2126.9MB) @(0:02:27 - 0:02:27).
[04/09 21:11:33    146s] *** Finished refinePlace (0:02:27 mem=2126.9M) ***
[04/09 21:11:33    146s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6125.3
[04/09 21:11:33    146s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.084, MEM:2126.9M, EPOCH TIME: 1712722293.535625
[04/09 21:11:33    146s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2126.9M, EPOCH TIME: 1712722293.542747
[04/09 21:11:33    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2461).
[04/09 21:11:33    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    146s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.016, MEM:2123.9M, EPOCH TIME: 1712722293.559190
[04/09 21:11:33    146s] *** maximum move = 1.67 um ***
[04/09 21:11:33    146s] *** Finished re-routing un-routed nets (2123.9M) ***
[04/09 21:11:33    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:2123.9M, EPOCH TIME: 1712722293.581843
[04/09 21:11:33    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2123.9M, EPOCH TIME: 1712722293.594462
[04/09 21:11:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] 
[04/09 21:11:33    147s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:33    147s] OPERPROF:     Starting CMU at level 3, MEM:2123.9M, EPOCH TIME: 1712722293.678731
[04/09 21:11:33    147s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2123.9M, EPOCH TIME: 1712722293.680351
[04/09 21:11:33    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.092, MEM:2123.9M, EPOCH TIME: 1712722293.686942
[04/09 21:11:33    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2123.9M, EPOCH TIME: 1712722293.687270
[04/09 21:11:33    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1712722293.687480
[04/09 21:11:33    147s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2123.9M, EPOCH TIME: 1712722293.687764
[04/09 21:11:33    147s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2123.9M, EPOCH TIME: 1712722293.688068
[04/09 21:11:33    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.107, MEM:2123.9M, EPOCH TIME: 1712722293.688404
[04/09 21:11:33    147s] 
[04/09 21:11:33    147s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2123.9M) ***
[04/09 21:11:33    147s] Total-nets :: 342, Stn-nets :: 15, ratio :: 4.38596 %, Total-len 34670.3, Stn-len 0.03
[04/09 21:11:33    147s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2104.8M, EPOCH TIME: 1712722293.812401
[04/09 21:11:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 21:11:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.019, MEM:2044.8M, EPOCH TIME: 1712722293.831744
[04/09 21:11:33    147s] TotalInstCnt at PhyDesignMc Destruction: 288
[04/09 21:11:33    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.8
[04/09 21:11:33    147s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:27.2/0:03:31.5 (0.7), mem = 2044.8M
[04/09 21:11:33    147s] 
[04/09 21:11:33    147s] =============================================================================================
[04/09 21:11:33    147s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.14-s109_1
[04/09 21:11:33    147s] =============================================================================================
[04/09 21:11:33    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:11:33    147s] ---------------------------------------------------------------------------------------------
[04/09 21:11:33    147s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.8
[04/09 21:11:33    147s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  42.8 % )     0:00:01.1 /  0:00:01.1    1.0
[04/09 21:11:33    147s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  13.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:11:33    147s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.4 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 21:11:33    147s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:11:33    147s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:11:33    147s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ OptEval                ]      2   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    1.0
[04/09 21:11:33    147s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[04/09 21:11:33    147s] [ IncrDelayCalc          ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[04/09 21:11:33    147s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ RefinePlace            ]      1   0:00:00.5  (  18.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 21:11:33    147s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 21:11:33    147s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:33    147s] [ MISC                   ]          0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:11:33    147s] ---------------------------------------------------------------------------------------------
[04/09 21:11:33    147s]  DrvOpt #4 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/09 21:11:33    147s] ---------------------------------------------------------------------------------------------
[04/09 21:11:33    147s] 
[04/09 21:11:33    147s] End: GigaOpt DRV Optimization
[04/09 21:11:33    147s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/09 21:11:33    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2044.8M, EPOCH TIME: 1712722293.847955
[04/09 21:11:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:33    147s] 
[04/09 21:11:33    147s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:33    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.095, MEM:2044.8M, EPOCH TIME: 1712722293.942784
[04/09 21:11:33    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:33    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:34    147s] 
------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2044.8M)
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 21:11:34    147s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2093.0M, EPOCH TIME: 1712722294.088851
[04/09 21:11:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:34    147s] 
[04/09 21:11:34    147s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:34    147s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.097, MEM:2093.0M, EPOCH TIME: 1712722294.185443
[04/09 21:11:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:34    147s] Density: 0.271%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1662.4M, totSessionCpu=0:02:28 **
[04/09 21:11:34    147s] *** Timing Is met
[04/09 21:11:34    147s] *** Check timing (0:00:00.0)
[04/09 21:11:34    147s] *** Timing Is met
[04/09 21:11:34    147s] *** Check timing (0:00:00.0)
[04/09 21:11:34    147s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/09 21:11:34    147s] Info: 15 io nets excluded
[04/09 21:11:34    147s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:11:34    147s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=2045.0M
[04/09 21:11:34    147s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=2045.0M
[04/09 21:11:34    147s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:11:34    147s] ### Creating PhyDesignMc. totSessionCpu=0:02:28 mem=2102.2M
[04/09 21:11:34    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:2102.2M, EPOCH TIME: 1712722294.310055
[04/09 21:11:34    147s] Processing tracks to init pin-track alignment.
[04/09 21:11:34    147s] z: 2, totalTracks: 1
[04/09 21:11:34    147s] z: 4, totalTracks: 1
[04/09 21:11:34    147s] z: 6, totalTracks: 1
[04/09 21:11:34    147s] z: 8, totalTracks: 1
[04/09 21:11:34    147s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:34    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2102.2M, EPOCH TIME: 1712722294.323780
[04/09 21:11:34    147s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:34    147s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:34    147s] 
[04/09 21:11:34    147s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:34    147s] OPERPROF:     Starting CMU at level 3, MEM:2102.2M, EPOCH TIME: 1712722294.415289
[04/09 21:11:34    147s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2102.2M, EPOCH TIME: 1712722294.417435
[04/09 21:11:34    147s] 
[04/09 21:11:34    147s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:11:34    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:2102.2M, EPOCH TIME: 1712722294.423971
[04/09 21:11:34    147s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2102.2M, EPOCH TIME: 1712722294.424247
[04/09 21:11:34    147s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2102.2M, EPOCH TIME: 1712722294.424416
[04/09 21:11:34    147s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2102.2MB).
[04/09 21:11:34    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.115, MEM:2102.2M, EPOCH TIME: 1712722294.424837
[04/09 21:11:34    147s] TotalInstCnt at PhyDesignMc Initialization: 288
[04/09 21:11:34    147s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:28 mem=2102.2M
[04/09 21:11:34    147s] Begin: Area Reclaim Optimization
[04/09 21:11:34    147s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:27.9/0:03:32.2 (0.7), mem = 2102.2M
[04/09 21:11:34    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.9
[04/09 21:11:34    147s] ### Creating RouteCongInterface, started
[04/09 21:11:34    148s] 
[04/09 21:11:34    148s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[04/09 21:11:34    148s] 
[04/09 21:11:34    148s] #optDebug: {0, 1.000}
[04/09 21:11:34    148s] ### Creating RouteCongInterface, finished
[04/09 21:11:34    148s] {MG  {9 0 24.3 1.8333} }
[04/09 21:11:34    148s] ### Creating LA Mngr. totSessionCpu=0:02:28 mem=2102.2M
[04/09 21:11:34    148s] ### Creating LA Mngr, finished. totSessionCpu=0:02:28 mem=2102.2M
[04/09 21:11:35    148s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2102.2M, EPOCH TIME: 1712722295.134872
[04/09 21:11:35    148s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2102.2M, EPOCH TIME: 1712722295.135317
[04/09 21:11:35    148s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 21:11:35    148s] +---------+---------+--------+--------+------------+--------+
[04/09 21:11:35    148s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/09 21:11:35    148s] +---------+---------+--------+--------+------------+--------+
[04/09 21:11:35    148s] |    0.27%|        -|   0.000|   0.000|   0:00:00.0| 2102.2M|
[04/09 21:11:35    148s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 21:11:35    148s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2102.2M|
[04/09 21:11:35    148s] |    0.27%|        2|   0.000|   0.000|   0:00:00.0| 2121.3M|
[04/09 21:11:35    148s] |    0.27%|        5|   0.000|   0.000|   0:00:00.0| 2121.3M|
[04/09 21:11:35    148s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2121.3M|
[04/09 21:11:35    148s] #optDebug: <stH: 1.6720 MiSeL: 13.2530>
[04/09 21:11:35    148s] #optDebug: RTR_SNLTF <10.0000 1.6720> <16.7200> 
[04/09 21:11:35    148s] |    0.27%|        0|   0.000|   0.000|   0:00:00.0| 2121.3M|
[04/09 21:11:35    148s] +---------+---------+--------+--------+------------+--------+
[04/09 21:11:35    148s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.27
[04/09 21:11:35    148s] 
[04/09 21:11:35    148s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 5 **
[04/09 21:11:35    148s] --------------------------------------------------------------
[04/09 21:11:35    148s] |                                   | Total     | Sequential |
[04/09 21:11:35    148s] --------------------------------------------------------------
[04/09 21:11:35    148s] | Num insts resized                 |       5  |       0    |
[04/09 21:11:35    148s] | Num insts undone                  |       0  |       0    |
[04/09 21:11:35    148s] | Num insts Downsized               |       5  |       0    |
[04/09 21:11:35    148s] | Num insts Samesized               |       0  |       0    |
[04/09 21:11:35    148s] | Num insts Upsized                 |       0  |       0    |
[04/09 21:11:35    148s] | Num multiple commits+uncommits    |       0  |       -    |
[04/09 21:11:35    148s] --------------------------------------------------------------
[04/09 21:11:35    148s] Bottom Preferred Layer:
[04/09 21:11:35    148s]     None
[04/09 21:11:35    148s] Via Pillar Rule:
[04/09 21:11:35    148s]     None
[04/09 21:11:35    148s] 
[04/09 21:11:35    148s] Number of times islegalLocAvaiable called = 12 skipped = 0, called in commitmove = 5, skipped in commitmove = 0
[04/09 21:11:35    148s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[04/09 21:11:35    148s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2121.3M, EPOCH TIME: 1712722295.475031
[04/09 21:11:35    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 21:11:35    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    148s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:2121.3M, EPOCH TIME: 1712722295.498988
[04/09 21:11:35    148s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2121.3M, EPOCH TIME: 1712722295.502025
[04/09 21:11:35    148s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.502508
[04/09 21:11:35    148s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2121.3M, EPOCH TIME: 1712722295.521439
[04/09 21:11:35    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:35    149s] OPERPROF:       Starting CMU at level 4, MEM:2121.3M, EPOCH TIME: 1712722295.613581
[04/09 21:11:35    149s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2121.3M, EPOCH TIME: 1712722295.615291
[04/09 21:11:35    149s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.101, MEM:2121.3M, EPOCH TIME: 1712722295.622647
[04/09 21:11:35    149s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2121.3M, EPOCH TIME: 1712722295.622916
[04/09 21:11:35    149s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2121.3M, EPOCH TIME: 1712722295.623125
[04/09 21:11:35    149s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2121.3M, EPOCH TIME: 1712722295.623436
[04/09 21:11:35    149s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2121.3M, EPOCH TIME: 1712722295.623836
[04/09 21:11:35    149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.120, REAL:0.122, MEM:2121.3M, EPOCH TIME: 1712722295.624169
[04/09 21:11:35    149s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.120, REAL:0.122, MEM:2121.3M, EPOCH TIME: 1712722295.624338
[04/09 21:11:35    149s] TDRefine: refinePlace mode is spiral
[04/09 21:11:35    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6125.4
[04/09 21:11:35    149s] OPERPROF: Starting RefinePlace at level 1, MEM:2121.3M, EPOCH TIME: 1712722295.624600
[04/09 21:11:35    149s] *** Starting refinePlace (0:02:29 mem=2121.3M) ***
[04/09 21:11:35    149s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:35    149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:35    149s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.637355
[04/09 21:11:35    149s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.002, MEM:2121.3M, EPOCH TIME: 1712722295.638930
[04/09 21:11:35    149s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 21:11:35    149s] Type 'man IMPSP-5140' for more detail.
[04/09 21:11:35    149s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 21:11:35    149s] Type 'man IMPSP-315' for more detail.
[04/09 21:11:35    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:35    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:35    149s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.644797
[04/09 21:11:35    149s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:2121.3M, EPOCH TIME: 1712722295.646265
[04/09 21:11:35    149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.646461
[04/09 21:11:35    149s] Starting refinePlace ...
[04/09 21:11:35    149s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:35    149s] One DDP V2 for no tweak run.
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 21:11:35    149s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 21:11:35    149s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:35    149s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:35    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2121.3MB) @(0:02:29 - 0:02:29).
[04/09 21:11:35    149s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 21:11:35    149s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:35    149s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2121.3MB
[04/09 21:11:35    149s] Statistics of distance of Instance movement in refine placement:
[04/09 21:11:35    149s]   maximum (X+Y) =         0.00 um
[04/09 21:11:35    149s]   mean    (X+Y) =         0.00 um
[04/09 21:11:35    149s] Summary Report:
[04/09 21:11:35    149s] Instances move: 0 (out of 286 movable)
[04/09 21:11:35    149s] Instances flipped: 0
[04/09 21:11:35    149s] Mean displacement: 0.00 um
[04/09 21:11:35    149s] Max displacement: 0.00 um 
[04/09 21:11:35    149s] Total instances moved : 0
[04/09 21:11:35    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.028, MEM:2121.3M, EPOCH TIME: 1712722295.674087
[04/09 21:11:35    149s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 21:11:35    149s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2121.3MB
[04/09 21:11:35    149s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2121.3MB) @(0:02:29 - 0:02:29).
[04/09 21:11:35    149s] *** Finished refinePlace (0:02:29 mem=2121.3M) ***
[04/09 21:11:35    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6125.4
[04/09 21:11:35    149s] OPERPROF: Finished RefinePlace at level 1, CPU:0.060, REAL:0.051, MEM:2121.3M, EPOCH TIME: 1712722295.675476
[04/09 21:11:35    149s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2121.3M, EPOCH TIME: 1712722295.684036
[04/09 21:11:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 21:11:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.019, MEM:2121.3M, EPOCH TIME: 1712722295.703487
[04/09 21:11:35    149s] *** maximum move = 0.00 um ***
[04/09 21:11:35    149s] *** Finished re-routing un-routed nets (2121.3M) ***
[04/09 21:11:35    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:2121.3M, EPOCH TIME: 1712722295.711769
[04/09 21:11:35    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.727634
[04/09 21:11:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:35    149s] OPERPROF:     Starting CMU at level 3, MEM:2121.3M, EPOCH TIME: 1712722295.824463
[04/09 21:11:35    149s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2121.3M, EPOCH TIME: 1712722295.826504
[04/09 21:11:35    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.107, MEM:2121.3M, EPOCH TIME: 1712722295.834423
[04/09 21:11:35    149s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.834720
[04/09 21:11:35    149s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2121.3M, EPOCH TIME: 1712722295.834928
[04/09 21:11:35    149s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2121.3M, EPOCH TIME: 1712722295.835407
[04/09 21:11:35    149s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2121.3M, EPOCH TIME: 1712722295.835876
[04/09 21:11:35    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.124, MEM:2121.3M, EPOCH TIME: 1712722295.836221
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2121.3M) ***
[04/09 21:11:35    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.9
[04/09 21:11:35    149s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:29.4/0:03:33.6 (0.7), mem = 2121.3M
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s] =============================================================================================
[04/09 21:11:35    149s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[04/09 21:11:35    149s] =============================================================================================
[04/09 21:11:35    149s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:11:35    149s] ---------------------------------------------------------------------------------------------
[04/09 21:11:35    149s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 21:11:35    149s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:11:35    149s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:11:35    149s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/09 21:11:35    149s] [ OptGetWeight           ]     45   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ OptEval                ]     45   0:00:00.2  (  13.6 % )     0:00:00.2 /  0:00:00.2    0.9
[04/09 21:11:35    149s] [ OptCommit              ]     45   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 21:11:35    149s] [ IncrDelayCalc          ]     18   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[04/09 21:11:35    149s] [ RefinePlace            ]      1   0:00:00.5  (  33.7 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 21:11:35    149s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:35    149s] [ MISC                   ]          0:00:00.5  (  32.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/09 21:11:35    149s] ---------------------------------------------------------------------------------------------
[04/09 21:11:35    149s]  AreaOpt #2 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/09 21:11:35    149s] ---------------------------------------------------------------------------------------------
[04/09 21:11:35    149s] 
[04/09 21:11:35    149s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2102.2M, EPOCH TIME: 1712722295.962426
[04/09 21:11:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2532).
[04/09 21:11:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:35    149s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.018, MEM:2045.2M, EPOCH TIME: 1712722295.980235
[04/09 21:11:35    149s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 21:11:35    149s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2045.22M, totSessionCpu=0:02:29).
[04/09 21:11:36    149s] **INFO: Flow update: Design timing is met.
[04/09 21:11:36    149s] Begin: GigaOpt postEco DRV Optimization
[04/09 21:11:36    149s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/09 21:11:36    149s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:29.4/0:03:33.7 (0.7), mem = 2045.2M
[04/09 21:11:36    149s] Info: 15 io nets excluded
[04/09 21:11:36    149s] Info: 6 clock nets excluded from IPO operation.
[04/09 21:11:36    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6125.10
[04/09 21:11:36    149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/09 21:11:36    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:29 mem=2045.2M
[04/09 21:11:36    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:2045.2M, EPOCH TIME: 1712722296.034271
[04/09 21:11:36    149s] Processing tracks to init pin-track alignment.
[04/09 21:11:36    149s] z: 2, totalTracks: 1
[04/09 21:11:36    149s] z: 4, totalTracks: 1
[04/09 21:11:36    149s] z: 6, totalTracks: 1
[04/09 21:11:36    149s] z: 8, totalTracks: 1
[04/09 21:11:36    149s] #spOpts: N=32 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:36    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2045.2M, EPOCH TIME: 1712722296.047771
[04/09 21:11:36    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    149s] 
[04/09 21:11:36    149s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:36    149s] OPERPROF:     Starting CMU at level 3, MEM:2045.2M, EPOCH TIME: 1712722296.137446
[04/09 21:11:36    149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2045.2M, EPOCH TIME: 1712722296.139210
[04/09 21:11:36    149s] 
[04/09 21:11:36    149s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:11:36    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.099, MEM:2045.2M, EPOCH TIME: 1712722296.146734
[04/09 21:11:36    149s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2045.2M, EPOCH TIME: 1712722296.147065
[04/09 21:11:36    149s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2045.2M, EPOCH TIME: 1712722296.147270
[04/09 21:11:36    149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2045.2MB).
[04/09 21:11:36    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.114, MEM:2045.2M, EPOCH TIME: 1712722296.147843
[04/09 21:11:36    149s] TotalInstCnt at PhyDesignMc Initialization: 286
[04/09 21:11:36    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=2045.2M
[04/09 21:11:36    149s] ### Creating RouteCongInterface, started
[04/09 21:11:36    149s] 
[04/09 21:11:36    149s] #optDebug:  {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[04/09 21:11:36    149s] 
[04/09 21:11:36    149s] #optDebug: {0, 1.000}
[04/09 21:11:36    149s] ### Creating RouteCongInterface, finished
[04/09 21:11:36    149s] {MG  {9 0 24.3 1.8333} }
[04/09 21:11:36    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=2045.2M
[04/09 21:11:36    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=2045.2M
[04/09 21:11:36    150s] [GPS-DRV] Optimizer parameters ============================= 
[04/09 21:11:36    150s] [GPS-DRV] maxDensity (design): 0.95
[04/09 21:11:36    150s] [GPS-DRV] maxLocalDensity: 0.98
[04/09 21:11:36    150s] [GPS-DRV] All active and enabled setup views
[04/09 21:11:36    150s] [GPS-DRV]     func_max_scenario
[04/09 21:11:36    150s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 21:11:36    150s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/09 21:11:36    150s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/09 21:11:36    150s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/09 21:11:36    150s] [GPS-DRV] timing-driven DRV settings
[04/09 21:11:36    150s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[04/09 21:11:36    150s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2102.5M, EPOCH TIME: 1712722296.794634
[04/09 21:11:36    150s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2102.5M, EPOCH TIME: 1712722296.795018
[04/09 21:11:36    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:36    150s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/09 21:11:36    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:36    150s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/09 21:11:36    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:36    150s] Info: violation cost 116.486969 (cap = 116.486969, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:11:36    150s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%|          |         |
[04/09 21:11:36    150s] Info: violation cost 116.486969 (cap = 116.486969, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/09 21:11:36    150s] |     0|     0|     0.00|     8|    64|    -0.04|     0|     0|     0|     0|     0.33|     0.00|       0|       0|       0|  0.27%| 0:00:00.0|  2102.5M|
[04/09 21:11:36    150s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] ###############################################################################
[04/09 21:11:36    150s] #
[04/09 21:11:36    150s] #  Large fanout net report:  
[04/09 21:11:36    150s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/09 21:11:36    150s] #     - current density: 0.27
[04/09 21:11:36    150s] #
[04/09 21:11:36    150s] #  List of high fanout nets:
[04/09 21:11:36    150s] #
[04/09 21:11:36    150s] ###############################################################################
[04/09 21:11:36    150s] Bottom Preferred Layer:
[04/09 21:11:36    150s]     None
[04/09 21:11:36    150s] Via Pillar Rule:
[04/09 21:11:36    150s]     None
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] =======================================================================
[04/09 21:11:36    150s]                 Reasons for remaining drv violations
[04/09 21:11:36    150s] =======================================================================
[04/09 21:11:36    150s] *info: Total 8 net(s) have violations which can't be fixed by DRV optimization.
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] MultiBuffering failure reasons
[04/09 21:11:36    150s] ------------------------------------------------
[04/09 21:11:36    150s] *info:     8 net(s): Could not be fixed because it is multi driver net.
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2102.5M) ***
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] Total-nets :: 340, Stn-nets :: 17, ratio :: 5 %, Total-len 34648.1, Stn-len 809.306
[04/09 21:11:36    150s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2083.4M, EPOCH TIME: 1712722296.832991
[04/09 21:11:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2818).
[04/09 21:11:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    150s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.017, MEM:2045.4M, EPOCH TIME: 1712722296.849725
[04/09 21:11:36    150s] TotalInstCnt at PhyDesignMc Destruction: 286
[04/09 21:11:36    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6125.10
[04/09 21:11:36    150s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:02:30.3/0:03:34.5 (0.7), mem = 2045.4M
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] =============================================================================================
[04/09 21:11:36    150s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              21.14-s109_1
[04/09 21:11:36    150s] =============================================================================================
[04/09 21:11:36    150s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:11:36    150s] ---------------------------------------------------------------------------------------------
[04/09 21:11:36    150s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  30.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:11:36    150s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.8
[04/09 21:11:36    150s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  23.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/09 21:11:36    150s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[04/09 21:11:36    150s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:36    150s] [ MISC                   ]          0:00:00.4  (  42.9 % )     0:00:00.4 /  0:00:00.3    1.0
[04/09 21:11:36    150s] ---------------------------------------------------------------------------------------------
[04/09 21:11:36    150s]  DrvOpt #5 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/09 21:11:36    150s] ---------------------------------------------------------------------------------------------
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] End: GigaOpt postEco DRV Optimization
[04/09 21:11:36    150s] **INFO: Flow update: Design timing is met.
[04/09 21:11:36    150s] Running refinePlace -preserveRouting true -hardFence false
[04/09 21:11:36    150s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2045.4M, EPOCH TIME: 1712722296.858777
[04/09 21:11:36    150s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2045.4M, EPOCH TIME: 1712722296.858984
[04/09 21:11:36    150s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2045.4M, EPOCH TIME: 1712722296.859276
[04/09 21:11:36    150s] Processing tracks to init pin-track alignment.
[04/09 21:11:36    150s] z: 2, totalTracks: 1
[04/09 21:11:36    150s] z: 4, totalTracks: 1
[04/09 21:11:36    150s] z: 6, totalTracks: 1
[04/09 21:11:36    150s] z: 8, totalTracks: 1
[04/09 21:11:36    150s] #spOpts: N=32 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:36    150s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2045.4M, EPOCH TIME: 1712722296.871851
[04/09 21:11:36    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:36    150s] OPERPROF:         Starting CMU at level 5, MEM:2045.4M, EPOCH TIME: 1712722296.966605
[04/09 21:11:36    150s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2045.4M, EPOCH TIME: 1712722296.968750
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:11:36    150s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.104, MEM:2045.4M, EPOCH TIME: 1712722296.976333
[04/09 21:11:36    150s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2045.4M, EPOCH TIME: 1712722296.976661
[04/09 21:11:36    150s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2045.4M, EPOCH TIME: 1712722296.976865
[04/09 21:11:36    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2045.4MB).
[04/09 21:11:36    150s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.118, MEM:2045.4M, EPOCH TIME: 1712722296.977348
[04/09 21:11:36    150s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.119, MEM:2045.4M, EPOCH TIME: 1712722296.977536
[04/09 21:11:36    150s] TDRefine: refinePlace mode is spiral
[04/09 21:11:36    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6125.5
[04/09 21:11:36    150s] OPERPROF:   Starting RefinePlace at level 2, MEM:2045.4M, EPOCH TIME: 1712722296.977798
[04/09 21:11:36    150s] *** Starting refinePlace (0:02:30 mem=2045.4M) ***
[04/09 21:11:36    150s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:36    150s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2045.4M, EPOCH TIME: 1712722296.991262
[04/09 21:11:36    150s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2045.4M, EPOCH TIME: 1712722296.992777
[04/09 21:11:36    150s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[04/09 21:11:36    150s] Type 'man IMPSP-5140' for more detail.
[04/09 21:11:36    150s] **WARN: (IMPSP-315):	Found 75 instances insts with no PG Term connections.
[04/09 21:11:36    150s] Type 'man IMPSP-315' for more detail.
[04/09 21:11:36    150s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:36    150s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] Starting Small incrNP...
[04/09 21:11:36    150s] User Input Parameters:
[04/09 21:11:36    150s] - Congestion Driven    : Off
[04/09 21:11:36    150s] - Timing Driven        : Off
[04/09 21:11:36    150s] - Area-Violation Based : Off
[04/09 21:11:36    150s] - Start Rollback Level : -5
[04/09 21:11:36    150s] - Legalized            : On
[04/09 21:11:36    150s] - Window Based         : Off
[04/09 21:11:36    150s] - eDen incr mode       : Off
[04/09 21:11:36    150s] - Small incr mode      : On
[04/09 21:11:36    150s] 
[04/09 21:11:36    150s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2045.4M, EPOCH TIME: 1712722296.997897
[04/09 21:11:37    150s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2045.4M, EPOCH TIME: 1712722297.005947
[04/09 21:11:37    150s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.020, REAL:0.018, MEM:2045.4M, EPOCH TIME: 1712722297.023690
[04/09 21:11:37    150s] default core: bins with density > 0.750 =  0.00 % ( 0 / 2916 )
[04/09 21:11:37    150s] Density distribution unevenness ratio = 93.883%
[04/09 21:11:37    150s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.030, REAL:0.026, MEM:2045.4M, EPOCH TIME: 1712722297.024080
[04/09 21:11:37    150s] cost 0.590909, thresh 1.000000
[04/09 21:11:37    150s] Skipped incrNP (cpu=0:00:00.0, real=0:00:01.0, mem=2045.4M)
[04/09 21:11:37    150s] End of Small incrNP (cpu=0:00:00.0, real=0:00:01.0)
[04/09 21:11:37    150s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2045.4M, EPOCH TIME: 1712722297.027077
[04/09 21:11:37    150s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.002, MEM:2045.4M, EPOCH TIME: 1712722297.028865
[04/09 21:11:37    150s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2045.4M, EPOCH TIME: 1712722297.029205
[04/09 21:11:37    150s] Starting refinePlace ...
[04/09 21:11:37    150s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:37    150s] One DDP V2 for no tweak run.
[04/09 21:11:37    150s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:37    150s]   Spread Effort: high, pre-route mode, useDDP on.
[04/09 21:11:37    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2045.4MB) @(0:02:30 - 0:02:30).
[04/09 21:11:37    150s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:37    150s] wireLenOptFixPriorityInst 96 inst fixed
[04/09 21:11:37    150s] 
[04/09 21:11:37    150s] Running Spiral with 1 thread in Normal Mode  fetchWidth=289 
[04/09 21:11:37    150s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/09 21:11:37    150s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:37    150s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/09 21:11:37    150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2045.4MB) @(0:02:30 - 0:02:30).
[04/09 21:11:37    150s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[04/09 21:11:37    150s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/09 21:11:37    150s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2045.4MB
[04/09 21:11:37    150s] Statistics of distance of Instance movement in refine placement:
[04/09 21:11:37    150s]   maximum (X+Y) =         0.00 um
[04/09 21:11:37    150s]   mean    (X+Y) =         0.00 um
[04/09 21:11:37    150s] Summary Report:
[04/09 21:11:37    150s] Instances move: 0 (out of 286 movable)
[04/09 21:11:37    150s] Instances flipped: 0
[04/09 21:11:37    150s] Mean displacement: 0.00 um
[04/09 21:11:37    150s] Max displacement: 0.00 um 
[04/09 21:11:37    150s] Total instances moved : 0
[04/09 21:11:37    150s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.050, REAL:0.063, MEM:2045.4M, EPOCH TIME: 1712722297.091886
[04/09 21:11:37    150s] Total net bbox length = 3.158e+04 (1.255e+04 1.902e+04) (ext = 5.119e+03)
[04/09 21:11:37    150s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2045.4MB
[04/09 21:11:37    150s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2045.4MB) @(0:02:30 - 0:02:30).
[04/09 21:11:37    150s] *** Finished refinePlace (0:02:31 mem=2045.4M) ***
[04/09 21:11:37    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6125.5
[04/09 21:11:37    150s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.120, REAL:0.115, MEM:2045.4M, EPOCH TIME: 1712722297.093218
[04/09 21:11:37    150s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2045.4M, EPOCH TIME: 1712722297.093480
[04/09 21:11:37    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 21:11:37    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:37    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:37    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:37    150s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.018, MEM:2045.4M, EPOCH TIME: 1712722297.111743
[04/09 21:11:37    150s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.250, REAL:0.253, MEM:2045.4M, EPOCH TIME: 1712722297.112107
[04/09 21:11:37    150s] **INFO: Flow update: Design timing is met.
[04/09 21:11:37    150s] **INFO: Flow update: Design timing is met.
[04/09 21:11:37    150s] **INFO: Flow update: Design timing is met.
[04/09 21:11:37    150s] Register exp ratio and priority group on 0 nets on 538 nets : 
[04/09 21:11:37    150s] 
[04/09 21:11:37    150s] Active setup views:
[04/09 21:11:37    150s]  func_max_scenario
[04/09 21:11:37    150s]   Dominating endpoints: 0
[04/09 21:11:37    150s]   Dominating TNS: -0.000
[04/09 21:11:37    150s] 
[04/09 21:11:37    150s] Extraction called for design 'fifo1_sram' of instances=319 and nets=552 using extraction engine 'preRoute' .
[04/09 21:11:37    150s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/09 21:11:37    150s] Type 'man IMPEXT-3530' for more detail.
[04/09 21:11:37    150s] PreRoute RC Extraction called for design fifo1_sram.
[04/09 21:11:37    150s] RC Extraction called in multi-corner(2) mode.
[04/09 21:11:37    150s] RCMode: PreRoute
[04/09 21:11:37    150s]       RC Corner Indexes            0       1   
[04/09 21:11:37    150s] Capacitance Scaling Factor   : 1.00000 1.00000 
[04/09 21:11:37    150s] Resistance Scaling Factor    : 1.00000 1.00000 
[04/09 21:11:37    150s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[04/09 21:11:37    150s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[04/09 21:11:37    150s] Shrink Factor                : 1.00000
[04/09 21:11:37    150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/09 21:11:37    150s] Using capacitance table file ...
[04/09 21:11:37    150s] RC Grid backup saved.
[04/09 21:11:37    150s] 
[04/09 21:11:37    150s] Trim Metal Layers:
[04/09 21:11:37    150s] LayerId::1 widthSet size::4
[04/09 21:11:37    150s] LayerId::2 widthSet size::4
[04/09 21:11:37    150s] LayerId::3 widthSet size::4
[04/09 21:11:37    150s] LayerId::4 widthSet size::4
[04/09 21:11:37    150s] LayerId::5 widthSet size::4
[04/09 21:11:37    150s] LayerId::6 widthSet size::4
[04/09 21:11:37    150s] LayerId::7 widthSet size::4
[04/09 21:11:37    150s] LayerId::8 widthSet size::4
[04/09 21:11:37    150s] LayerId::9 widthSet size::4
[04/09 21:11:37    150s] LayerId::10 widthSet size::2
[04/09 21:11:37    150s] Skipped RC grid update for preRoute extraction.
[04/09 21:11:37    150s] eee: pegSigSF::1.070000
[04/09 21:11:37    150s] Initializing multi-corner capacitance tables ... 
[04/09 21:11:37    150s] Initializing multi-corner resistance tables ...
[04/09 21:11:37    150s] eee: l::1 avDens::0.093729 usedTrk::10561.578657 availTrk::112682.147875 sigTrk::10561.578657
[04/09 21:11:37    150s] eee: l::2 avDens::0.016857 usedTrk::290.414833 availTrk::17227.789294 sigTrk::290.414833
[04/09 21:11:37    150s] eee: l::3 avDens::0.049301 usedTrk::465.689952 availTrk::9445.806527 sigTrk::465.689952
[04/09 21:11:37    150s] eee: l::4 avDens::0.034055 usedTrk::1968.936543 availTrk::57815.575721 sigTrk::1968.936543
[04/09 21:11:37    150s] eee: l::5 avDens::0.073290 usedTrk::2118.234868 availTrk::28902.041716 sigTrk::2118.234868
[04/09 21:11:37    150s] eee: l::6 avDens::0.074238 usedTrk::2729.528408 availTrk::36767.500000 sigTrk::2729.528408
[04/09 21:11:37    150s] eee: l::7 avDens::0.097334 usedTrk::1718.427870 availTrk::17655.000000 sigTrk::1718.427870
[04/09 21:11:37    150s] eee: l::8 avDens::0.066900 usedTrk::751.540132 availTrk::11233.750000 sigTrk::751.540132
[04/09 21:11:37    150s] eee: l::9 avDens::0.050646 usedTrk::16.016746 availTrk::316.250000 sigTrk::16.016746
[04/09 21:11:37    150s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:11:37    150s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:11:37    150s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.296413 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.933200 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 21:11:37    150s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2022.016M)
[04/09 21:11:37    150s] Skewing Data Summary (End_of_FINAL)
[04/09 21:11:37    151s] --------------------------------------------------
[04/09 21:11:37    151s]  Total skewed count:0
[04/09 21:11:37    151s] --------------------------------------------------
[04/09 21:11:37    151s] Starting delay calculation for Setup views
[04/09 21:11:37    151s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/09 21:11:37    151s] #################################################################################
[04/09 21:11:37    151s] # Design Stage: PreRoute
[04/09 21:11:37    151s] # Design Name: fifo1_sram
[04/09 21:11:37    151s] # Design Mode: 90nm
[04/09 21:11:37    151s] # Analysis Mode: MMMC Non-OCV 
[04/09 21:11:37    151s] # Parasitics Mode: No SPEF/RCDB 
[04/09 21:11:37    151s] # Signoff Settings: SI Off 
[04/09 21:11:37    151s] #################################################################################
[04/09 21:11:37    151s] Calculate delays in BcWc mode...
[04/09 21:11:37    151s] Topological Sorting (REAL = 0:00:00.0, MEM = 2030.1M, InitMEM = 2030.1M)
[04/09 21:11:37    151s] Start delay calculation (fullDC) (1 T). (MEM=2030.06)
[04/09 21:11:37    151s] End AAE Lib Interpolated Model. (MEM=2041.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:11:38    151s] Total number of fetched objects 538
[04/09 21:11:38    151s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:11:38    151s] End delay calculation. (MEM=2057.27 CPU=0:00:00.3 REAL=0:00:01.0)
[04/09 21:11:38    151s] End delay calculation (fullDC). (MEM=2057.27 CPU=0:00:00.4 REAL=0:00:01.0)
[04/09 21:11:38    151s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2057.3M) ***
[04/09 21:11:38    151s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:32 mem=2057.3M)
[04/09 21:11:38    151s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2057.27 MB )
[04/09 21:11:38    151s] (I)      ======================= Layers ========================
[04/09 21:11:38    151s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:38    151s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:11:38    151s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:38    151s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:11:38    151s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:11:38    151s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:38    151s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:11:38    151s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:11:38    151s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:11:38    151s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:38    151s] (I)      Started Import and model ( Curr Mem: 2057.27 MB )
[04/09 21:11:38    151s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:38    151s] (I)      == Non-default Options ==
[04/09 21:11:38    151s] (I)      Build term to term wires                           : false
[04/09 21:11:38    151s] (I)      Maximum routing layer                              : 10
[04/09 21:11:38    151s] (I)      Number of threads                                  : 1
[04/09 21:11:38    151s] (I)      Method to set GCell size                           : row
[04/09 21:11:38    151s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:11:38    151s] (I)      Use row-based GCell size
[04/09 21:11:38    151s] (I)      Use row-based GCell align
[04/09 21:11:38    151s] (I)      layer 0 area = 10000
[04/09 21:11:38    151s] (I)      layer 1 area = 16000
[04/09 21:11:38    151s] (I)      layer 2 area = 16000
[04/09 21:11:38    151s] (I)      layer 3 area = 16000
[04/09 21:11:38    151s] (I)      layer 4 area = 16000
[04/09 21:11:38    151s] (I)      layer 5 area = 16000
[04/09 21:11:38    151s] (I)      layer 6 area = 16000
[04/09 21:11:38    151s] (I)      layer 7 area = 16000
[04/09 21:11:38    151s] (I)      layer 8 area = 55000
[04/09 21:11:38    151s] (I)      layer 9 area = 4000000
[04/09 21:11:38    151s] (I)      GCell unit size   : 1672
[04/09 21:11:38    151s] (I)      GCell multiplier  : 1
[04/09 21:11:38    151s] (I)      GCell row height  : 1672
[04/09 21:11:38    151s] (I)      Actual row height : 1672
[04/09 21:11:38    151s] (I)      GCell align ref   : 310032 310032
[04/09 21:11:38    151s] [NR-eGR] Track table information for default rule: 
[04/09 21:11:38    151s] [NR-eGR] M1 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M2 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M3 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M4 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M5 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M6 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M7 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M8 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] M9 has single uniform track structure
[04/09 21:11:38    151s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:11:38    151s] (I)      ============== Default via ===============
[04/09 21:11:38    151s] (I)      +---+------------------+-----------------+
[04/09 21:11:38    151s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:11:38    151s] (I)      +---+------------------+-----------------+
[04/09 21:11:38    151s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:11:38    151s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:11:38    151s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:11:38    151s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:11:38    151s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:11:38    151s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:11:38    151s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:11:38    151s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:11:38    151s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:11:38    151s] (I)      +---+------------------+-----------------+
[04/09 21:11:38    151s] [NR-eGR] Read 73417 PG shapes
[04/09 21:11:38    151s] [NR-eGR] Read 0 clock shapes
[04/09 21:11:38    151s] [NR-eGR] Read 0 other shapes
[04/09 21:11:38    151s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:11:38    151s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:11:38    151s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:11:38    151s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:11:38    151s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:11:38    151s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:11:38    151s] [NR-eGR] #Other Blockages    : 0
[04/09 21:11:38    151s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:11:38    151s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:11:38    151s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 21:11:38    151s] (I)      early_global_route_priority property id does not exist.
[04/09 21:11:38    151s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:11:38    151s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:11:38    151s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:11:38    151s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:11:38    152s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:11:38    152s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:11:38    152s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:11:38    152s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:11:38    152s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:11:38    152s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:11:38    152s] (I)      Number of ignored nets                =      0
[04/09 21:11:38    152s] (I)      Number of connected nets              =      0
[04/09 21:11:38    152s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:11:38    152s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:11:38    152s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:11:38    152s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:11:38    152s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:11:38    152s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:11:38    152s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:11:38    152s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:11:38    152s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:11:38    152s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:11:38    152s] (I)      Ndr track 0 does not exist
[04/09 21:11:38    152s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:11:38    152s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:11:38    152s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:11:38    152s] (I)      Site width          :   152  (dbu)
[04/09 21:11:38    152s] (I)      Row height          :  1672  (dbu)
[04/09 21:11:38    152s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:11:38    152s] (I)      GCell width         :  1672  (dbu)
[04/09 21:11:38    152s] (I)      GCell height        :  1672  (dbu)
[04/09 21:11:38    152s] (I)      Grid                :   718   718    10
[04/09 21:11:38    152s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:11:38    152s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 21:11:38    152s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 21:11:38    152s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:11:38    152s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:11:38    152s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:11:38    152s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:11:38    152s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:11:38    152s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 21:11:38    152s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:11:38    152s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:11:38    152s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:11:38    152s] (I)      --------------------------------------------------------
[04/09 21:11:38    152s] 
[04/09 21:11:38    152s] [NR-eGR] ============ Routing rule table ============
[04/09 21:11:38    152s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 21:11:38    152s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:11:38    152s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:11:38    152s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:11:38    152s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:11:38    152s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:11:38    152s] [NR-eGR] ========================================
[04/09 21:11:38    152s] [NR-eGR] 
[04/09 21:11:38    152s] (I)      =============== Blocked Tracks ===============
[04/09 21:11:38    152s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:38    152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:11:38    152s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:38    152s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:11:38    152s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 21:11:38    152s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 21:11:38    152s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 21:11:38    152s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 21:11:38    152s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 21:11:38    152s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 21:11:38    152s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 21:11:38    152s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 21:11:38    152s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 21:11:38    152s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:38    152s] (I)      Finished Import and model ( CPU: 0.60 sec, Real: 0.59 sec, Curr Mem: 2085.80 MB )
[04/09 21:11:38    152s] (I)      Reset routing kernel
[04/09 21:11:38    152s] (I)      Started Global Routing ( Curr Mem: 2085.80 MB )
[04/09 21:11:38    152s] (I)      totalPins=1206  totalGlobalPin=1199 (99.42%)
[04/09 21:11:38    152s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 21:11:39    152s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] (I)      ============  Phase 1a Route ============
[04/09 21:11:39    152s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:11:39    152s] (I)      Usage: 20351 = (8599 H, 11752 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 1.965e+04um V)
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] (I)      ============  Phase 1b Route ============
[04/09 21:11:39    152s] (I)      Usage: 20430 = (8623 H, 11807 V) = (0.19% H, 0.13% V) = (1.442e+04um H, 1.974e+04um V)
[04/09 21:11:39    152s] (I)      Overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 3.415896e+04um
[04/09 21:11:39    152s] (I)      Congestion metric : 0.01%H 0.05%V, 0.05%HV
[04/09 21:11:39    152s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] (I)      ============  Phase 1c Route ============
[04/09 21:11:39    152s] (I)      Level2 Grid: 144 x 144
[04/09 21:11:39    152s] (I)      Usage: 20529 = (8636 H, 11893 V) = (0.19% H, 0.13% V) = (1.444e+04um H, 1.989e+04um V)
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] (I)      ============  Phase 1d Route ============
[04/09 21:11:39    152s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] (I)      ============  Phase 1e Route ============
[04/09 21:11:39    152s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 21:11:39    152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] (I)      ============  Phase 1l Route ============
[04/09 21:11:39    152s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 21:11:39    152s] (I)      Layer  2:    4149907      3132         2     1444663     4218203    (25.51%) 
[04/09 21:11:39    152s] (I)      Layer  3:    2088355      4609        11      708488     2122945    (25.02%) 
[04/09 21:11:39    152s] (I)      Layer  4:    2651374      2717        12      140195     2691238    ( 4.95%) 
[04/09 21:11:39    152s] (I)      Layer  5:    1328765      2365        14       67446     1348270    ( 4.76%) 
[04/09 21:11:39    152s] (I)      Layer  6:    1401384      6150       132           0     1415716    ( 0.00%) 
[04/09 21:11:39    152s] (I)      Layer  7:     681555      1911        29       16545      691313    ( 2.34%) 
[04/09 21:11:39    152s] (I)      Layer  8:     682296       536        13       24040      683818    ( 3.40%) 
[04/09 21:11:39    152s] (I)      Layer  9:     353285        71         0      111009      242921    (31.36%) 
[04/09 21:11:39    152s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 21:11:39    152s] (I)      Total:      13504823     21491       213     2631545    13472224    (16.34%) 
[04/09 21:11:39    152s] (I)      
[04/09 21:11:39    152s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 21:11:39    152s] [NR-eGR]                        OverCon           OverCon            
[04/09 21:11:39    152s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 21:11:39    152s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 21:11:39    152s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:11:39    152s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[04/09 21:11:39    152s] [NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:11:39    152s] [NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[04/09 21:11:39    152s] [NR-eGR] 
[04/09 21:11:39    152s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.73 sec, Curr Mem: 2093.80 MB )
[04/09 21:11:39    153s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 21:11:39    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 21:11:39    153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.71 sec, Real: 1.71 sec, Curr Mem: 2093.80 MB )
[04/09 21:11:39    153s] (I)      ======================================= Runtime Summary =======================================
[04/09 21:11:39    153s] (I)       Step                                              %      Start     Finish      Real       CPU 
[04/09 21:11:39    153s] (I)      -----------------------------------------------------------------------------------------------
[04/09 21:11:39    153s] (I)       Early Global Route kernel                   100.00%  71.61 sec  73.33 sec  1.71 sec  1.71 sec 
[04/09 21:11:39    153s] (I)       +-Import and model                           34.38%  71.65 sec  72.24 sec  0.59 sec  0.60 sec 
[04/09 21:11:39    153s] (I)       | +-Create place DB                           0.18%  71.65 sec  71.65 sec  0.00 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | +-Import place data                       0.15%  71.65 sec  71.65 sec  0.00 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read instances and placement          0.04%  71.65 sec  71.65 sec  0.00 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read nets                             0.07%  71.65 sec  71.65 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | +-Create route DB                          26.39%  71.65 sec  72.11 sec  0.45 sec  0.46 sec 
[04/09 21:11:39    153s] (I)       | | +-Import route data (1T)                 26.33%  71.65 sec  72.10 sec  0.45 sec  0.45 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.26%  71.66 sec  71.68 sec  0.02 sec  0.02 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read routing blockages              0.00%  71.66 sec  71.66 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read instance blockages             0.08%  71.66 sec  71.66 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read PG blockages                   0.96%  71.66 sec  71.68 sec  0.02 sec  0.02 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read clock blockages                0.01%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read other blockages                0.01%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read halo blockages                 0.00%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Read boundary cut boxes             0.00%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read blackboxes                       0.01%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read prerouted                        0.03%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read unlegalized nets                 0.01%  71.68 sec  71.68 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Read nets                             0.03%  71.69 sec  71.69 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Set up via pillars                    0.00%  71.69 sec  71.69 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Initialize 3D grid graph              2.51%  71.69 sec  71.73 sec  0.04 sec  0.04 sec 
[04/09 21:11:39    153s] (I)       | | | +-Model blockage capacity              21.82%  71.73 sec  72.10 sec  0.37 sec  0.39 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Initialize 3D capacity             19.60%  71.73 sec  72.07 sec  0.34 sec  0.35 sec 
[04/09 21:11:39    153s] (I)       | +-Read aux data                             0.00%  72.11 sec  72.11 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | +-Others data preparation                   0.29%  72.11 sec  72.11 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | +-Create route kernel                       7.35%  72.11 sec  72.24 sec  0.13 sec  0.13 sec 
[04/09 21:11:39    153s] (I)       +-Global Routing                             42.43%  72.24 sec  72.97 sec  0.73 sec  0.72 sec 
[04/09 21:11:39    153s] (I)       | +-Initialization                            0.37%  72.24 sec  72.25 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | +-Net group 1                              27.59%  72.25 sec  72.72 sec  0.47 sec  0.47 sec 
[04/09 21:11:39    153s] (I)       | | +-Generate topology                       0.06%  72.25 sec  72.25 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | +-Phase 1a                                3.37%  72.45 sec  72.51 sec  0.06 sec  0.06 sec 
[04/09 21:11:39    153s] (I)       | | | +-Pattern routing (1T)                  0.69%  72.45 sec  72.47 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.11%  72.47 sec  72.50 sec  0.04 sec  0.04 sec 
[04/09 21:11:39    153s] (I)       | | | +-Add via demand to 2D                  0.46%  72.50 sec  72.51 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | +-Phase 1b                                1.01%  72.51 sec  72.53 sec  0.02 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | | +-Monotonic routing (1T)                0.83%  72.51 sec  72.53 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | +-Phase 1c                                2.13%  72.53 sec  72.57 sec  0.04 sec  0.05 sec 
[04/09 21:11:39    153s] (I)       | | | +-Two level Routing                     2.10%  72.53 sec  72.57 sec  0.04 sec  0.05 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Two Level Routing (Regular)         0.75%  72.54 sec  72.55 sec  0.01 sec  0.02 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Two Level Routing (Strong)          0.65%  72.55 sec  72.57 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | +-Phase 1d                                0.65%  72.57 sec  72.58 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | | +-Detoured routing (1T)                 0.60%  72.57 sec  72.58 sec  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)       | | +-Phase 1e                                0.26%  72.58 sec  72.58 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | +-Route legalization                    0.07%  72.58 sec  72.58 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | | | +-Legalize Blockage Violations        0.04%  72.58 sec  72.58 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       | | +-Phase 1l                                7.84%  72.58 sec  72.72 sec  0.13 sec  0.14 sec 
[04/09 21:11:39    153s] (I)       | | | +-Layer assignment (1T)                 2.03%  72.68 sec  72.72 sec  0.03 sec  0.04 sec 
[04/09 21:11:39    153s] (I)       | +-Clean cong LA                             0.00%  72.72 sec  72.72 sec  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)       +-Export 3D cong map                         20.94%  72.97 sec  73.32 sec  0.36 sec  0.36 sec 
[04/09 21:11:39    153s] (I)       | +-Export 2D cong map                        2.50%  73.28 sec  73.32 sec  0.04 sec  0.04 sec 
[04/09 21:11:39    153s] (I)      ======================= Summary by functions ========================
[04/09 21:11:39    153s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 21:11:39    153s] (I)      ---------------------------------------------------------------------
[04/09 21:11:39    153s] (I)        0  Early Global Route kernel           100.00%  1.71 sec  1.71 sec 
[04/09 21:11:39    153s] (I)        1  Global Routing                       42.43%  0.73 sec  0.72 sec 
[04/09 21:11:39    153s] (I)        1  Import and model                     34.38%  0.59 sec  0.60 sec 
[04/09 21:11:39    153s] (I)        1  Export 3D cong map                   20.94%  0.36 sec  0.36 sec 
[04/09 21:11:39    153s] (I)        2  Net group 1                          27.59%  0.47 sec  0.47 sec 
[04/09 21:11:39    153s] (I)        2  Create route DB                      26.39%  0.45 sec  0.46 sec 
[04/09 21:11:39    153s] (I)        2  Create route kernel                   7.35%  0.13 sec  0.13 sec 
[04/09 21:11:39    153s] (I)        2  Export 2D cong map                    2.50%  0.04 sec  0.04 sec 
[04/09 21:11:39    153s] (I)        2  Initialization                        0.37%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        2  Others data preparation               0.29%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        2  Create place DB                       0.18%  0.00 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        3  Import route data (1T)               26.33%  0.45 sec  0.45 sec 
[04/09 21:11:39    153s] (I)        3  Phase 1l                              7.84%  0.13 sec  0.14 sec 
[04/09 21:11:39    153s] (I)        3  Phase 1a                              3.37%  0.06 sec  0.06 sec 
[04/09 21:11:39    153s] (I)        3  Phase 1c                              2.13%  0.04 sec  0.05 sec 
[04/09 21:11:39    153s] (I)        3  Phase 1b                              1.01%  0.02 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        3  Phase 1d                              0.65%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        3  Phase 1e                              0.26%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        3  Import place data                     0.15%  0.00 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        3  Generate topology                     0.06%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        4  Model blockage capacity              21.82%  0.37 sec  0.39 sec 
[04/09 21:11:39    153s] (I)        4  Initialize 3D grid graph              2.51%  0.04 sec  0.04 sec 
[04/09 21:11:39    153s] (I)        4  Pattern Routing Avoiding Blockages    2.11%  0.04 sec  0.04 sec 
[04/09 21:11:39    153s] (I)        4  Two level Routing                     2.10%  0.04 sec  0.05 sec 
[04/09 21:11:39    153s] (I)        4  Layer assignment (1T)                 2.03%  0.03 sec  0.04 sec 
[04/09 21:11:39    153s] (I)        4  Read blockages ( Layer 2-10 )         1.26%  0.02 sec  0.02 sec 
[04/09 21:11:39    153s] (I)        4  Monotonic routing (1T)                0.83%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        4  Pattern routing (1T)                  0.69%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        4  Detoured routing (1T)                 0.60%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        4  Add via demand to 2D                  0.46%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        4  Read nets                             0.09%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        4  Route legalization                    0.07%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        4  Read instances and placement          0.04%  0.00 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        4  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        4  Read unlegalized nets                 0.01%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Initialize 3D capacity               19.60%  0.34 sec  0.35 sec 
[04/09 21:11:39    153s] (I)        5  Read PG blockages                     0.96%  0.02 sec  0.02 sec 
[04/09 21:11:39    153s] (I)        5  Two Level Routing (Regular)           0.75%  0.01 sec  0.02 sec 
[04/09 21:11:39    153s] (I)        5  Two Level Routing (Strong)            0.65%  0.01 sec  0.01 sec 
[04/09 21:11:39    153s] (I)        5  Read instance blockages               0.08%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 21:11:39    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:2093.8M, EPOCH TIME: 1712722299.978547
[04/09 21:11:39    153s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:39    153s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 21:11:39    153s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:40    153s] [hotspot] | normalized |          0.00 |          0.00 |
[04/09 21:11:40    153s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:40    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/09 21:11:40    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/09 21:11:40    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.040, MEM:2093.8M, EPOCH TIME: 1712722300.018388
[04/09 21:11:40    153s] [hotspot] Hotspot report including placement blocked areas
[04/09 21:11:40    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:2093.8M, EPOCH TIME: 1712722300.019282
[04/09 21:11:40    153s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:40    153s] [hotspot] |            |   max hotspot | total hotspot |
[04/09 21:11:40    153s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:40    153s] [hotspot] | normalized |          0.35 |          0.35 |
[04/09 21:11:40    153s] [hotspot] +------------+---------------+---------------+
[04/09 21:11:40    153s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.35, normalized total congestion hotspot area = 0.35 (area is in unit of 4 std-cell row bins)
[04/09 21:11:40    153s] [hotspot] max/total 0.35/0.35, big hotspot (>10) total 0.00
[04/09 21:11:40    153s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/09 21:11:40    153s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 21:11:40    153s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/09 21:11:40    153s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 21:11:40    153s] [hotspot] |  1  |   401.99   589.26   455.50   642.76 |        0.35   |
[04/09 21:11:40    153s] [hotspot] +-----+-------------------------------------+---------------+
[04/09 21:11:40    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.050, REAL:0.050, MEM:2093.8M, EPOCH TIME: 1712722300.068868
[04/09 21:11:40    153s] Reported timing to dir ./timingReports
[04/09 21:11:40    153s] **optDesign ... cpu = 0:01:04, real = 0:01:05, mem = 1664.0M, totSessionCpu=0:02:33 **
[04/09 21:11:40    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2023.8M, EPOCH TIME: 1712722300.101646
[04/09 21:11:40    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:40    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:40    153s] 
[04/09 21:11:40    153s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:40    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.101, MEM:2023.8M, EPOCH TIME: 1712722300.202152
[04/09 21:11:40    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:40    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    153s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.3M, EPOCH TIME: 1712722304.291980
[04/09 21:11:44    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:44    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.087, MEM:2039.3M, EPOCH TIME: 1712722304.378665
[04/09 21:11:44    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:44    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] Density: 0.269%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.3M, EPOCH TIME: 1712722304.439186
[04/09 21:11:44    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:44    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:2039.3M, EPOCH TIME: 1712722304.521432
[04/09 21:11:44    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:44    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] **optDesign ... cpu = 0:01:05, real = 0:01:09, mem = 1665.5M, totSessionCpu=0:02:34 **
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] TimeStamp Deleting Cell Server Begin ...
[04/09 21:11:44    154s] Deleting Lib Analyzer.
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] TimeStamp Deleting Cell Server End ...
[04/09 21:11:44    154s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/09 21:11:44    154s] Type 'man IMPOPT-3195' for more detail.
[04/09 21:11:44    154s] *** Finished optDesign ***
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:11 real=  0:01:17)
[04/09 21:11:44    154s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[04/09 21:11:44    154s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.5 real=0:00:02.5)
[04/09 21:11:44    154s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:03.9 real=0:00:03.9)
[04/09 21:11:44    154s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:33.7 real=0:00:33.7)
[04/09 21:11:44    154s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[04/09 21:11:44    154s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/09 21:11:44    154s] clean pInstBBox. size 0
[04/09 21:11:44    154s] All LLGs are deleted
[04/09 21:11:44    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:44    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2039.3M, EPOCH TIME: 1712722304.655275
[04/09 21:11:44    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2039.3M, EPOCH TIME: 1712722304.655605
[04/09 21:11:44    154s] Disable CTE adjustment.
[04/09 21:11:44    154s] Info: pop threads available for lower-level modules during optimization.
[04/09 21:11:44    154s] #optDebug: fT-D <X 1 0 0 0>
[04/09 21:11:44    154s] VSMManager cleared!
[04/09 21:11:44    154s] **place_opt_design ... cpu = 0:01:24, real = 0:01:29, mem = 1937.3M **
[04/09 21:11:44    154s] *** Finished GigaPlace ***
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] *** Summary of all messages that are not suppressed in this session:
[04/09 21:11:44    154s] Severity  ID               Count  Summary                                  
[04/09 21:11:44    154s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/09 21:11:44    154s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[04/09 21:11:44    154s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[04/09 21:11:44    154s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/09 21:11:44    154s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/09 21:11:44    154s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/09 21:11:44    154s] *** Message Summary: 16 warning(s), 0 error(s)
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] *** place_opt_design #1 [finish] : cpu/real = 0:01:23.9/0:01:29.6 (0.9), totSession cpu/real = 0:02:34.4/0:03:42.4 (0.7), mem = 1937.3M
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] =============================================================================================
[04/09 21:11:44    154s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[04/09 21:11:44    154s] =============================================================================================
[04/09 21:11:44    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:11:44    154s] ---------------------------------------------------------------------------------------------
[04/09 21:11:44    154s] [ InitOpt                ]      1   0:00:03.8  (   4.3 % )     0:00:08.3 /  0:00:07.5    0.9
[04/09 21:11:44    154s] [ GlobalOpt              ]      1   0:00:02.5  (   2.8 % )     0:00:02.5 /  0:00:02.5    1.0
[04/09 21:11:44    154s] [ DrvOpt                 ]      5   0:00:07.7  (   8.6 % )     0:00:08.1 /  0:00:08.1    1.0
[04/09 21:11:44    154s] [ SimplifyNetlist        ]      1   0:00:02.5  (   2.8 % )     0:00:02.5 /  0:00:02.5    1.0
[04/09 21:11:44    154s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:11:44    154s] [ AreaOpt                ]      2   0:00:02.7  (   3.0 % )     0:00:03.1 /  0:00:03.2    1.0
[04/09 21:11:44    154s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 21:11:44    154s] [ OptSummaryReport       ]      3   0:00:01.2  (   1.3 % )     0:00:07.2 /  0:00:02.6    0.4
[04/09 21:11:44    154s] [ DrvReport              ]      3   0:00:03.8  (   4.3 % )     0:00:03.8 /  0:00:00.1    0.0
[04/09 21:11:44    154s] [ CongRefineRouteType    ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 21:11:44    154s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/09 21:11:44    154s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:44    154s] [ PlacerInterfaceInit    ]      2   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/09 21:11:44    154s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[04/09 21:11:44    154s] [ GlobalPlace            ]      1   0:00:18.9  (  21.1 % )     0:00:19.0 /  0:00:18.0    0.9
[04/09 21:11:44    154s] [ IncrReplace            ]      1   0:00:33.3  (  37.2 % )     0:00:34.3 /  0:00:34.3    1.0
[04/09 21:11:44    154s] [ RefinePlace            ]      3   0:00:01.2  (   1.3 % )     0:00:01.2 /  0:00:01.2    1.0
[04/09 21:11:44    154s] [ EarlyGlobalRoute       ]      2   0:00:03.6  (   4.1 % )     0:00:03.6 /  0:00:03.6    1.0
[04/09 21:11:44    154s] [ ExtractRC              ]      3   0:00:01.0  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[04/09 21:11:44    154s] [ TimingUpdate           ]     32   0:00:00.7  (   0.7 % )     0:00:02.7 /  0:00:01.9    0.7
[04/09 21:11:44    154s] [ FullDelayCalc          ]      3   0:00:02.5  (   2.8 % )     0:00:02.5 /  0:00:01.9    0.7
[04/09 21:11:44    154s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/09 21:11:44    154s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.8
[04/09 21:11:44    154s] [ MISC                   ]          0:00:02.4  (   2.7 % )     0:00:02.4 /  0:00:02.3    1.0
[04/09 21:11:44    154s] ---------------------------------------------------------------------------------------------
[04/09 21:11:44    154s]  place_opt_design #1 TOTAL          0:01:29.6  ( 100.0 % )     0:01:29.6 /  0:01:23.9    0.9
[04/09 21:11:44    154s] ---------------------------------------------------------------------------------------------
[04/09 21:11:44    154s] 
[04/09 21:11:44    154s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.2d.rpt { reportCongestion -hotSpot -overflow -includeBlockage }
[04/09 21:11:44    154s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.congestion.3d.rpt { reportCongestion -hotSpot -overflow -includeBlockage -3d }
[04/09 21:11:45    155s] <CMD> timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
[04/09 21:11:45    155s] #optDebug: fT-S <1 1 0 0 0>
[04/09 21:11:45    155s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:35.1/0:03:43.2 (0.7), mem = 1937.3M
[04/09 21:11:45    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1937.3M, EPOCH TIME: 1712722305.613319
[04/09 21:11:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] All LLGs are deleted
[04/09 21:11:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1937.3M, EPOCH TIME: 1712722305.613833
[04/09 21:11:45    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1937.3M, EPOCH TIME: 1712722305.614085
[04/09 21:11:45    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1937.3M, EPOCH TIME: 1712722305.614469
[04/09 21:11:45    155s] Start to check current routing status for nets...
[04/09 21:11:45    155s] All nets are already routed correctly.
[04/09 21:11:45    155s] End to check current routing status for nets (mem=1937.3M)
[04/09 21:11:45    155s] All LLGs are deleted
[04/09 21:11:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1937.3M, EPOCH TIME: 1712722305.660509
[04/09 21:11:45    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1937.3M, EPOCH TIME: 1712722305.662111
[04/09 21:11:45    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1937.3M, EPOCH TIME: 1712722305.662432
[04/09 21:11:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1937.3M, EPOCH TIME: 1712722305.663102
[04/09 21:11:45    155s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:45    155s] Core basic site is unit
[04/09 21:11:45    155s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1937.3M, EPOCH TIME: 1712722305.715456
[04/09 21:11:45    155s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:11:45    155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:11:45    155s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:1937.3M, EPOCH TIME: 1712722305.722789
[04/09 21:11:45    155s] SiteArray: non-trimmed site array dimensions = 358 x 3948
[04/09 21:11:45    155s] SiteArray: use 7,331,840 bytes
[04/09 21:11:45    155s] SiteArray: current memory after site array memory allocation 1928.6M
[04/09 21:11:45    155s] SiteArray: FP blocked sites are writable
[04/09 21:11:45    155s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1928.6M, EPOCH TIME: 1712722305.753453
[04/09 21:11:45    155s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.076, MEM:1928.6M, EPOCH TIME: 1712722305.829630
[04/09 21:11:45    155s] SiteArray: number of non floorplan blocked sites for llg default is 1413384
[04/09 21:11:45    155s] Atter site array init, number of instance map data is 0.
[04/09 21:11:45    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.180, REAL:0.185, MEM:1928.6M, EPOCH TIME: 1712722305.847982
[04/09 21:11:45    155s] 
[04/09 21:11:45    155s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:45    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.198, MEM:1928.6M, EPOCH TIME: 1712722305.860164
[04/09 21:11:45    155s] All LLGs are deleted
[04/09 21:11:45    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 21:11:45    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:45    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1928.6M, EPOCH TIME: 1712722305.888470
[04/09 21:11:45    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1928.6M, EPOCH TIME: 1712722305.889691
[04/09 21:11:49    155s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 func_max_scenario 

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | INPUTS  | OUTPUTS |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|          All Paths:|   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+
|func_max_scenario   |  0.329  |  0.356  |  0.329  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |   N/A   |   N/A   |
|                    |    0    |    0    |    0    |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
|                    |   362   |   258   |   148   |   N/A   |   N/A   |    0    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      8 (64)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/09 21:11:49    155s] All LLGs are deleted
[04/09 21:11:49    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:49    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:49    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.8M, EPOCH TIME: 1712722309.889390
[04/09 21:11:49    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.003, MEM:1927.8M, EPOCH TIME: 1712722309.892583
[04/09 21:11:49    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1927.8M, EPOCH TIME: 1712722309.892879
[04/09 21:11:49    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:49    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:49    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1927.8M, EPOCH TIME: 1712722309.893957
[04/09 21:11:49    155s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:49    155s] Core basic site is unit
[04/09 21:11:49    155s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1927.8M, EPOCH TIME: 1712722309.949157
[04/09 21:11:49    155s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:11:49    155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:11:49    155s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.013, MEM:1927.8M, EPOCH TIME: 1712722309.962275
[04/09 21:11:49    155s] Fast DP-INIT is on for default
[04/09 21:11:49    156s] Atter site array init, number of instance map data is 0.
[04/09 21:11:49    156s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:1927.8M, EPOCH TIME: 1712722309.998276
[04/09 21:11:50    156s] 
[04/09 21:11:50    156s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:50    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.118, MEM:1927.8M, EPOCH TIME: 1712722310.010544
[04/09 21:11:50    156s] All LLGs are deleted
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.8M, EPOCH TIME: 1712722310.057313
[04/09 21:11:50    156s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1927.8M, EPOCH TIME: 1712722310.059027
[04/09 21:11:50    156s] Density: 0.429%
Routing Overflow: 0.00% H and 0.02% V
------------------------------------------------------------------
All LLGs are deleted
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.8M, EPOCH TIME: 1712722310.084049
[04/09 21:11:50    156s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1927.8M, EPOCH TIME: 1712722310.085912
[04/09 21:11:50    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1927.8M, EPOCH TIME: 1712722310.086321
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1927.8M, EPOCH TIME: 1712722310.087046
[04/09 21:11:50    156s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:50    156s] Core basic site is unit
[04/09 21:11:50    156s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1927.8M, EPOCH TIME: 1712722310.154909
[04/09 21:11:50    156s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:11:50    156s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:11:50    156s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.008, MEM:1927.8M, EPOCH TIME: 1712722310.162707
[04/09 21:11:50    156s] Fast DP-INIT is on for default
[04/09 21:11:50    156s] Atter site array init, number of instance map data is 0.
[04/09 21:11:50    156s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.110, REAL:0.100, MEM:1927.8M, EPOCH TIME: 1712722310.186803
[04/09 21:11:50    156s] 
[04/09 21:11:50    156s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:50    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:1927.8M, EPOCH TIME: 1712722310.196068
[04/09 21:11:50    156s] All LLGs are deleted
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:359).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.8M, EPOCH TIME: 1712722310.217211
[04/09 21:11:50    156s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1927.8M, EPOCH TIME: 1712722310.218195
[04/09 21:11:50    156s] Reported timing to dir ../reports/fifo1_sram.innovus
[04/09 21:11:50    156s] Total CPU time: 1.12 sec
[04/09 21:11:50    156s] Total Real time: 5.0 sec
[04/09 21:11:50    156s] Total Memory Usage: 1927.753906 Mbytes
[04/09 21:11:50    156s] Info: pop threads available for lower-level modules during optimization.
[04/09 21:11:50    156s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.1/0:00:04.7 (0.2), totSession cpu/real = 0:02:36.2/0:03:47.9 (0.7), mem = 1927.8M
[04/09 21:11:50    156s] 
[04/09 21:11:50    156s] =============================================================================================
[04/09 21:11:50    156s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[04/09 21:11:50    156s] =============================================================================================
[04/09 21:11:50    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:11:50    156s] ---------------------------------------------------------------------------------------------
[04/09 21:11:50    156s] [ OptSummaryReport       ]      1   0:00:00.6  (  13.9 % )     0:00:04.6 /  0:00:01.1    0.2
[04/09 21:11:50    156s] [ DrvReport              ]      1   0:00:03.5  (  75.1 % )     0:00:03.5 /  0:00:00.0    0.0
[04/09 21:11:50    156s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:11:50    156s] [ TimingReport           ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 21:11:50    156s] [ GenerateReports        ]      1   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    0.9
[04/09 21:11:50    156s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/09 21:11:50    156s] ---------------------------------------------------------------------------------------------
[04/09 21:11:50    156s]  timeDesign #1 TOTAL                0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:01.1    0.2
[04/09 21:11:50    156s] ---------------------------------------------------------------------------------------------
[04/09 21:11:50    156s] 
[04/09 21:11:50    156s] <CMD> redirect -tee ../reports/fifo1_sram.innovus.place.density.rpt { reportDensityMap }
[04/09 21:11:50    156s] <CMD> summaryReport -noHtml -outfile ../reports/fifo1_sram.innovus.place.summary.rpt
[04/09 21:11:50    156s] Start to collect the design information.
[04/09 21:11:50    156s] Build netlist information for Cell fifo1_sram.
[04/09 21:11:50    156s] Finished collecting the design information.
[04/09 21:11:50    156s] Generating macro cells used in the design report.
[04/09 21:11:50    156s] Generating standard cells used in the design report.
[04/09 21:11:50    156s] Generating IO cells used in the design report.
[04/09 21:11:50    156s] Analyze library ... 
[04/09 21:11:50    156s] Analyze netlist ... 
[04/09 21:11:50    156s] Generate no-driven nets information report.
[04/09 21:11:50    156s] Generate multi-driven nets information report.
[04/09 21:11:50    156s] Analyze timing ... 
[04/09 21:11:50    156s] Analyze floorplan/placement ... 
[04/09 21:11:50    156s] All LLGs are deleted
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1927.8M, EPOCH TIME: 1712722310.628574
[04/09 21:11:50    156s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1927.8M, EPOCH TIME: 1712722310.630291
[04/09 21:11:50    156s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1927.8M, EPOCH TIME: 1712722310.633061
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1927.8M, EPOCH TIME: 1712722310.633659
[04/09 21:11:50    156s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:50    156s] Core basic site is unit
[04/09 21:11:50    156s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1927.8M, EPOCH TIME: 1712722310.717579
[04/09 21:11:50    156s] After signature check, allow fast init is true, keep pre-filter is true.
[04/09 21:11:50    156s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/09 21:11:50    156s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.007, MEM:1927.8M, EPOCH TIME: 1712722310.724895
[04/09 21:11:50    156s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:11:50    156s] SiteArray: use 16,465,920 bytes
[04/09 21:11:50    156s] SiteArray: current memory after site array memory allocation 1936.5M
[04/09 21:11:50    156s] SiteArray: FP blocked sites are writable
[04/09 21:11:50    156s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1936.5M, EPOCH TIME: 1712722310.776220
[04/09 21:11:50    156s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.070, REAL:0.064, MEM:1936.5M, EPOCH TIME: 1712722310.839834
[04/09 21:11:50    156s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:11:50    156s] Atter site array init, number of instance map data is 0.
[04/09 21:11:50    156s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.200, REAL:0.231, MEM:1936.5M, EPOCH TIME: 1712722310.864552
[04/09 21:11:50    156s] 
[04/09 21:11:50    156s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:50    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.230, REAL:0.254, MEM:1936.5M, EPOCH TIME: 1712722310.887558
[04/09 21:11:50    156s] All LLGs are deleted
[04/09 21:11:50    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:50    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:50    156s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1936.5M, EPOCH TIME: 1712722310.947836
[04/09 21:11:50    156s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1936.5M, EPOCH TIME: 1712722310.948979
[04/09 21:11:50    156s] Analysis Routing ...
[04/09 21:11:50    156s] Report saved in file ../reports/fifo1_sram.innovus.place.summary.rpt
[04/09 21:11:50    156s] <CMD> saveDesign fifo1_sram_place.innovus
[04/09 21:11:51    156s] #% Begin save design ... (date=04/09 21:11:50, mem=1560.6M)
[04/09 21:11:51    156s] % Begin Save ccopt configuration ... (date=04/09 21:11:51, mem=1560.6M)
[04/09 21:11:51    157s] % End Save ccopt configuration ... (date=04/09 21:11:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1560.8M, current mem=1560.8M)
[04/09 21:11:51    157s] % Begin Save netlist data ... (date=04/09 21:11:51, mem=1560.8M)
[04/09 21:11:51    157s] Writing Binary DB to fifo1_sram_place.innovus.dat/fifo1_sram.v.bin in single-threaded mode...
[04/09 21:11:51    157s] % End Save netlist data ... (date=04/09 21:11:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1560.8M, current mem=1560.8M)
[04/09 21:11:51    157s] Saving symbol-table file ...
[04/09 21:11:51    157s] Saving congestion map file fifo1_sram_place.innovus.dat/fifo1_sram.route.congmap.gz ...
[04/09 21:11:52    157s] % Begin Save AAE data ... (date=04/09 21:11:52, mem=1561.0M)
[04/09 21:11:52    157s] Saving AAE Data ...
[04/09 21:11:52    157s] % End Save AAE data ... (date=04/09 21:11:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1561.0M, current mem=1561.0M)
[04/09 21:11:52    157s] Saving preference file fifo1_sram_place.innovus.dat/gui.pref.tcl ...
[04/09 21:11:52    157s] Saving mode setting ...
[04/09 21:11:52    157s] Saving global file ...
[04/09 21:11:53    157s] % Begin Save floorplan data ... (date=04/09 21:11:52, mem=1561.3M)
[04/09 21:11:53    157s] Saving floorplan file ...
[04/09 21:11:53    157s] % End Save floorplan data ... (date=04/09 21:11:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.3M, current mem=1561.3M)
[04/09 21:11:54    157s] Saving Drc markers ...
[04/09 21:11:54    157s] ... No Drc file written since there is no markers found.
[04/09 21:11:54    157s] % Begin Save placement data ... (date=04/09 21:11:54, mem=1561.4M)
[04/09 21:11:54    157s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/09 21:11:54    157s] Save Adaptive View Pruning View Names to Binary file
[04/09 21:11:54    157s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1940.0M) ***
[04/09 21:11:54    157s] % End Save placement data ... (date=04/09 21:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.4M, current mem=1561.4M)
[04/09 21:11:54    157s] % Begin Save routing data ... (date=04/09 21:11:54, mem=1561.4M)
[04/09 21:11:54    157s] Saving route file ...
[04/09 21:11:54    157s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1937.0M) ***
[04/09 21:11:54    157s] % End Save routing data ... (date=04/09 21:11:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.5M, current mem=1561.5M)
[04/09 21:11:54    157s] Saving property file fifo1_sram_place.innovus.dat/fifo1_sram.prop
[04/09 21:11:54    157s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1940.0M) ***
[04/09 21:11:54    157s] Saving rc congestion map fifo1_sram_place.innovus.dat/fifo1_sram.congmap.gz ...
[04/09 21:11:55    158s] % Begin Save power constraints data ... (date=04/09 21:11:55, mem=1561.5M)
[04/09 21:11:55    158s] % End Save power constraints data ... (date=04/09 21:11:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1561.5M, current mem=1561.5M)
[04/09 21:11:56    158s] Generated self-contained design fifo1_sram_place.innovus.dat
[04/09 21:11:56    158s] #% End save design ... (date=04/09 21:11:56, total cpu=0:00:01.7, real=0:00:05.0, peak res=1561.5M, current mem=1559.8M)
[04/09 21:11:56    158s] *** Message Summary: 0 warning(s), 0 error(s)
[04/09 21:11:56    158s] 
[04/09 21:11:56    158s] <CMD> setDesignMode -process 28
[04/09 21:11:56    158s] ##  Process: 28            (User Set)               
[04/09 21:11:56    158s] ##     Node: (not set)                           
[04/09 21:11:56    158s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/09 21:11:56    158s] Applying the recommended capacitance filtering threshold values for 28nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/09 21:11:56    158s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/09 21:11:56    158s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/09 21:11:56    158s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/09 21:11:56    158s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/09 21:11:56    158s] **WARN: (IMPEXT-6191):	Using a captable file is not recommended for process nodes less than or equal to 32 nm due to parasitic accuracy concerns. The Quantus QRC technology file should be specified for all RC corners using the command create_rc_corner or update_rc_corner, which will then be used for preRoute and postRoute(effort level medium or high or signoff) extraction engines.
[04/09 21:11:56    158s] Type 'man IMPEXT-6191' for more detail.
[04/09 21:11:56    158s] <CMD> setOptMode -usefulSkew false
[04/09 21:11:56    158s] <CMD> setOptMode -usefulSkewCCOpt none
[04/09 21:11:56    158s] <CMD> setOptMode -usefulSkewPostRoute false
[04/09 21:11:56    158s] <CMD> setOptMode -usefulSkewPreCTS false
[04/09 21:11:56    158s] <CMD> set_ccopt_property update_io_latency false
[04/09 21:11:56    158s] <CMD> set_ccopt_property routing_top_min_fanout 10000
[04/09 21:11:56    158s] <CMD> add_ndr -name CTS_RULE -spacing {M1 0.1 M2:M8 0.112 } -width_multiplier {M3:M8 2 } -generate_via
[04/09 21:11:56    158s] Start generating vias ..
[04/09 21:11:56    158s] ### info: trigger incremental rule import ( 1 new NDR ).
[04/09 21:11:56    158s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[04/09 21:11:56    158s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[04/09 21:11:56    158s] #Skip building auto via since it is not turned on.
[04/09 21:11:56    158s] Via generation completed.
[04/09 21:11:56    158s] <CMD> create_route_type -name top_type -non_default_rule CTS_RULE -top_preferred_layer M8 -bottom_preferred_layer M7
[04/09 21:11:56    158s] <CMD> set_ccopt_property -net_type top route_type top_type
[04/09 21:11:56    158s] <CMD> create_route_type -name trunk_type -non_default_rule CTS_RULE -top_preferred_layer M6 -bottom_preferred_layer M5
[04/09 21:11:56    158s] <CMD> set_ccopt_property -net_type trunk route_type trunk_type
[04/09 21:11:56    158s] <CMD> setNanoRouteMode -droutePostRouteSpreadWire false
[04/09 21:11:56    158s] <CMD> ccopt_design
[04/09 21:11:56    158s] #% Begin ccopt_design (date=04/09 21:11:56, mem=1521.4M)
[04/09 21:11:56    158s] Turning off fast DC mode.
[04/09 21:11:56    158s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:38.9/0:03:54.6 (0.7), mem = 1939.7M
[04/09 21:11:56    158s] Runtime...
[04/09 21:11:56    158s] **INFO: User's settings:
[04/09 21:11:56    158s] setNanoRouteMode -drouteEndIteration           10
[04/09 21:11:56    158s] setNanoRouteMode -droutePostRouteSpreadWire    false
[04/09 21:11:56    158s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/09 21:11:56    158s] setNanoRouteMode -grouteExpTdStdDelay          13.3
[04/09 21:11:56    158s] setDesignMode -process                         28
[04/09 21:11:56    158s] setExtractRCMode -coupling_c_th                0.1
[04/09 21:11:56    158s] setExtractRCMode -engine                       preRoute
[04/09 21:11:56    158s] setExtractRCMode -relative_c_th                1
[04/09 21:11:56    158s] setExtractRCMode -total_c_th                   0
[04/09 21:11:56    158s] setDelayCalMode -enable_high_fanout            true
[04/09 21:11:56    158s] setDelayCalMode -engine                        aae
[04/09 21:11:56    158s] setDelayCalMode -ignoreNetLoad                 false
[04/09 21:11:56    158s] setDelayCalMode -socv_accuracy_mode            low
[04/09 21:11:56    158s] setOptMode -activeHoldViews                    { func_min_scenario }
[04/09 21:11:56    158s] setOptMode -activeSetupViews                   { func_max_scenario }
[04/09 21:11:56    158s] setOptMode -autoSetupViews                     { func_max_scenario}
[04/09 21:11:56    158s] setOptMode -autoTDGRSetupViews                 { func_max_scenario}
[04/09 21:11:56    158s] setOptMode -drcMargin                          0
[04/09 21:11:56    158s] setOptMode -fixDrc                             true
[04/09 21:11:56    158s] setOptMode -optimizeFF                         true
[04/09 21:11:56    158s] setOptMode -preserveAllSequential              true
[04/09 21:11:56    158s] setOptMode -setupTargetSlack                   0
[04/09 21:11:56    158s] setOptMode -usefulSkew                         false
[04/09 21:11:56    158s] setOptMode -usefulSkewCCOpt                    none
[04/09 21:11:56    158s] setOptMode -usefulSkewPostRoute                false
[04/09 21:11:56    158s] setOptMode -usefulSkewPreCTS                   false
[04/09 21:11:56    158s] 
[04/09 21:11:56    158s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[04/09 21:11:56    158s] (ccopt_design): create_ccopt_clock_tree_spec
[04/09 21:11:56    158s] Creating clock tree spec for modes (timing configs): func_max_sdc func_min_sdc
[04/09 21:11:56    158s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/09 21:11:56    158s] 
[04/09 21:11:56    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/09 21:11:56    158s] Summary for sequential cells identification: 
[04/09 21:11:56    158s]   Identified SBFF number: 92
[04/09 21:11:56    158s]   Identified MBFF number: 0
[04/09 21:11:56    158s]   Identified SB Latch number: 0
[04/09 21:11:56    158s]   Identified MB Latch number: 0
[04/09 21:11:56    158s]   Not identified SBFF number: 120
[04/09 21:11:56    158s]   Not identified MBFF number: 0
[04/09 21:11:56    158s]   Not identified SB Latch number: 0
[04/09 21:11:56    158s]   Not identified MB Latch number: 0
[04/09 21:11:56    158s]   Number of sequential cells which are not FFs: 52
[04/09 21:11:56    158s]  Visiting view : func_max_scenario
[04/09 21:11:56    158s]    : PowerDomain = none : Weighted F : unweighted  = 13.30 (1.000) with rcCorner = 0
[04/09 21:11:56    158s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = -1
[04/09 21:11:56    158s]  Visiting view : func_min_scenario
[04/09 21:11:56    158s]    : PowerDomain = none : Weighted F : unweighted  = 6.80 (1.000) with rcCorner = 1
[04/09 21:11:56    158s]    : PowerDomain = none : Weighted F : unweighted  = 6.70 (1.000) with rcCorner = -1
[04/09 21:11:56    158s] TLC MultiMap info (StdDelay):
[04/09 21:11:56    158s]   : min_corner + libs_min + 1 + no RcCorner := 6.7ps
[04/09 21:11:56    158s]   : min_corner + libs_min + 1 + cmin := 6.8ps
[04/09 21:11:56    158s]   : max_corner + libs_max + 1 + no RcCorner := 13ps
[04/09 21:11:56    158s]   : max_corner + libs_max + 1 + cmax := 13.3ps
[04/09 21:11:56    158s]  Setting StdDelay to: 13.3ps
[04/09 21:11:56    158s] 
[04/09 21:11:56    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/09 21:11:57    159s] Reset timing graph...
[04/09 21:11:57    159s] Ignoring AAE DB Resetting ...
[04/09 21:11:57    159s] Reset timing graph done.
[04/09 21:11:57    159s] Ignoring AAE DB Resetting ...
[04/09 21:11:57    159s] Analyzing clock structure...
[04/09 21:11:57    159s] Analyzing clock structure done.
[04/09 21:11:57    159s] Reset timing graph...
[04/09 21:11:57    159s] Ignoring AAE DB Resetting ...
[04/09 21:11:57    159s] Reset timing graph done.
[04/09 21:11:57    159s] Extracting original clock gating for wclk2x...
[04/09 21:11:57    159s]   clock_tree wclk2x contains 8 sinks and 0 clock gates.
[04/09 21:11:57    159s] Extracting original clock gating for wclk2x done.
[04/09 21:11:57    159s] Extracting original clock gating for wclk...
[04/09 21:11:57    159s]   clock_tree wclk contains 52 sinks and 0 clock gates.
[04/09 21:11:57    159s] Extracting original clock gating for wclk done.
[04/09 21:11:57    159s] Extracting original clock gating for rclk...
[04/09 21:11:57    159s]   clock_tree rclk contains 52 sinks and 0 clock gates.
[04/09 21:11:57    159s] Extracting original clock gating for rclk done.
[04/09 21:11:57    159s] The skew group rclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
[04/09 21:11:57    159s] The skew group wclk/func_max_sdc was created. It contains 52 sinks and 1 sources.
[04/09 21:11:57    159s] The skew group wclk2x/func_max_sdc was created. It contains 8 sinks and 1 sources.
[04/09 21:11:57    159s] The skew group rclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
[04/09 21:11:57    159s] The skew group wclk/func_min_sdc was created. It contains 52 sinks and 1 sources.
[04/09 21:11:57    159s] The skew group wclk2x/func_min_sdc was created. It contains 8 sinks and 1 sources.
[04/09 21:11:57    159s] Checking clock tree convergence...
[04/09 21:11:57    159s] Checking clock tree convergence done.
[04/09 21:11:57    159s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/09 21:11:57    159s] Set place::cacheFPlanSiteMark to 1
[04/09 21:11:57    159s] Using CCOpt effort none.
[04/09 21:11:57    159s] CCOpt::Phase::Initialization...
[04/09 21:11:57    159s] Check Prerequisites...
[04/09 21:11:57    159s] Leaving CCOpt scope - CheckPlace...
[04/09 21:11:57    159s] OPERPROF: Starting checkPlace at level 1, MEM:1951.7M, EPOCH TIME: 1712722317.382065
[04/09 21:11:57    159s] Processing tracks to init pin-track alignment.
[04/09 21:11:57    159s] z: 2, totalTracks: 1
[04/09 21:11:57    159s] z: 4, totalTracks: 1
[04/09 21:11:57    159s] z: 6, totalTracks: 1
[04/09 21:11:57    159s] z: 8, totalTracks: 1
[04/09 21:11:57    159s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:57    159s] All LLGs are deleted
[04/09 21:11:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1951.7M, EPOCH TIME: 1712722317.407562
[04/09 21:11:57    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1951.7M, EPOCH TIME: 1712722317.408990
[04/09 21:11:57    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1951.7M, EPOCH TIME: 1712722317.409196
[04/09 21:11:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1951.7M, EPOCH TIME: 1712722317.409756
[04/09 21:11:57    159s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:57    159s] Core basic site is unit
[04/09 21:11:57    159s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1951.7M, EPOCH TIME: 1712722317.410168
[04/09 21:11:57    159s] After signature check, allow fast init is false, keep pre-filter is true.
[04/09 21:11:57    159s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/09 21:11:57    159s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:1951.7M, EPOCH TIME: 1712722317.416925
[04/09 21:11:57    159s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:11:57    159s] SiteArray: use 16,465,920 bytes
[04/09 21:11:57    159s] SiteArray: current memory after site array memory allocation 1951.7M
[04/09 21:11:57    159s] SiteArray: FP blocked sites are writable
[04/09 21:11:57    159s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:11:57    159s] Atter site array init, number of instance map data is 0.
[04/09 21:11:57    159s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.080, MEM:1951.7M, EPOCH TIME: 1712722317.490007
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:57    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.098, MEM:1951.7M, EPOCH TIME: 1712722317.506749
[04/09 21:11:57    159s] Begin checking placement ... (start mem=1951.7M, init mem=1951.7M)
[04/09 21:11:57    159s] Begin checking exclusive groups violation ...
[04/09 21:11:57    159s] There are 0 groups to check, max #box is 0, total #box is 0
[04/09 21:11:57    159s] Finished checking exclusive groups violations. Found 0 Vio.
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Running CheckPlace using 1 thread in normal mode...
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] ...checkPlace normal is done!
[04/09 21:11:57    159s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1951.7M, EPOCH TIME: 1712722317.563842
[04/09 21:11:57    159s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1712722317.564301
[04/09 21:11:57    159s] *info: Placed = 294            (Fixed = 8)
[04/09 21:11:57    159s] *info: Unplaced = 0           
[04/09 21:11:57    159s] Placement Density:0.27%(1237/460023)
[04/09 21:11:57    159s] Placement Density (including fixed std cells):0.27%(1237/460023)
[04/09 21:11:57    159s] All LLGs are deleted
[04/09 21:11:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2459).
[04/09 21:11:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1951.7M, EPOCH TIME: 1712722317.571974
[04/09 21:11:57    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1951.7M, EPOCH TIME: 1712722317.573529
[04/09 21:11:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1951.7M)
[04/09 21:11:57    159s] OPERPROF: Finished checkPlace at level 1, CPU:0.190, REAL:0.195, MEM:1951.7M, EPOCH TIME: 1712722317.577469
[04/09 21:11:57    159s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 21:11:57    159s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/09 21:11:57    159s]  * CCOpt property update_io_latency is false
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 21:11:57    159s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 21:11:57    159s] Info: 1 threads available for lower-level modules during optimization.
[04/09 21:11:57    159s] Executing ccopt post-processing.
[04/09 21:11:57    159s] Synthesizing clock trees with CCOpt...
[04/09 21:11:57    159s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 21:11:57    159s] CCOpt::Phase::PreparingToBalance...
[04/09 21:11:57    159s] Leaving CCOpt scope - Initializing power interface...
[04/09 21:11:57    159s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Positive (advancing) pin insertion delays
[04/09 21:11:57    159s] =========================================
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Found 0 advancing pin insertion delay (0.000% of 112 clock tree sinks)
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Negative (delaying) pin insertion delays
[04/09 21:11:57    159s] ========================================
[04/09 21:11:57    159s] 
[04/09 21:11:57    159s] Found 0 delaying pin insertion delay (0.000% of 112 clock tree sinks)
[04/09 21:11:57    159s] Notify start of optimization...
[04/09 21:11:57    159s] Notify start of optimization done.
[04/09 21:11:57    159s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/09 21:11:57    159s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1951.7M, EPOCH TIME: 1712722317.600260
[04/09 21:11:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] All LLGs are deleted
[04/09 21:11:57    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:57    159s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1951.7M, EPOCH TIME: 1712722317.600589
[04/09 21:11:57    159s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1712722317.600775
[04/09 21:11:57    159s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:1937.7M, EPOCH TIME: 1712722317.606669
[04/09 21:11:57    159s] ### Creating LA Mngr. totSessionCpu=0:02:40 mem=1937.7M
[04/09 21:11:57    159s] ### Creating LA Mngr, finished. totSessionCpu=0:02:40 mem=1937.7M
[04/09 21:11:57    159s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1937.73 MB )
[04/09 21:11:57    159s] (I)      ======================= Layers ========================
[04/09 21:11:57    159s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:57    159s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:11:57    159s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:57    159s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:11:57    159s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:11:57    159s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:57    159s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:11:57    159s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:11:57    159s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:11:57    159s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:11:57    159s] (I)      Started Import and model ( Curr Mem: 1937.73 MB )
[04/09 21:11:57    159s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:11:57    159s] (I)      == Non-default Options ==
[04/09 21:11:57    159s] (I)      Maximum routing layer                              : 10
[04/09 21:11:57    159s] (I)      Number of threads                                  : 1
[04/09 21:11:57    159s] (I)      Method to set GCell size                           : row
[04/09 21:11:57    159s] (I)      Counted 44093 PG shapes. We will not process PG shapes layer by layer.
[04/09 21:11:57    159s] (I)      Use row-based GCell size
[04/09 21:11:57    159s] (I)      Use row-based GCell align
[04/09 21:11:57    159s] (I)      layer 0 area = 10000
[04/09 21:11:57    159s] (I)      layer 1 area = 16000
[04/09 21:11:57    159s] (I)      layer 2 area = 16000
[04/09 21:11:57    159s] (I)      layer 3 area = 16000
[04/09 21:11:57    159s] (I)      layer 4 area = 16000
[04/09 21:11:57    159s] (I)      layer 5 area = 16000
[04/09 21:11:57    159s] (I)      layer 6 area = 16000
[04/09 21:11:57    159s] (I)      layer 7 area = 16000
[04/09 21:11:57    159s] (I)      layer 8 area = 55000
[04/09 21:11:57    159s] (I)      layer 9 area = 4000000
[04/09 21:11:57    159s] (I)      GCell unit size   : 1672
[04/09 21:11:57    159s] (I)      GCell multiplier  : 1
[04/09 21:11:57    159s] (I)      GCell row height  : 1672
[04/09 21:11:57    159s] (I)      Actual row height : 1672
[04/09 21:11:57    159s] (I)      GCell align ref   : 310032 310032
[04/09 21:11:57    159s] [NR-eGR] Track table information for default rule: 
[04/09 21:11:57    159s] [NR-eGR] M1 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M2 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M3 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M4 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M5 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M6 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M7 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M8 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] M9 has single uniform track structure
[04/09 21:11:57    159s] [NR-eGR] MRDL has single uniform track structure
[04/09 21:11:57    159s] (I)      ============== Default via ===============
[04/09 21:11:57    159s] (I)      +---+------------------+-----------------+
[04/09 21:11:57    159s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[04/09 21:11:57    159s] (I)      +---+------------------+-----------------+
[04/09 21:11:57    159s] (I)      | 1 |    1  VIA12SQ_C  |    4  VIA12SQ   |
[04/09 21:11:57    159s] (I)      | 2 |    7  VIA23SQ_C  |   10  VIA23SQ   |
[04/09 21:11:57    159s] (I)      | 3 |   13  VIA34SQ_C  |   17  VIA34BAR  |
[04/09 21:11:57    159s] (I)      | 4 |   19  VIA45SQ_C  |   23  VIA45BAR  |
[04/09 21:11:57    159s] (I)      | 5 |   25  VIA56SQ_C  |   29  VIA56BAR  |
[04/09 21:11:57    159s] (I)      | 6 |   31  VIA67SQ_C  |   35  VIA67BAR  |
[04/09 21:11:57    159s] (I)      | 7 |   37  VIA78SQ_C  |   41  VIA78BAR  |
[04/09 21:11:57    159s] (I)      | 8 |   43  VIA89_C    |   44  VIA89     |
[04/09 21:11:57    159s] (I)      | 9 |   45  VIA9RDL    |   45  VIA9RDL   |
[04/09 21:11:57    159s] (I)      +---+------------------+-----------------+
[04/09 21:11:57    159s] [NR-eGR] Read 73417 PG shapes
[04/09 21:11:57    159s] [NR-eGR] Read 0 clock shapes
[04/09 21:11:57    159s] [NR-eGR] Read 0 other shapes
[04/09 21:11:57    159s] [NR-eGR] #Routing Blockages  : 0
[04/09 21:11:57    159s] [NR-eGR] #Instance Blockages : 8891
[04/09 21:11:57    159s] [NR-eGR] #PG Blockages       : 73417
[04/09 21:11:57    159s] [NR-eGR] #Halo Blockages     : 0
[04/09 21:11:57    159s] [NR-eGR] #Boundary Blockages : 0
[04/09 21:11:57    159s] [NR-eGR] #Clock Blockages    : 0
[04/09 21:11:57    159s] [NR-eGR] #Other Blockages    : 0
[04/09 21:11:57    159s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/09 21:11:57    159s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/09 21:11:57    159s] [NR-eGR] Read 340 nets ( ignored 0 )
[04/09 21:11:57    159s] (I)      early_global_route_priority property id does not exist.
[04/09 21:11:57    159s] (I)      Read Num Blocks=82308  Num Prerouted Wires=0  Num CS=0
[04/09 21:11:57    159s] (I)      Layer 1 (V) : #blockages 20795 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 2 (H) : #blockages 21026 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 3 (V) : #blockages 15375 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 4 (H) : #blockages 11318 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 5 (V) : #blockages 7870 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 6 (H) : #blockages 4889 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 7 (V) : #blockages 968 : #preroutes 0
[04/09 21:11:57    159s] (I)      Layer 8 (H) : #blockages 42 : #preroutes 0
[04/09 21:11:58    159s] (I)      Layer 9 (V) : #blockages 25 : #preroutes 0
[04/09 21:11:58    160s] (I)      Number of ignored nets                =      0
[04/09 21:11:58    160s] (I)      Number of connected nets              =      0
[04/09 21:11:58    160s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/09 21:11:58    160s] (I)      Number of clock nets                  =      6.  Ignored: No
[04/09 21:11:58    160s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/09 21:11:58    160s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/09 21:11:58    160s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/09 21:11:58    160s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/09 21:11:58    160s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/09 21:11:58    160s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/09 21:11:58    160s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/09 21:11:58    160s] [NR-eGR] There are 3 clock nets ( 0 with NDR ).
[04/09 21:11:58    160s] (I)      Ndr track 0 does not exist
[04/09 21:11:58    160s] (I)      ---------------------Grid Graph Info--------------------
[04/09 21:11:58    160s] (I)      Routing area        : (0, 0) - (1200096, 1200096)
[04/09 21:11:58    160s] (I)      Core area           : (310032, 310032) - (890064, 890064)
[04/09 21:11:58    160s] (I)      Site width          :   152  (dbu)
[04/09 21:11:58    160s] (I)      Row height          :  1672  (dbu)
[04/09 21:11:58    160s] (I)      GCell row height    :  1672  (dbu)
[04/09 21:11:58    160s] (I)      GCell width         :  1672  (dbu)
[04/09 21:11:58    160s] (I)      GCell height        :  1672  (dbu)
[04/09 21:11:58    160s] (I)      Grid                :   718   718    10
[04/09 21:11:58    160s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/09 21:11:58    160s] (I)      Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[04/09 21:11:58    160s] (I)      Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[04/09 21:11:58    160s] (I)      Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[04/09 21:11:58    160s] (I)      Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[04/09 21:11:58    160s] (I)      Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[04/09 21:11:58    160s] (I)      Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[04/09 21:11:58    160s] (I)      First track coord   :   104   104   408   408   712   712  1320  1320  2536  4968
[04/09 21:11:58    160s] (I)      Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[04/09 21:11:58    160s] (I)      Total num of tracks :  7895  7895  3947  3947  1973  1973   986   986   493   246
[04/09 21:11:58    160s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/09 21:11:58    160s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/09 21:11:58    160s] (I)      --------------------------------------------------------
[04/09 21:11:58    160s] 
[04/09 21:11:58    160s] [NR-eGR] ============ Routing rule table ============
[04/09 21:11:58    160s] [NR-eGR] Rule id: 0  Nets: 325
[04/09 21:11:58    160s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/09 21:11:58    160s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[04/09 21:11:58    160s] (I)                    Pitch  152  304  304  608  608  1216  1216  2432  4864 
[04/09 21:11:58    160s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:11:58    160s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[04/09 21:11:58    160s] [NR-eGR] ========================================
[04/09 21:11:58    160s] [NR-eGR] 
[04/09 21:11:58    160s] (I)      =============== Blocked Tracks ===============
[04/09 21:11:58    160s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:58    160s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/09 21:11:58    160s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:58    160s] (I)      |     1 |       0 |        0 |         0.00% |
[04/09 21:11:58    160s] (I)      |     2 | 5668610 |  1596010 |        28.16% |
[04/09 21:11:58    160s] (I)      |     3 | 2833946 |   755371 |        26.65% |
[04/09 21:11:58    160s] (I)      |     4 | 2833946 |   210155 |         7.42% |
[04/09 21:11:58    160s] (I)      |     5 | 1416614 |    93115 |         6.57% |
[04/09 21:11:58    160s] (I)      |     6 | 1416614 |    23286 |         1.64% |
[04/09 21:11:58    160s] (I)      |     7 |  707948 |    27421 |         3.87% |
[04/09 21:11:58    160s] (I)      |     8 |  707948 |    26642 |         3.76% |
[04/09 21:11:58    160s] (I)      |     9 |  353974 |      240 |         0.07% |
[04/09 21:11:58    160s] (I)      |    10 |  176628 |     8790 |         4.98% |
[04/09 21:11:58    160s] (I)      +-------+---------+----------+---------------+
[04/09 21:11:58    160s] (I)      Finished Import and model ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 2003.67 MB )
[04/09 21:11:58    160s] (I)      Reset routing kernel
[04/09 21:11:58    160s] (I)      Started Global Routing ( Curr Mem: 2003.67 MB )
[04/09 21:11:58    160s] (I)      totalPins=1206  totalGlobalPin=1199 (99.42%)
[04/09 21:11:58    160s] (I)      total 2D Cap : 13498256 = (4450757 H, 9047499 V)
[04/09 21:11:58    160s] [NR-eGR] Layer group 1: route 325 net(s) in layer range [2, 10]
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] (I)      ============  Phase 1a Route ============
[04/09 21:11:58    160s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/09 21:11:58    160s] (I)      Usage: 20351 = (8599 H, 11752 V) = (0.19% H, 0.13% V) = (1.438e+04um H, 1.965e+04um V)
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] (I)      ============  Phase 1b Route ============
[04/09 21:11:58    160s] (I)      Usage: 20430 = (8623 H, 11807 V) = (0.19% H, 0.13% V) = (1.442e+04um H, 1.974e+04um V)
[04/09 21:11:58    160s] (I)      Overflow of layer group 1: 0.01% H + 0.05% V. EstWL: 3.415896e+04um
[04/09 21:11:58    160s] (I)      Congestion metric : 0.01%H 0.05%V, 0.05%HV
[04/09 21:11:58    160s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] (I)      ============  Phase 1c Route ============
[04/09 21:11:58    160s] (I)      Level2 Grid: 144 x 144
[04/09 21:11:58    160s] (I)      Usage: 20529 = (8636 H, 11893 V) = (0.19% H, 0.13% V) = (1.444e+04um H, 1.989e+04um V)
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] (I)      ============  Phase 1d Route ============
[04/09 21:11:58    160s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] (I)      ============  Phase 1e Route ============
[04/09 21:11:58    160s] (I)      Usage: 20541 = (8646 H, 11895 V) = (0.19% H, 0.13% V) = (1.446e+04um H, 1.989e+04um V)
[04/09 21:11:58    160s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.434455e+04um
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] (I)      ============  Phase 1l Route ============
[04/09 21:11:58    160s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/09 21:11:58    160s] (I)      Layer  2:    4149907      3132         2     1444663     4218203    (25.51%) 
[04/09 21:11:58    160s] (I)      Layer  3:    2088355      4609        11      708488     2122945    (25.02%) 
[04/09 21:11:58    160s] (I)      Layer  4:    2651374      2717        12      140195     2691238    ( 4.95%) 
[04/09 21:11:58    160s] (I)      Layer  5:    1328765      2365        14       67446     1348270    ( 4.76%) 
[04/09 21:11:58    160s] (I)      Layer  6:    1401384      6150       132           0     1415716    ( 0.00%) 
[04/09 21:11:58    160s] (I)      Layer  7:     681555      1911        29       16545      691313    ( 2.34%) 
[04/09 21:11:58    160s] (I)      Layer  8:     682296       536        13       24040      683818    ( 3.40%) 
[04/09 21:11:58    160s] (I)      Layer  9:     353285        71         0      111009      242921    (31.36%) 
[04/09 21:11:58    160s] (I)      Layer 10:     167902         0         0      119161       57804    (67.34%) 
[04/09 21:11:58    160s] (I)      Total:      13504823     21491       213     2631545    13472224    (16.34%) 
[04/09 21:11:58    160s] (I)      
[04/09 21:11:58    160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/09 21:11:58    160s] [NR-eGR]                        OverCon           OverCon            
[04/09 21:11:58    160s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/09 21:11:58    160s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[04/09 21:11:58    160s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:11:58    160s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M2 ( 2)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M3 ( 3)        11( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M4 ( 4)        12( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M5 ( 5)        14( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M6 ( 6)        86( 0.02%)         4( 0.00%)   ( 0.02%) 
[04/09 21:11:58    160s] [NR-eGR]      M7 ( 7)        19( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M8 ( 8)        13( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR] ---------------------------------------------------------------
[04/09 21:11:58    160s] [NR-eGR]        Total       157( 0.00%)         4( 0.00%)   ( 0.00%) 
[04/09 21:11:58    160s] [NR-eGR] 
[04/09 21:11:58    160s] (I)      Finished Global Routing ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2011.67 MB )
[04/09 21:11:58    160s] (I)      total 2D Cap : 13529674 = (4461173 H, 9068501 V)
[04/09 21:11:59    161s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/09 21:11:59    161s] (I)      ============= Track Assignment ============
[04/09 21:11:59    161s] (I)      Started Track Assignment (1T) ( Curr Mem: 2011.67 MB )
[04/09 21:11:59    161s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[04/09 21:11:59    161s] (I)      Run Multi-thread track assignment
[04/09 21:11:59    161s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2011.67 MB )
[04/09 21:11:59    161s] (I)      Started Export ( Curr Mem: 2011.67 MB )
[04/09 21:11:59    161s] [NR-eGR]               Length (um)  Vias 
[04/09 21:11:59    161s] [NR-eGR] --------------------------------
[04/09 21:11:59    161s] [NR-eGR]  M1    (1H)             0  1182 
[04/09 21:11:59    161s] [NR-eGR]  M2    (2V)          4694  1623 
[04/09 21:11:59    161s] [NR-eGR]  M3    (3H)          7438   802 
[04/09 21:11:59    161s] [NR-eGR]  M4    (4V)          4296   390 
[04/09 21:11:59    161s] [NR-eGR]  M5    (5H)          3818   318 
[04/09 21:11:59    161s] [NR-eGR]  M6    (6V)         10223   177 
[04/09 21:11:59    161s] [NR-eGR]  M7    (7H)          3226    26 
[04/09 21:11:59    161s] [NR-eGR]  M8    (8V)           890     7 
[04/09 21:11:59    161s] [NR-eGR]  M9    (9H)           120     0 
[04/09 21:11:59    161s] [NR-eGR]  MRDL  (10V)            0     0 
[04/09 21:11:59    161s] [NR-eGR] --------------------------------
[04/09 21:11:59    161s] [NR-eGR]        Total        34706  4525 
[04/09 21:11:59    161s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:11:59    161s] [NR-eGR] Total half perimeter of net bounding box: 31576um
[04/09 21:11:59    161s] [NR-eGR] Total length: 34706um, number of vias: 4525
[04/09 21:11:59    161s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:11:59    161s] [NR-eGR] Total eGR-routed clock nets wire length: 2300um, number of vias: 446
[04/09 21:11:59    161s] [NR-eGR] --------------------------------------------------------------------------
[04/09 21:11:59    161s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2011.67 MB )
[04/09 21:11:59    161s] Saved RC grid cleaned up.
[04/09 21:11:59    161s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.68 sec, Real: 1.68 sec, Curr Mem: 1971.67 MB )
[04/09 21:11:59    161s] (I)      ======================================= Runtime Summary =======================================
[04/09 21:11:59    161s] (I)       Step                                              %      Start     Finish      Real       CPU 
[04/09 21:11:59    161s] (I)      -----------------------------------------------------------------------------------------------
[04/09 21:11:59    161s] (I)       Early Global Route kernel                   100.00%  91.00 sec  92.68 sec  1.68 sec  1.68 sec 
[04/09 21:11:59    161s] (I)       +-Import and model                           30.47%  91.04 sec  91.55 sec  0.51 sec  0.51 sec 
[04/09 21:11:59    161s] (I)       | +-Create place DB                           0.20%  91.04 sec  91.04 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | +-Import place data                       0.17%  91.04 sec  91.04 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read instances and placement          0.05%  91.04 sec  91.04 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read nets                             0.07%  91.04 sec  91.04 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | +-Create route DB                          22.76%  91.04 sec  91.42 sec  0.38 sec  0.38 sec 
[04/09 21:11:59    161s] (I)       | | +-Import route data (1T)                 22.71%  91.04 sec  91.42 sec  0.38 sec  0.38 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read blockages ( Layer 2-10 )         1.29%  91.05 sec  91.07 sec  0.02 sec  0.02 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read routing blockages              0.00%  91.05 sec  91.05 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read instance blockages             0.09%  91.05 sec  91.05 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read PG blockages                   0.98%  91.05 sec  91.07 sec  0.02 sec  0.02 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read clock blockages                0.01%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read other blockages                0.01%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read halo blockages                 0.00%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Read boundary cut boxes             0.00%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read blackboxes                       0.00%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read prerouted                        0.01%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read unlegalized nets                 0.00%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Read nets                             0.02%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Set up via pillars                    0.00%  91.07 sec  91.07 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | +-Initialize 3D grid graph              2.47%  91.07 sec  91.11 sec  0.04 sec  0.05 sec 
[04/09 21:11:59    161s] (I)       | | | +-Model blockage capacity              18.31%  91.11 sec  91.42 sec  0.31 sec  0.30 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Initialize 3D capacity             16.39%  91.11 sec  91.39 sec  0.28 sec  0.26 sec 
[04/09 21:11:59    161s] (I)       | +-Read aux data                             0.00%  91.42 sec  91.42 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | +-Others data preparation                   0.20%  91.42 sec  91.43 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | +-Create route kernel                       7.18%  91.43 sec  91.55 sec  0.12 sec  0.12 sec 
[04/09 21:11:59    161s] (I)       +-Global Routing                             38.36%  91.55 sec  92.19 sec  0.65 sec  0.65 sec 
[04/09 21:11:59    161s] (I)       | +-Initialization                            0.37%  91.55 sec  91.56 sec  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | +-Net group 1                              25.42%  91.56 sec  91.98 sec  0.43 sec  0.43 sec 
[04/09 21:11:59    161s] (I)       | | +-Generate topology                       0.08%  91.56 sec  91.56 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | +-Phase 1a                                4.32%  91.74 sec  91.81 sec  0.07 sec  0.08 sec 
[04/09 21:11:59    161s] (I)       | | | +-Pattern routing (1T)                  0.67%  91.74 sec  91.75 sec  0.01 sec  0.02 sec 
[04/09 21:11:59    161s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.78%  91.75 sec  91.79 sec  0.05 sec  0.04 sec 
[04/09 21:11:59    161s] (I)       | | | +-Add via demand to 2D                  0.76%  91.80 sec  91.81 sec  0.01 sec  0.02 sec 
[04/09 21:11:59    161s] (I)       | | +-Phase 1b                                1.10%  91.81 sec  91.83 sec  0.02 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | | | +-Monotonic routing (1T)                0.91%  91.81 sec  91.83 sec  0.02 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | | +-Phase 1c                                2.20%  91.83 sec  91.87 sec  0.04 sec  0.04 sec 
[04/09 21:11:59    161s] (I)       | | | +-Two level Routing                     2.17%  91.83 sec  91.87 sec  0.04 sec  0.04 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Two Level Routing (Regular)         0.77%  91.84 sec  91.85 sec  0.01 sec  0.02 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Two Level Routing (Strong)          0.70%  91.85 sec  91.87 sec  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | | +-Phase 1d                                0.55%  91.87 sec  91.88 sec  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | | | +-Detoured routing (1T)                 0.51%  91.87 sec  91.87 sec  0.01 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | +-Phase 1e                                0.22%  91.88 sec  91.88 sec  0.00 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | | | +-Route legalization                    0.06%  91.88 sec  91.88 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | | | +-Legalize Blockage Violations        0.03%  91.88 sec  91.88 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | +-Phase 1l                                6.20%  91.88 sec  91.98 sec  0.10 sec  0.10 sec 
[04/09 21:11:59    161s] (I)       | | | +-Layer assignment (1T)                 1.87%  91.95 sec  91.98 sec  0.03 sec  0.03 sec 
[04/09 21:11:59    161s] (I)       | +-Clean cong LA                             0.00%  91.99 sec  91.99 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       +-Export 3D cong map                         17.36%  92.20 sec  92.49 sec  0.29 sec  0.30 sec 
[04/09 21:11:59    161s] (I)       | +-Export 2D cong map                        1.93%  92.45 sec  92.49 sec  0.03 sec  0.04 sec 
[04/09 21:11:59    161s] (I)       +-Extract Global 3D Wires                     0.06%  92.49 sec  92.49 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       +-Track Assignment (1T)                       9.43%  92.49 sec  92.65 sec  0.16 sec  0.16 sec 
[04/09 21:11:59    161s] (I)       | +-Initialization                            0.01%  92.49 sec  92.49 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | +-Track Assignment Kernel                   9.27%  92.49 sec  92.65 sec  0.16 sec  0.16 sec 
[04/09 21:11:59    161s] (I)       | +-Free Memory                               0.00%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       +-Export                                      0.99%  92.65 sec  92.67 sec  0.02 sec  0.02 sec 
[04/09 21:11:59    161s] (I)       | +-Export DB wires                           0.24%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | +-Export all nets                         0.16%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | | +-Set wire vias                           0.03%  92.65 sec  92.65 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | +-Report wirelength                         0.57%  92.65 sec  92.66 sec  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)       | +-Update net boxes                          0.07%  92.66 sec  92.66 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       | +-Update timing                             0.00%  92.67 sec  92.67 sec  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)       +-Postprocess design                          0.91%  92.67 sec  92.68 sec  0.02 sec  0.01 sec 
[04/09 21:11:59    161s] (I)      ======================= Summary by functions ========================
[04/09 21:11:59    161s] (I)       Lv  Step                                      %      Real       CPU 
[04/09 21:11:59    161s] (I)      ---------------------------------------------------------------------
[04/09 21:11:59    161s] (I)        0  Early Global Route kernel           100.00%  1.68 sec  1.68 sec 
[04/09 21:11:59    161s] (I)        1  Global Routing                       38.36%  0.65 sec  0.65 sec 
[04/09 21:11:59    161s] (I)        1  Import and model                     30.47%  0.51 sec  0.51 sec 
[04/09 21:11:59    161s] (I)        1  Export 3D cong map                   17.36%  0.29 sec  0.30 sec 
[04/09 21:11:59    161s] (I)        1  Track Assignment (1T)                 9.43%  0.16 sec  0.16 sec 
[04/09 21:11:59    161s] (I)        1  Export                                0.99%  0.02 sec  0.02 sec 
[04/09 21:11:59    161s] (I)        1  Postprocess design                    0.91%  0.02 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        1  Extract Global 3D Wires               0.06%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Net group 1                          25.42%  0.43 sec  0.43 sec 
[04/09 21:11:59    161s] (I)        2  Create route DB                      22.76%  0.38 sec  0.38 sec 
[04/09 21:11:59    161s] (I)        2  Track Assignment Kernel               9.27%  0.16 sec  0.16 sec 
[04/09 21:11:59    161s] (I)        2  Create route kernel                   7.18%  0.12 sec  0.12 sec 
[04/09 21:11:59    161s] (I)        2  Export 2D cong map                    1.93%  0.03 sec  0.04 sec 
[04/09 21:11:59    161s] (I)        2  Report wirelength                     0.57%  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        2  Initialization                        0.38%  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        2  Export DB wires                       0.24%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Create place DB                       0.20%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Update net boxes                      0.07%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        3  Import route data (1T)               22.71%  0.38 sec  0.38 sec 
[04/09 21:11:59    161s] (I)        3  Phase 1l                              6.20%  0.10 sec  0.10 sec 
[04/09 21:11:59    161s] (I)        3  Phase 1a                              4.32%  0.07 sec  0.08 sec 
[04/09 21:11:59    161s] (I)        3  Phase 1c                              2.20%  0.04 sec  0.04 sec 
[04/09 21:11:59    161s] (I)        3  Phase 1b                              1.10%  0.02 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        3  Phase 1d                              0.55%  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        3  Phase 1e                              0.22%  0.00 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        3  Import place data                     0.17%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        3  Export all nets                       0.16%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        3  Generate topology                     0.08%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Model blockage capacity              18.31%  0.31 sec  0.30 sec 
[04/09 21:11:59    161s] (I)        4  Pattern Routing Avoiding Blockages    2.78%  0.05 sec  0.04 sec 
[04/09 21:11:59    161s] (I)        4  Initialize 3D grid graph              2.47%  0.04 sec  0.05 sec 
[04/09 21:11:59    161s] (I)        4  Two level Routing                     2.17%  0.04 sec  0.04 sec 
[04/09 21:11:59    161s] (I)        4  Layer assignment (1T)                 1.87%  0.03 sec  0.03 sec 
[04/09 21:11:59    161s] (I)        4  Read blockages ( Layer 2-10 )         1.29%  0.02 sec  0.02 sec 
[04/09 21:11:59    161s] (I)        4  Monotonic routing (1T)                0.91%  0.02 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        4  Add via demand to 2D                  0.76%  0.01 sec  0.02 sec 
[04/09 21:11:59    161s] (I)        4  Pattern routing (1T)                  0.67%  0.01 sec  0.02 sec 
[04/09 21:11:59    161s] (I)        4  Detoured routing (1T)                 0.51%  0.01 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Read nets                             0.10%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Read instances and placement          0.05%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Read unlegalized nets                 0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Initialize 3D capacity               16.39%  0.28 sec  0.26 sec 
[04/09 21:11:59    161s] (I)        5  Read PG blockages                     0.98%  0.02 sec  0.02 sec 
[04/09 21:11:59    161s] (I)        5  Two Level Routing (Regular)           0.77%  0.01 sec  0.02 sec 
[04/09 21:11:59    161s] (I)        5  Two Level Routing (Strong)            0.70%  0.01 sec  0.01 sec 
[04/09 21:11:59    161s] (I)        5  Read instance blockages               0.09%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Legalize Blockage Violations          0.03%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[04/09 21:11:59    161s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.7 real=0:00:01.7)
[04/09 21:11:59    161s] Legalization setup...
[04/09 21:11:59    161s] Using cell based legalization.
[04/09 21:11:59    161s] Initializing placement interface...
[04/09 21:11:59    161s]   Use check_library -place or consult logv if problems occur.
[04/09 21:11:59    161s]   Leaving CCOpt scope - Initializing placement interface...
[04/09 21:11:59    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:1951.7M, EPOCH TIME: 1712722319.348233
[04/09 21:11:59    161s] Processing tracks to init pin-track alignment.
[04/09 21:11:59    161s] z: 2, totalTracks: 1
[04/09 21:11:59    161s] z: 4, totalTracks: 1
[04/09 21:11:59    161s] z: 6, totalTracks: 1
[04/09 21:11:59    161s] z: 8, totalTracks: 1
[04/09 21:11:59    161s] #spOpts: N=28 autoPA advPA hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:59    161s] All LLGs are deleted
[04/09 21:11:59    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1951.7M, EPOCH TIME: 1712722319.362538
[04/09 21:11:59    161s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1951.7M, EPOCH TIME: 1712722319.364129
[04/09 21:11:59    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1951.7M, EPOCH TIME: 1712722319.365909
[04/09 21:11:59    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1951.7M, EPOCH TIME: 1712722319.366615
[04/09 21:11:59    161s] Max number of tech site patterns supported in site array is 256.
[04/09 21:11:59    161s] Core basic site is unit
[04/09 21:11:59    161s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1951.7M, EPOCH TIME: 1712722319.430793
[04/09 21:11:59    161s] After signature check, allow fast init is false, keep pre-filter is true.
[04/09 21:11:59    161s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/09 21:11:59    161s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.012, MEM:1951.7M, EPOCH TIME: 1712722319.442784
[04/09 21:11:59    161s] SiteArray: non-trimmed site array dimensions = 536 x 5921
[04/09 21:11:59    161s] SiteArray: use 16,465,920 bytes
[04/09 21:11:59    161s] SiteArray: current memory after site array memory allocation 1951.7M
[04/09 21:11:59    161s] SiteArray: FP blocked sites are writable
[04/09 21:11:59    161s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/09 21:11:59    161s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1951.7M, EPOCH TIME: 1712722319.499581
[04/09 21:11:59    161s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.090, REAL:0.090, MEM:1951.7M, EPOCH TIME: 1712722319.589924
[04/09 21:11:59    161s] SiteArray: number of non floorplan blocked sites for llg default is 2419972
[04/09 21:11:59    161s] Atter site array init, number of instance map data is 0.
[04/09 21:11:59    161s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.390, REAL:0.386, MEM:1951.7M, EPOCH TIME: 1712722319.752447
[04/09 21:11:59    161s] 
[04/09 21:11:59    161s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:11:59    161s] OPERPROF:     Starting CMU at level 3, MEM:1951.7M, EPOCH TIME: 1712722319.797055
[04/09 21:11:59    161s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.005, MEM:1951.7M, EPOCH TIME: 1712722319.802228
[04/09 21:11:59    161s] 
[04/09 21:11:59    161s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:11:59    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.450, REAL:0.449, MEM:1951.7M, EPOCH TIME: 1712722319.815370
[04/09 21:11:59    161s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1951.7M, EPOCH TIME: 1712722319.815896
[04/09 21:11:59    161s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1712722319.816269
[04/09 21:11:59    161s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=1951.7MB).
[04/09 21:11:59    161s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.550, REAL:0.554, MEM:1951.7M, EPOCH TIME: 1712722319.902728
[04/09 21:11:59    161s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/09 21:11:59    161s] Initializing placement interface done.
[04/09 21:11:59    161s] Leaving CCOpt scope - Cleaning up placement interface...
[04/09 21:11:59    161s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1951.7M, EPOCH TIME: 1712722319.916854
[04/09 21:11:59    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:11:59    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.050, MEM:1951.7M, EPOCH TIME: 1712722319.967061
[04/09 21:11:59    161s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 21:11:59    161s] Leaving CCOpt scope - Initializing placement interface...
[04/09 21:11:59    161s] OPERPROF: Starting DPlace-Init at level 1, MEM:1951.7M, EPOCH TIME: 1712722319.971801
[04/09 21:11:59    161s] Processing tracks to init pin-track alignment.
[04/09 21:11:59    161s] z: 2, totalTracks: 1
[04/09 21:11:59    161s] z: 4, totalTracks: 1
[04/09 21:11:59    161s] z: 6, totalTracks: 1
[04/09 21:11:59    161s] z: 8, totalTracks: 1
[04/09 21:11:59    161s] #spOpts: N=28 autoPA advPA mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/09 21:11:59    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1951.7M, EPOCH TIME: 1712722319.983586
[04/09 21:11:59    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:11:59    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:12:00    162s] 
[04/09 21:12:00    162s]  Pre_CCE_Colorizing is not ON! (0:0:1050:0)
[04/09 21:12:00    162s] OPERPROF:     Starting CMU at level 3, MEM:1951.7M, EPOCH TIME: 1712722320.128045
[04/09 21:12:00    162s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:1951.7M, EPOCH TIME: 1712722320.132076
[04/09 21:12:00    162s] 
[04/09 21:12:00    162s] Bad Lib Cell Checking (CMU) is done! (0)
[04/09 21:12:00    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.156, MEM:1951.7M, EPOCH TIME: 1712722320.139917
[04/09 21:12:00    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1951.7M, EPOCH TIME: 1712722320.140184
[04/09 21:12:00    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1951.7M, EPOCH TIME: 1712722320.140380
[04/09 21:12:00    162s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1951.7MB).
[04/09 21:12:00    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.169, MEM:1951.7M, EPOCH TIME: 1712722320.141025
[04/09 21:12:00    162s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/09 21:12:00    162s] (I)      Default pattern map key = fifo1_sram_default.
[04/09 21:12:00    162s] (I)      Load db... (mem=1951.7M)
[04/09 21:12:00    162s] (I)      Read data from FE... (mem=1951.7M)
[04/09 21:12:00    162s] (I)      Number of ignored instance 0
[04/09 21:12:00    162s] (I)      Number of inbound cells 0
[04/09 21:12:00    162s] (I)      Number of opened ILM blockages 0
[04/09 21:12:00    162s] (I)      Number of instances temporarily fixed by detailed placement 33
[04/09 21:12:00    162s] (I)      numMoveCells=286, numMacros=33  numPads=15  numMultiRowHeightInsts=0
[04/09 21:12:00    162s] (I)      cell height: 1672, count: 286
[04/09 21:12:00    162s] (I)      Read rows... (mem=1951.7M)
[04/09 21:12:00    162s] (I)      Reading non-standard rows with height 3344
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 2384) - (579984, 5728) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 5728) - (579984, 9072) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 9072) - (579984, 12416) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 12416) - (579984, 15760) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 15760) - (579984, 19104) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 19104) - (579984, 22448) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 22448) - (579984, 25792) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 25792) - (579984, 29136) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 29136) - (579984, 32480) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 32480) - (579984, 35824) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 35824) - (579984, 39168) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 39168) - (579984, 42512) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 42512) - (579984, 45856) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 45856) - (579984, 49200) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 49200) - (579984, 52544) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 52544) - (579984, 55888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 55888) - (579984, 59232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 59232) - (579984, 62576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 62576) - (579984, 65920) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, row: (104, 65920) - (579984, 69264) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unitdouble, have a total of 92 rows defined outside of core-box
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 21:12:00    162s] (I)      rowRegion is not equal to core box, resetting core box
[04/09 21:12:00    162s] (I)      rowRegion : (104, 310032) - (900096, 888544)
[04/09 21:12:00    162s] (I)      coreBox   : (310032, 310032) - (890064, 890064)
[04/09 21:12:00    162s] (I)      Done Read rows (cpu=0.000s, mem=1951.7M)
[04/09 21:12:00    162s] (I)      Done Read data from FE (cpu=0.000s, mem=1951.7M)
[04/09 21:12:00    162s] (I)      Done Load db (cpu=0.000s, mem=1951.7M)
[04/09 21:12:00    162s] (I)      Constructing placeable region... (mem=1951.7M)
[04/09 21:12:00    162s] (I)      Constructing bin map
[04/09 21:12:00    162s] (I)      Initialize bin information with width=16720 height=16720
[04/09 21:12:00    162s] (I)      Done constructing bin map
[04/09 21:12:00    162s] (I)      Compute region effective width... (mem=1951.7M)
[04/09 21:12:00    162s] (I)      Done Compute region effective width (cpu=0.000s, mem=1951.7M)
[04/09 21:12:00    162s] (I)      Done Constructing placeable region (cpu=0.020s, mem=1951.7M)
[04/09 21:12:00    162s] Legalization setup done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/09 21:12:00    162s] Validating CTS configuration...
[04/09 21:12:00    162s] Checking module port directions...
[04/09 21:12:00    162s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 21:12:00    162s] Non-default CCOpt properties:
[04/09 21:12:00    162s]   Public non-default CCOpt properties:
[04/09 21:12:00    162s]     cts_merge_clock_gates is set for at least one object
[04/09 21:12:00    162s]     cts_merge_clock_logic is set for at least one object
[04/09 21:12:00    162s]     route_type is set for at least one object
[04/09 21:12:00    162s]     routing_top_min_fanout is set for at least one object
[04/09 21:12:00    162s]     target_insertion_delay is set for at least one object
[04/09 21:12:00    162s]     target_max_trans_sdc is set for at least one object
[04/09 21:12:00    162s]     update_io_latency: 0 (default: true)
[04/09 21:12:00    162s]   No private non-default CCOpt properties
[04/09 21:12:00    162s] Route type trimming info:
[04/09 21:12:00    162s]   No route type modifications were made.
[04/09 21:12:00    162s] 
[04/09 21:12:00    162s] Trim Metal Layers:
[04/09 21:12:00    162s] LayerId::1 widthSet size::4
[04/09 21:12:00    162s] LayerId::2 widthSet size::4
[04/09 21:12:00    162s] LayerId::3 widthSet size::5
[04/09 21:12:00    162s] LayerId::4 widthSet size::5
[04/09 21:12:00    162s] LayerId::5 widthSet size::5
[04/09 21:12:00    162s] LayerId::6 widthSet size::5
[04/09 21:12:00    162s] LayerId::7 widthSet size::5
[04/09 21:12:00    162s] LayerId::8 widthSet size::5
[04/09 21:12:00    162s] LayerId::9 widthSet size::4
[04/09 21:12:00    162s] LayerId::10 widthSet size::2
[04/09 21:12:00    162s] Updating RC grid for preRoute extraction ...
[04/09 21:12:00    162s] eee: pegSigSF::1.070000
[04/09 21:12:00    162s] Initializing multi-corner capacitance tables ... 
[04/09 21:12:00    162s] Initializing multi-corner resistance tables ...
[04/09 21:12:01    163s] eee: l::1 avDens::0.093717 usedTrk::10561.578657 availTrk::112696.899723 sigTrk::10561.578657
[04/09 21:12:01    163s] eee: l::2 avDens::0.016563 usedTrk::283.535825 availTrk::17118.211920 sigTrk::283.535825
[04/09 21:12:01    163s] eee: l::3 avDens::0.045724 usedTrk::465.053768 availTrk::10171.000096 sigTrk::465.053768
[04/09 21:12:01    163s] eee: l::4 avDens::0.034028 usedTrk::1967.309150 availTrk::57814.594244 sigTrk::1967.309150
[04/09 21:12:01    163s] eee: l::5 avDens::0.073243 usedTrk::2116.798325 availTrk::28901.017642 sigTrk::2116.798325
[04/09 21:12:01    163s] eee: l::6 avDens::0.074649 usedTrk::2744.650538 availTrk::36767.500000 sigTrk::2744.650538
[04/09 21:12:01    163s] eee: l::7 avDens::0.097571 usedTrk::1722.609629 availTrk::17655.000000 sigTrk::1722.609629
[04/09 21:12:01    163s] eee: l::8 avDens::0.066422 usedTrk::747.085646 availTrk::11247.500000 sigTrk::747.085646
[04/09 21:12:01    163s] eee: l::9 avDens::0.043948 usedTrk::13.898565 availTrk::316.250000 sigTrk::13.898565
[04/09 21:12:01    163s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/09 21:12:01    163s] {RT cmax 0 10 10 {9 0} 1}
[04/09 21:12:01    163s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.295556 uaWl=1.000000 uaWlH=0.650433 aWlH=0.000000 lMod=0 pMax=0.933600 pMod=77 wcR=0.472500 newSi=0.001600 wHLS=1.181250 siPrev=0 viaL=0.000000
[04/09 21:12:01    163s] End AAE Lib Interpolated Model. (MEM=1964.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.01
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.01
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.02
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.02
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.03
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.03
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.04
[04/09 21:12:01    163s] Accumulated time to calculate placeable region: 0.05
[04/09 21:12:01    163s] (I)      Initializing Steiner engine. 
[04/09 21:12:01    163s] (I)      ======================= Layers ========================
[04/09 21:12:01    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:12:01    163s] (I)      | DB# |  ID |         Name |    Type | #Masks | Extra |
[04/09 21:12:01    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:12:01    163s] (I)      |  33 |   0 |           CO |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   1 |   1 |           M1 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  34 |   1 |         VIA1 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   2 |   2 |           M2 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  35 |   2 |         VIA2 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   3 |   3 |           M3 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  36 |   3 |         VIA3 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   4 |   4 |           M4 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  37 |   4 |         VIA4 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   5 |   5 |           M5 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  38 |   5 |         VIA5 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   6 |   6 |           M6 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  39 |   6 |         VIA6 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   7 |   7 |           M7 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  40 |   7 |         VIA7 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   8 |   8 |           M8 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  41 |   8 |         VIA8 |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |   9 |   9 |           M9 |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      |  42 |   9 |       VIARDL |     cut |      1 |       |
[04/09 21:12:01    163s] (I)      |  10 |  10 |         MRDL |    wire |      1 |       |
[04/09 21:12:01    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:12:01    163s] (I)      |  64 |  64 |        NWELL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  65 |  65 |          DNW |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  66 |  66 |         DIFF |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  67 |  67 |         PIMP |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  68 |  68 |         NIMP |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  69 |  69 |      DIFF_18 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  70 |  70 |          PAD |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  71 |  71 |       ESD_25 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  72 |  72 |         SBLK |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  73 |  73 |       HVTIMP |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  74 |  74 |       LVTIMP |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  75 |  75 |        M1PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  76 |  76 |        M2PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  77 |  77 |        M3PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  78 |  78 |        M4PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  79 |  79 |        M5PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  80 |  80 |        M6PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  81 |  81 |        M7PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  82 |  82 |        M8PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  83 |  83 |        M9PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  84 |  84 |     MRDL9PIN |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  85 |  85 |       HOTNWL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  86 |  86 |         DIOD |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  87 |  87 |       BJTDMY |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  88 |  88 |          RNW |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  89 |  89 |        RMARK |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  90 |  90 |   prBoundary |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  91 |  91 |         LOGO |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  92 |  92 |           IP |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  93 |  93 |          RM1 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  94 |  94 |          RM2 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  95 |  95 |          RM3 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  96 |  96 |          RM4 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  97 |  97 |          RM5 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  98 |  98 |          RM6 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |  99 |  99 |          RM7 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 100 | 100 |          RM8 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 101 | 101 |          RM9 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 102 | 102 |      DM1EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 103 | 103 |      DM2EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 104 | 104 |      DM3EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 105 | 105 |      DM4EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 106 | 106 |      DM5EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 107 | 107 |      DM6EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 108 | 108 |      DM7EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 109 | 109 |      DM8EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 110 | 110 |      DM9EXCL |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 111 | 111 |      DIFF_25 |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 112 | 112 |      DIFF_FM |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 113 | 113 |        PO_FM |   other |        |    MS |
[04/09 21:12:01    163s] (I)      |   0 |   0 |           PO |   other |        |    MS |
[04/09 21:12:01    163s] (I)      | 114 | 114 | OverlapCheck | overlap |        |       |
[04/09 21:12:01    163s] (I)      +-----+-----+--------------+---------+--------+-------+
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 300000) - (900096, 301672) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 301672) - (900096, 303344) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 303344) - (900096, 305016) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 305016) - (900096, 306688) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 306688) - (900096, 308360) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 308360) - (900096, 310032) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 888544) - (900096, 890216) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 890216) - (900096, 891888) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 891888) - (900096, 893560) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 893560) - (900096, 895232) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 895232) - (900096, 896904) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, row: (300000, 896904) - (900096, 898576) is outside of core-box: (310032, 310032) - (890064, 890064)
[04/09 21:12:01    163s] WARNING: For techSite unit, have a total of 12 rows defined outside of core-box
[04/09 21:12:02    164s] Library trimming buffers in power domain auto-default and half-corner max_corner:setup.late removed 3 of 8 cells
[04/09 21:12:02    164s] Original list had 8 cells:
[04/09 21:12:02    164s] NBUFFX32_RVT NBUFFX32_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX2_RVT 
[04/09 21:12:02    164s] New trimmed list has 5 cells:
[04/09 21:12:02    164s] NBUFFX32_RVT NBUFFX16_RVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX2_RVT 
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.06
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.06
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.07
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.07
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.09
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.09
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.1
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.1
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.1
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.11
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.11
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.12
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.12
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.13
[04/09 21:12:02    164s] Library trimming inverters in power domain auto-default and half-corner max_corner:setup.late removed 7 of 14 cells
[04/09 21:12:02    164s] Original list had 14 cells:
[04/09 21:12:02    164s] INVX32_RVT IBUFFX32_RVT INVX16_RVT IBUFFX32_HVT IBUFFX16_RVT INVX8_RVT IBUFFX16_HVT IBUFFX8_RVT INVX4_RVT IBUFFX4_RVT IBUFFX2_RVT INVX2_RVT INVX1_RVT INVX0_RVT 
[04/09 21:12:02    164s] New trimmed list has 7 cells:
[04/09 21:12:02    164s] INVX32_RVT INVX16_RVT INVX8_RVT INVX4_RVT INVX2_RVT INVX1_RVT INVX0_RVT 
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.14
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.14
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.15
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.15
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.15
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.16
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.16
[04/09 21:12:02    164s] Accumulated time to calculate placeable region: 0.17
[04/09 21:12:03    165s] **ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.025ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.140ns or remove these driver cells from the CTS cell lists: NBUFFX16_RVT NBUFFX2_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT INVX0_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT.
Type 'man IMPCCOPT-1209' for more detail.
[04/09 21:12:05    167s] **ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.025ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.140ns or remove these driver cells from the CTS cell lists: NBUFFX16_RVT NBUFFX2_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT INVX0_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT.
Type 'man IMPCCOPT-1209' for more detail.
[04/09 21:12:05    167s] **ERROR: (IMPCCOPT-1209):	Non-leaf transition time target of 0.025ns is too low on both rising and falling edges. The largest clock gate is unable to drive the largest buffer or inverter in power_domain auto-default. To adhere to the given transition time target, you will need to select a stronger clock gate, increase the transition time target to at least 0.140ns or remove these driver cells from the CTS cell lists: NBUFFX16_RVT NBUFFX2_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT INVX0_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT INVX8_RVT.
Type 'man IMPCCOPT-1209' for more detail.
[04/09 21:12:05    167s] Clock tree balancer configuration for clock_trees rclk wclk wclk2x:
[04/09 21:12:05    167s] Non-default CCOpt properties:
[04/09 21:12:05    167s]   Public non-default CCOpt properties:
[04/09 21:12:05    167s]     cts_merge_clock_gates: true (default: false)
[04/09 21:12:05    167s]     cts_merge_clock_logic: true (default: false)
[04/09 21:12:05    167s]     route_type (leaf): default_route_type_leaf (default: default)
[04/09 21:12:05    167s]     route_type (top): top_type (default: default)
[04/09 21:12:05    167s]     route_type (trunk): trunk_type (default: default)
[04/09 21:12:05    167s]     routing_top_min_fanout: 10000 (default: unset)
[04/09 21:12:05    167s]   No private non-default CCOpt properties
[04/09 21:12:05    167s] For power domain auto-default:
[04/09 21:12:05    167s]   Buffers:     {NBUFFX32_RVT NBUFFX16_RVT NBUFFX8_RVT NBUFFX4_RVT NBUFFX2_RVT}
[04/09 21:12:05    167s]   Inverters:   {INVX32_RVT INVX16_RVT INVX8_RVT INVX4_RVT INVX2_RVT INVX1_RVT INVX0_RVT}
[04/09 21:12:05    167s]   Clock gates: CGLPPSX16_RVT CGLPPSX16_HVT CGLPPSX8_RVT CGLPPSX8_HVT CGLPPSX4_RVT CGLPPSX4_HVT CGLPPSX2_RVT CGLPPSX2_HVT 
[04/09 21:12:05    167s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 276620.241um^2
[04/09 21:12:05    167s] Top Routing info:
[04/09 21:12:05    167s]   Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[04/09 21:12:05    167s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 21:12:05    167s] Trunk Routing info:
[04/09 21:12:05    167s]   Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[04/09 21:12:05    167s]   Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 21:12:05    167s] Leaf Routing info:
[04/09 21:12:05    167s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/09 21:12:05    167s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/09 21:12:05    167s] For timing_corner max_corner:setup, late and power domain auto-default:
[04/09 21:12:05    167s]   Slew time target (leaf):    0.025ns (Too low; min: 0.143ns)
[04/09 21:12:05    167s]   Slew time target (trunk):   0.025ns (Too low; min: 0.143ns)
[04/09 21:12:05    167s]   Slew time target (top):     0.025ns (Too low; min: 0.143ns)
[04/09 21:12:05    167s]   Buffer unit delay: 0.051ns
[04/09 21:12:05    167s]   Buffer max distance: 72.728um
[04/09 21:12:05    167s] Fastest wire driving cells and distances:
[04/09 21:12:05    167s]   For nets routed with trunk routing rules:
[04/09 21:12:05    167s]     Buffer    : {lib_cell:NBUFFX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=74.782um, saturatedSlew=0.025ns, speed=1495.640um per ns, cellArea=81.563um^2 per 1000um}
[04/09 21:12:05    167s]     Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=180.000um, saturatedSlew=0.024ns, speed=7361.963um per ns, cellArea=50.829um^2 per 1000um}
[04/09 21:12:05    167s]     Clock gate: {lib_cell:CGLPPSX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.025ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[04/09 21:12:05    167s]   For nets routed with top routing rules:
[04/09 21:12:05    167s]     Buffer    : {lib_cell:NBUFFX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=83.636um, saturatedSlew=0.025ns, speed=1662.744um per ns, cellArea=72.929um^2 per 1000um}
[04/09 21:12:05    167s]     Inverter  : {lib_cell:INVX32_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=193.334um, saturatedSlew=0.024ns, speed=7795.726um per ns, cellArea=47.323um^2 per 1000um}
[04/09 21:12:05    167s]     Clock gate: {lib_cell:CGLPPSX16_RVT, fastest_considered_half_corner=max_corner:setup.late, optimalDrivingDistance=0.000um, saturatedSlew=0.025ns, speed=0.000um per ns, cellArea=0.000um^2 per 1000um}
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] **ERROR: (IMPCCOPT-1013):	The target_max_trans time is too low for at least one clock tree, net type and timing corner. Search the log for the string 'Too low;' to find the minimum acceptable targets for each combination. CTS will now terminate.
Type 'man IMPCCOPT-1013' for more detail.
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Logic Sizing Table:
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] -------------------------------------------------------------------
[04/09 21:12:05    167s] Cell        Instance count    Source         Eligible library cells
[04/09 21:12:05    167s] -------------------------------------------------------------------
[04/09 21:12:05    167s] I1025_NS          3           library set    {I1025_NS}
[04/09 21:12:05    167s] -------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Clock tree timing engine global stage delay update for max_corner:setup.late...
[04/09 21:12:05    167s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk2x' in RC corner cmax.
[04/09 21:12:05    167s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk2x'. Using estimated values, based on estimated route, as a fallback.
[04/09 21:12:05    167s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'rclk' in RC corner cmax.
[04/09 21:12:05    167s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'rclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 21:12:05    167s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'wclk' in RC corner cmax.
[04/09 21:12:05    167s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'wclk'. Using estimated values, based on estimated route, as a fallback.
[04/09 21:12:05    167s] Clock tree timing engine global stage delay update for max_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 21:12:05    167s] Clock tree balancer configuration for skew_group rclk/func_max_sdc:
[04/09 21:12:05    167s]   Sources:                     pin rclk
[04/09 21:12:05    167s]   Total number of sinks:       52
[04/09 21:12:05    167s]   Delay constrained sinks:     52
[04/09 21:12:05    167s]   Constrains:                  default
[04/09 21:12:05    167s]   Non-leaf sinks:              0
[04/09 21:12:05    167s]   Ignore pins:                 0
[04/09 21:12:05    167s]  Timing corner max_corner:setup.late:
[04/09 21:12:05    167s]   Skew target:                 0.000ns
[04/09 21:12:05    167s]   Insertion delay target:      0.230ns
[04/09 21:12:05    167s] Clock tree balancer configuration for skew_group rclk/func_min_sdc:
[04/09 21:12:05    167s]   Sources:                     pin rclk
[04/09 21:12:05    167s]   Total number of sinks:       52
[04/09 21:12:05    167s]   Delay constrained sinks:     52
[04/09 21:12:05    167s]   Constrains:                  default
[04/09 21:12:05    167s]   Non-leaf sinks:              0
[04/09 21:12:05    167s]   Ignore pins:                 0
[04/09 21:12:05    167s]  Timing corner max_corner:setup.late:
[04/09 21:12:05    167s]   Skew target:                 0.000ns
[04/09 21:12:05    167s] Clock tree balancer configuration for skew_group wclk/func_max_sdc:
[04/09 21:12:05    167s]   Sources:                     pin wclk
[04/09 21:12:05    167s]   Total number of sinks:       52
[04/09 21:12:05    167s]   Delay constrained sinks:     52
[04/09 21:12:05    167s]   Constrains:                  default
[04/09 21:12:05    167s]   Non-leaf sinks:              0
[04/09 21:12:05    167s]   Ignore pins:                 0
[04/09 21:12:05    167s]  Timing corner max_corner:setup.late:
[04/09 21:12:05    167s]   Skew target:                 0.000ns
[04/09 21:12:05    167s]   Insertion delay target:      0.230ns
[04/09 21:12:05    167s] Clock tree balancer configuration for skew_group wclk/func_min_sdc:
[04/09 21:12:05    167s]   Sources:                     pin wclk
[04/09 21:12:05    167s]   Total number of sinks:       52
[04/09 21:12:05    167s]   Delay constrained sinks:     52
[04/09 21:12:05    167s]   Constrains:                  default
[04/09 21:12:05    167s]   Non-leaf sinks:              0
[04/09 21:12:05    167s]   Ignore pins:                 0
[04/09 21:12:05    167s]  Timing corner max_corner:setup.late:
[04/09 21:12:05    167s]   Skew target:                 0.000ns
[04/09 21:12:05    167s] Clock tree balancer configuration for skew_group wclk2x/func_max_sdc:
[04/09 21:12:05    167s]   Sources:                     pin wclk2x
[04/09 21:12:05    167s]   Total number of sinks:       8
[04/09 21:12:05    167s]   Delay constrained sinks:     8
[04/09 21:12:05    167s]   Constrains:                  default
[04/09 21:12:05    167s]   Non-leaf sinks:              0
[04/09 21:12:05    167s]   Ignore pins:                 0
[04/09 21:12:05    167s]  Timing corner max_corner:setup.late:
[04/09 21:12:05    167s]   Skew target:                 0.000ns
[04/09 21:12:05    167s]   Insertion delay target:      0.230ns
[04/09 21:12:05    167s] Clock tree balancer configuration for skew_group wclk2x/func_min_sdc:
[04/09 21:12:05    167s]   Sources:                     pin wclk2x
[04/09 21:12:05    167s]   Total number of sinks:       8
[04/09 21:12:05    167s]   Delay constrained sinks:     8
[04/09 21:12:05    167s]   Constrains:                  default
[04/09 21:12:05    167s]   Non-leaf sinks:              0
[04/09 21:12:05    167s]   Ignore pins:                 0
[04/09 21:12:05    167s]  Timing corner max_corner:setup.late:
[04/09 21:12:05    167s]   Skew target:                 0.000ns
[04/09 21:12:05    167s] Primary reporting skew groups are:
[04/09 21:12:05    167s] skew_group rclk/func_max_sdc with 52 clock sinks
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Clock DAG stats initial state:
[04/09 21:12:05    167s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=3, total=3
[04/09 21:12:05    167s]   sink counts      : regular=112, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=112
[04/09 21:12:05    167s]   misc counts      : r=3, pp=0
[04/09 21:12:05    167s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=36000.000um^2, total=36000.000um^2
[04/09 21:12:05    167s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=2619.260um, total=2619.260um
[04/09 21:12:05    167s] Clock DAG library cell distribution initial state {count}:
[04/09 21:12:05    167s]  Logics: I1025_NS: 3 
[04/09 21:12:05    167s] Clock DAG hash initial state: 4438524481911683608 12997280090311606753
[04/09 21:12:05    167s] CTS services accumulated run-time stats initial state:
[04/09 21:12:05    167s]   delay calculator: calls=5619, total_wall_time=0.335s, mean_wall_time=0.060ms
[04/09 21:12:05    167s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/09 21:12:05    167s]   steiner router: calls=5619, total_wall_time=0.225s, mean_wall_time=0.040ms
[04/09 21:12:05    167s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[04/09 21:12:05    167s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Layer information for route type default_route_type_leaf:
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] --------------------------------------------------------------------
[04/09 21:12:05    167s] Layer    Preferred    Route    Res.          Cap.          RC
[04/09 21:12:05    167s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/09 21:12:05    167s] --------------------------------------------------------------------
[04/09 21:12:05    167s] M1       N            H          2.000         0.133         0.267
[04/09 21:12:05    167s] M2       N            V          1.786         0.131         0.234
[04/09 21:12:05    167s] M3       Y            H          1.786         0.104         0.187
[04/09 21:12:05    167s] M4       Y            V          1.786         0.104         0.186
[04/09 21:12:05    167s] M5       N            H          1.786         0.089         0.160
[04/09 21:12:05    167s] M6       N            V          1.786         0.089         0.160
[04/09 21:12:05    167s] M7       N            H          1.786         0.089         0.160
[04/09 21:12:05    167s] M8       N            V          1.786         0.091         0.163
[04/09 21:12:05    167s] M9       N            H          1.750         0.107         0.187
[04/09 21:12:05    167s] MRDL     N            V          0.175         0.115         0.020
[04/09 21:12:05    167s] --------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Route-type name: top_type; Top/bottom preferred layer name: M8/M7; 
[04/09 21:12:05    167s] Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Layer information for route type top_type:
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] --------------------------------------------------------------------------------
[04/09 21:12:05    167s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[04/09 21:12:05    167s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/09 21:12:05    167s]                                                                         to Layer
[04/09 21:12:05    167s] --------------------------------------------------------------------------------
[04/09 21:12:05    167s] M1       N            H          2.000         0.187         0.373          3
[04/09 21:12:05    167s] M2       N            V          1.786         0.131         0.234          3
[04/09 21:12:05    167s] M3       N            H          0.893         0.151         0.135          3
[04/09 21:12:05    167s] M4       N            V          0.893         0.151         0.135          3
[04/09 21:12:05    167s] M5       N            H          0.893         0.123         0.110          3
[04/09 21:12:05    167s] M6       N            V          0.893         0.123         0.110          3
[04/09 21:12:05    167s] M7       Y            H          0.893         0.110         0.098          3
[04/09 21:12:05    167s] M8       Y            V          0.893         0.112         0.100          3
[04/09 21:12:05    167s] M9       N            H          1.750         0.115         0.201          3
[04/09 21:12:05    167s] MRDL     N            V          0.175         0.125         0.022         55
[04/09 21:12:05    167s] --------------------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Route-type name: trunk_type; Top/bottom preferred layer name: M6/M5; 
[04/09 21:12:05    167s] Non-default rule name: CTS_RULE; Unshielded; Mask Constraint: 0; Source: route_type.
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Layer information for route type trunk_type:
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] --------------------------------------------------------------------------------
[04/09 21:12:05    167s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[04/09 21:12:05    167s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[04/09 21:12:05    167s]                                                                         to Layer
[04/09 21:12:05    167s] --------------------------------------------------------------------------------
[04/09 21:12:05    167s] M1       N            H          2.000         0.187         0.373          3
[04/09 21:12:05    167s] M2       N            V          1.786         0.131         0.234          3
[04/09 21:12:05    167s] M3       N            H          0.893         0.151         0.135          3
[04/09 21:12:05    167s] M4       N            V          0.893         0.151         0.135          3
[04/09 21:12:05    167s] M5       Y            H          0.893         0.123         0.110          3
[04/09 21:12:05    167s] M6       Y            V          0.893         0.123         0.110          3
[04/09 21:12:05    167s] M7       N            H          0.893         0.110         0.098          3
[04/09 21:12:05    167s] M8       N            V          0.893         0.112         0.100          3
[04/09 21:12:05    167s] M9       N            H          1.750         0.115         0.201          3
[04/09 21:12:05    167s] MRDL     N            V          0.175         0.125         0.022         55
[04/09 21:12:05    167s] --------------------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Via selection for estimated routes (rule default):
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] --------------------------------------------------------------
[04/09 21:12:05    167s] Layer      Via Cell    Res.     Cap.     RC       Top of Stack
[04/09 21:12:05    167s] Range                  (Ohm)    (fF)     (fs)     Only
[04/09 21:12:05    167s] --------------------------------------------------------------
[04/09 21:12:05    167s] M1-M2      VIA12SQ     0.500    0.021    0.011    false
[04/09 21:12:05    167s] M2-M3      VIA23SQ     0.500    0.013    0.007    false
[04/09 21:12:05    167s] M3-M4      VIA34BAR    0.500    0.028    0.014    false
[04/09 21:12:05    167s] M4-M5      VIA45BAR    0.500    0.028    0.014    false
[04/09 21:12:05    167s] M5-M6      VIA56BAR    0.500    0.028    0.014    false
[04/09 21:12:05    167s] M6-M7      VIA67BAR    0.500    0.028    0.014    false
[04/09 21:12:05    167s] M7-M8      VIA78BAR    0.500    0.028    0.014    false
[04/09 21:12:05    167s] M8-M9      VIA89       0.100    0.045    0.004    false
[04/09 21:12:05    167s] M9-MRDL    VIA9RDL     0.050    4.398    0.220    false
[04/09 21:12:05    167s] --------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Via selection for estimated routes (rule CTS_RULE):
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] --------------------------------------------------------------
[04/09 21:12:05    167s] Layer      Via Cell    Res.     Cap.     RC       Top of Stack
[04/09 21:12:05    167s] Range                  (Ohm)    (fF)     (fs)     Only
[04/09 21:12:05    167s] --------------------------------------------------------------
[04/09 21:12:05    167s] M1-M2      VIA12SQ     0.500    0.021    0.011    false
[04/09 21:12:05    167s] M2-M3      VIA23SQ     0.500    0.010    0.005    false
[04/09 21:12:05    167s] M3-M4      VIA34BAR    0.500    0.009    0.005    false
[04/09 21:12:05    167s] M4-M5      VIA45BAR    0.500    0.009    0.005    false
[04/09 21:12:05    167s] M5-M6      VIA56BAR    0.500    0.009    0.005    false
[04/09 21:12:05    167s] M6-M7      VIA67BAR    0.500    0.009    0.005    false
[04/09 21:12:05    167s] M7-M8      VIA78BAR    0.500    0.009    0.005    false
[04/09 21:12:05    167s] M8-M9      VIA89       0.100    0.026    0.003    false
[04/09 21:12:05    167s] M9-MRDL    VIA9RDL     0.050    4.398    0.220    false
[04/09 21:12:05    167s] --------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] No ideal or dont_touch nets found in the clock tree
[04/09 21:12:05    167s] No dont_touch hnets found in the clock tree
[04/09 21:12:05    167s] No dont_touch hpins found in the clock network.
[04/09 21:12:05    167s] Checking for illegal sizes of clock logic instances...
[04/09 21:12:05    167s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Filtering reasons for cell type: buffer
[04/09 21:12:05    167s] =======================================
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] -----------------------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] Clock trees    Power domain    Reason                         Library cells
[04/09 21:12:05    167s] -----------------------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] all            auto-default    Unbalanced rise/fall delays    { AOBUFX1_HVT AOBUFX2_HVT AOBUFX4_HVT NBUFFX2_HVT NBUFFX8_HVT }
[04/09 21:12:05    167s] all            auto-default    Wrong power context            { AOBUFX1_RVT AOBUFX2_RVT AOBUFX4_RVT }
[04/09 21:12:05    167s] all            auto-default    Library trimming               { NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT }
[04/09 21:12:05    167s] -----------------------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Filtering reasons for cell type: inverter
[04/09 21:12:05    167s] =========================================
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] Clock trees    Power domain    Reason                         Library cells
[04/09 21:12:05    167s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] all            auto-default    Unbalanced rise/fall delays    { AOINVX1_HVT AOINVX1_RVT AOINVX2_HVT AOINVX2_RVT AOINVX4_HVT AOINVX4_RVT
[04/09 21:12:05    167s]                                                                 IBUFFX2_HVT IBUFFX4_HVT IBUFFX8_HVT INVX0_HVT INVX16_HVT INVX1_HVT
[04/09 21:12:05    167s]                                                                 INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT }
[04/09 21:12:05    167s] all            auto-default    Library trimming               { IBUFFX16_HVT IBUFFX16_RVT IBUFFX2_RVT IBUFFX32_HVT IBUFFX32_RVT IBUFFX4_RVT
[04/09 21:12:05    167s]                                                                 IBUFFX8_RVT }
[04/09 21:12:05    167s] -------------------------------------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Validating CTS configuration done. (took cpu=0:00:05.2 real=0:00:05.2)
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] CCOpt configuration status: cannot run ccopt_design.
[04/09 21:12:05    167s] Check the log for details of problem(s) found:
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] ---------------------------------------------------
[04/09 21:12:05    167s] Design configuration problems
[04/09 21:12:05    167s] ---------------------------------------------------
[04/09 21:12:05    167s] One or more clock trees have configuration problems
[04/09 21:12:05    167s] ---------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Clock tree configuration problems:
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] ------------------------------------------------------
[04/09 21:12:05    167s] Clock tree    Problem
[04/09 21:12:05    167s] ------------------------------------------------------
[04/09 21:12:05    167s] rclk          The maximum transition target is too low
[04/09 21:12:05    167s] ------------------------------------------------------
[04/09 21:12:05    167s] wclk          The maximum transition target is too low
[04/09 21:12:05    167s] ------------------------------------------------------
[04/09 21:12:05    167s] wclk2x        The maximum transition target is too low
[04/09 21:12:05    167s] ------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.8 real=0:00:07.7)
[04/09 21:12:05    167s] Runtime done. (took cpu=0:00:08.4 real=0:00:08.4)
[04/09 21:12:05    167s] Runtime Report Coverage % = 94.7
[04/09 21:12:05    167s] Runtime Summary
[04/09 21:12:05    167s] ===============
[04/09 21:12:05    167s] Clock Runtime:  (75%) Core CTS           6.00 (Init 6.00, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
[04/09 21:12:05    167s] Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
[04/09 21:12:05    167s] Clock Runtime:  (24%) Other CTS          1.95 (Init 1.95, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
[04/09 21:12:05    167s] Clock Runtime: (100%) Total              7.95
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] Runtime Summary:
[04/09 21:12:05    167s] ================
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] ----------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] wall  % time  children  called  name
[04/09 21:12:05    167s] ----------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] 8.39  100.00    8.39      0       
[04/09 21:12:05    167s] 8.39  100.00    7.95      1     Runtime
[04/09 21:12:05    167s] 0.20    2.38    0.20      1     CCOpt::Phase::Initialization
[04/09 21:12:05    167s] 0.20    2.38    0.20      1       Check Prerequisites
[04/09 21:12:05    167s] 0.20    2.37    0.00      1         Leaving CCOpt scope - CheckPlace
[04/09 21:12:05    167s] 7.75   92.32    7.74      1     CCOpt::Phase::PreparingToBalance
[04/09 21:12:05    167s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/09 21:12:05    167s] 1.75   20.82    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/09 21:12:05    167s] 0.81    9.69    0.78      1       Legalization setup
[04/09 21:12:05    167s] 0.73    8.75    0.00      2         Leaving CCOpt scope - Initializing placement interface
[04/09 21:12:05    167s] 0.05    0.61    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[04/09 21:12:05    167s] 5.18   61.73    0.02      1       Validating CTS configuration
[04/09 21:12:05    167s] 0.00    0.00    0.00      1         Checking module port directions
[04/09 21:12:05    167s] 0.02    0.19    0.00      1         Clock tree timing engine global stage delay update for max_corner:setup.late
[04/09 21:12:05    167s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[04/09 21:12:05    167s] ----------------------------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/09 21:12:05    167s] Leaving CCOpt scope - Cleaning up placement interface...
[04/09 21:12:05    167s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2122.6M, EPOCH TIME: 1712722325.388787
[04/09 21:12:05    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2173).
[04/09 21:12:05    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:12:05    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:12:05    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:12:05    167s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.079, MEM:1987.6M, EPOCH TIME: 1712722325.467509
[04/09 21:12:05    167s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/09 21:12:05    167s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[04/09 21:12:05    167s] Set place::cacheFPlanSiteMark to 0
[04/09 21:12:05    167s] All LLGs are deleted
[04/09 21:12:05    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:12:05    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/09 21:12:05    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1987.6M, EPOCH TIME: 1712722325.475133
[04/09 21:12:05    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1987.6M, EPOCH TIME: 1712722325.475412
[04/09 21:12:05    167s] Info: pop threads available for lower-level modules during optimization.
[04/09 21:12:05    167s] 3
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] *** Summary of all messages that are not suppressed in this session:
[04/09 21:12:05    167s] Severity  ID               Count  Summary                                  
[04/09 21:12:05    167s] WARNING   IMPCCOPT-2171        3  Unable to get/extract RC parasitics for ...
[04/09 21:12:05    167s] WARNING   IMPCCOPT-2169        3  Cannot extract parasitics for %s net '%s...
[04/09 21:12:05    167s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[04/09 21:12:05    167s] ERROR     IMPCCOPT-1209        3  Non-leaf transition time target of %s%s ...
[04/09 21:12:05    167s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[04/09 21:12:05    167s] ERROR     IMPCCOPT-1013        1  The target_max_trans time is too low for...
[04/09 21:12:05    167s] *** Message Summary: 7 warning(s), 5 error(s)
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] *** ccopt_design #1 [finish] : cpu/real = 0:00:08.6/0:00:08.6 (1.0), totSession cpu/real = 0:02:47.5/0:04:03.2 (0.7), mem = 1987.6M
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] =============================================================================================
[04/09 21:12:05    167s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[04/09 21:12:05    167s] =============================================================================================
[04/09 21:12:05    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/09 21:12:05    167s] ---------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/09 21:12:05    167s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/09 21:12:05    167s] [ EarlyGlobalRoute       ]      1   0:00:01.7  (  20.1 % )     0:00:01.7 /  0:00:01.7    1.0
[04/09 21:12:05    167s] [ MISC                   ]          0:00:06.8  (  79.7 % )     0:00:06.8 /  0:00:06.9    1.0
[04/09 21:12:05    167s] ---------------------------------------------------------------------------------------------
[04/09 21:12:05    167s]  ccopt_design #1 TOTAL              0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.6    1.0
[04/09 21:12:05    167s] ---------------------------------------------------------------------------------------------
[04/09 21:12:05    167s] 
[04/09 21:12:05    167s] #% End ccopt_design (date=04/09 21:12:05, total cpu=0:00:08.7, real=0:00:09.0, peak res=1580.6M, current mem=1580.6M)
[04/09 21:12:05    167s] 
[04/09 21:12:19    170s] <CMD> fs
[04/09 21:12:46    176s] -format html requires a -file argument to report_metric
[04/09 21:21:59    294s] 
[04/09 21:21:59    294s] *** Memory Usage v#1 (Current mem = 2374.211M, initial mem = 390.141M) ***
[04/09 21:21:59    294s] 
[04/09 21:21:59    294s] *** Summary of all messages that are not suppressed in this session:
[04/09 21:21:59    294s] Severity  ID               Count  Summary                                  
[04/09 21:21:59    294s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[04/09 21:21:59    294s] WARNING   IMPEXT-6191          1  Using a captable file is not recommended...
[04/09 21:21:59    294s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/09 21:21:59    294s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[04/09 21:21:59    294s] WARNING   IMPSP-5140           4  Global net connect rules have not been c...
[04/09 21:21:59    294s] WARNING   IMPSP-315            4  Found %d instances insts with no PG Term...
[04/09 21:21:59    294s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/09 21:21:59    294s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[04/09 21:21:59    294s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/09 21:21:59    294s] WARNING   IMPCCOPT-2171        3  Unable to get/extract RC parasitics for ...
[04/09 21:21:59    294s] WARNING   IMPCCOPT-2169        3  Cannot extract parasitics for %s net '%s...
[04/09 21:21:59    294s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[04/09 21:21:59    294s] ERROR     IMPCCOPT-1209        3  Non-leaf transition time target of %s%s ...
[04/09 21:21:59    294s] WARNING   IMPCCOPT-2015        1  %s will not update I/O latencies for the...
[04/09 21:21:59    294s] ERROR     IMPCCOPT-1013        1  The target_max_trans time is too low for...
[04/09 21:21:59    294s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[04/09 21:21:59    294s] WARNING   TCLCMD-958           6  Previously defined source objects for cl...
[04/09 21:21:59    294s] WARNING   TCLCMD-1083          1  '%s'                                     
[04/09 21:21:59    294s] WARNING   TCLCMD-1594          6  A clock with name %s was already defined...
[04/09 21:21:59    294s] WARNING   TECHLIB-302         38  No function defined for cell '%s'. The c...
[04/09 21:21:59    294s] WARNING   TECHLIB-1161        36  The library level attribute %s on line %...
[04/09 21:21:59    294s] WARNING   TECHLIB-1277        36  The %s '%s' has been defined for %s %s '...
[04/09 21:21:59    294s] *** Message Summary: 184 warning(s), 5 error(s)
[04/09 21:21:59    294s] 
[04/09 21:21:59    294s] --- Ending "Innovus" (totcpu=0:04:54, real=0:14:00, mem=2374.2M) ---
