// Seed: 2573163763
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_7 = 32'd88
) (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    input wor id_3,
    output uwire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor _id_7
);
  assign id_4 = -1;
  assign id_4 = 1;
  logic [id_7 : id_7] id_9;
  ;
  assign id_4 = -1'd0 == id_9;
  wire id_10;
  logic [-1 : -1] id_11 = -1'b0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
