
LinReceiveLib_med3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  0800667c  0800667c  0001667c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069f4  080069f4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080069f4  080069f4  000169f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069fc  080069fc  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069fc  080069fc  000169fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a00  08006a00  00016a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  20000068  08006a6c  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000264  08006a6c  00020264  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   000160b9  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000325a  00000000  00000000  00036194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f50  00000000  00000000  000393f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b9f  00000000  00000000  0003a340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029eff  00000000  00000000  0003aedf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010318  00000000  00000000  00064dde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4373  00000000  00000000  000750f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004bec  00000000  00000000  0016946c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0016e058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006664 	.word	0x08006664

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08006664 	.word	0x08006664

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	6039      	str	r1, [r7, #0]
 8000576:	683b      	ldr	r3, [r7, #0]
 8000578:	4618      	mov	r0, r3
 800057a:	370c      	adds	r7, #12
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f000 fb35 	bl	8000bfc <_ZNSaIhED1Ev>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4618      	mov	r0, r3
 8000596:	3708      	adds	r7, #8
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}

0800059c <_ZNSt12_Vector_baseIhSaIhEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 fb18 	bl	8000bdc <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4618      	mov	r0, r3
 80005b0:	3708      	adds	r7, #8
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}

080005b6 <_ZNSt6vectorIhSaIhEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 80005b6:	b580      	push	{r7, lr}
 80005b8:	b082      	sub	sp, #8
 80005ba:	af00      	add	r7, sp, #0
 80005bc:	6078      	str	r0, [r7, #4]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff ffeb 	bl	800059c <_ZNSt12_Vector_baseIhSaIhEEC1Ev>
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4618      	mov	r0, r3
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <_ZN11FrameReaderC1EhhPFhhRKSt6vectorIhSaIhEEE>:
    uint8_t len;
    std::vector<uint8_t> rxData;
    ChecksumFunction getChecksum;

public:
    FrameReader(
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b084      	sub	sp, #16
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	460b      	mov	r3, r1
 80005dc:	72fb      	strb	r3, [r7, #11]
 80005de:	4613      	mov	r3, r2
 80005e0:	72bb      	strb	r3, [r7, #10]
        const uint8_t PID,
        uint8_t expectedDataLength,
        ChecksumFunction checksumFunc) :
        state(State::WaitForBreak),
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
        protectedID(PID),
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	7afa      	ldrb	r2, [r7, #11]
 80005ec:	711a      	strb	r2, [r3, #4]
        len(expectedDataLength),
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	7aba      	ldrb	r2, [r7, #10]
 80005f2:	715a      	strb	r2, [r3, #5]
        getChecksum(checksumFunc)
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	3308      	adds	r3, #8
 80005f8:	4618      	mov	r0, r3
 80005fa:	f7ff ffdc 	bl	80005b6 <_ZNSt6vectorIhSaIhEEC1Ev>
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	687a      	ldr	r2, [r7, #4]
 8000602:	615a      	str	r2, [r3, #20]
    {
        rxData.reserve(expectedDataLength);
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	3308      	adds	r3, #8
 8000608:	7aba      	ldrb	r2, [r7, #10]
 800060a:	4611      	mov	r1, r2
 800060c:	4618      	mov	r0, r3
 800060e:	f000 fb35 	bl	8000c7c <_ZNSt6vectorIhSaIhEE7reserveEj>
    }
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	4618      	mov	r0, r3
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}

0800061c <_ZN11FrameReader5resetEv>:

    void reset()
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
    {
        state = State::WaitForBreak;
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
        rxData.clear();
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	3308      	adds	r3, #8
 800062e:	4618      	mov	r0, r3
 8000630:	f000 fb7c 	bl	8000d2c <_ZNSt6vectorIhSaIhEE5clearEv>
    }
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <_ZN11FrameReader8isFinishEv>:
    inline bool hasHead()
    {
        return state >= State::WaitForData;
    }

    inline bool isFinish()
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
    {
        return state == State::FrameComplete;
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	681b      	ldr	r3, [r3, #0]
 8000648:	2b05      	cmp	r3, #5
 800064a:	bf0c      	ite	eq
 800064c:	2301      	moveq	r3, #1
 800064e:	2300      	movne	r3, #0
 8000650:	b2db      	uxtb	r3, r3
    }
 8000652:	4618      	mov	r0, r3
 8000654:	370c      	adds	r7, #12
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr

0800065e <_ZN11FrameReader7getDataEv>:

    std::vector<uint8_t> getData()
 800065e:	b580      	push	{r7, lr}
 8000660:	b082      	sub	sp, #8
 8000662:	af00      	add	r7, sp, #0
 8000664:	6078      	str	r0, [r7, #4]
 8000666:	6039      	str	r1, [r7, #0]
    {
        return rxData;
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	3308      	adds	r3, #8
 800066c:	4619      	mov	r1, r3
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f000 fb6a 	bl	8000d48 <_ZNSt6vectorIhSaIhEEC1ERKS1_>
    }
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	3708      	adds	r7, #8
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}

0800067c <_ZN11FrameReader11processByteEh>:

    void processByte(const uint8_t newByte)
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
 8000684:	460b      	mov	r3, r1
 8000686:	70fb      	strb	r3, [r7, #3]
    {
        switch (state)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2b05      	cmp	r3, #5
 800068e:	d86b      	bhi.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
 8000690:	a201      	add	r2, pc, #4	; (adr r2, 8000698 <_ZN11FrameReader11processByteEh+0x1c>)
 8000692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000696:	bf00      	nop
 8000698:	080006b1 	.word	0x080006b1
 800069c:	080006bf 	.word	0x080006bf
 80006a0:	080006d5 	.word	0x080006d5
 80006a4:	080006ef 	.word	0x080006ef
 80006a8:	08000723 	.word	0x08000723
 80006ac:	0800075f 	.word	0x0800075f
        {
        case State::WaitForBreak:
            if (newByte == LinFrameTransfer::BREAK_FIELD)
 80006b0:	78fb      	ldrb	r3, [r7, #3]
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d155      	bne.n	8000762 <_ZN11FrameReader11processByteEh+0xe6>
                state = State::WaitForSync;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2201      	movs	r2, #1
 80006ba:	601a      	str	r2, [r3, #0]
            break;
 80006bc:	e051      	b.n	8000762 <_ZN11FrameReader11processByteEh+0xe6>

        case State::WaitForSync:
            if (newByte == LinFrameTransfer::SYNC_FIELD)
 80006be:	78fb      	ldrb	r3, [r7, #3]
 80006c0:	2b55      	cmp	r3, #85	; 0x55
 80006c2:	d103      	bne.n	80006cc <_ZN11FrameReader11processByteEh+0x50>
                state = State::WaitForPID;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2202      	movs	r2, #2
 80006c8:	601a      	str	r2, [r3, #0]
            else
                reset();
            break;
 80006ca:	e04d      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
                reset();
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f7ff ffa5 	bl	800061c <_ZN11FrameReader5resetEv>
            break;
 80006d2:	e049      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>

        case State::WaitForPID:
            if (newByte == protectedID)
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	791a      	ldrb	r2, [r3, #4]
 80006d8:	78fb      	ldrb	r3, [r7, #3]
 80006da:	429a      	cmp	r2, r3
 80006dc:	d103      	bne.n	80006e6 <_ZN11FrameReader11processByteEh+0x6a>
                state = State::WaitForData;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2203      	movs	r2, #3
 80006e2:	601a      	str	r2, [r3, #0]
            else
                reset();
            break;
 80006e4:	e040      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
                reset();
 80006e6:	6878      	ldr	r0, [r7, #4]
 80006e8:	f7ff ff98 	bl	800061c <_ZN11FrameReader5resetEv>
            break;
 80006ec:	e03c      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>

        case State::WaitForData:
            rxData.push_back(newByte);
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	3308      	adds	r3, #8
 80006f2:	1cfa      	adds	r2, r7, #3
 80006f4:	4611      	mov	r1, r2
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 fb63 	bl	8000dc2 <_ZNSt6vectorIhSaIhEE9push_backERKh>
            if (rxData.size() >= len)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3308      	adds	r3, #8
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fb83 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8000706:	4602      	mov	r2, r0
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	795b      	ldrb	r3, [r3, #5]
 800070c:	429a      	cmp	r2, r3
 800070e:	bf2c      	ite	cs
 8000710:	2301      	movcs	r3, #1
 8000712:	2300      	movcc	r3, #0
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d025      	beq.n	8000766 <_ZN11FrameReader11processByteEh+0xea>
                state = State::WaitForChkSum;
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	2204      	movs	r2, #4
 800071e:	601a      	str	r2, [r3, #0]
            break;
 8000720:	e021      	b.n	8000766 <_ZN11FrameReader11processByteEh+0xea>

        case State::WaitForChkSum:
        {
            if (!getChecksum)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d103      	bne.n	8000732 <_ZN11FrameReader11processByteEh+0xb6>
            {
                reset();
 800072a:	6878      	ldr	r0, [r7, #4]
 800072c:	f7ff ff76 	bl	800061c <_ZN11FrameReader5resetEv>
                break;
 8000730:	e01a      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
            }
            uint8_t expectedChecksum = getChecksum(protectedID, rxData);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	695b      	ldr	r3, [r3, #20]
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	7910      	ldrb	r0, [r2, #4]
 800073a:	687a      	ldr	r2, [r7, #4]
 800073c:	3208      	adds	r2, #8
 800073e:	4611      	mov	r1, r2
 8000740:	4798      	blx	r3
 8000742:	4603      	mov	r3, r0
 8000744:	73fb      	strb	r3, [r7, #15]
            if (newByte == expectedChecksum)
 8000746:	78fb      	ldrb	r3, [r7, #3]
 8000748:	7bfa      	ldrb	r2, [r7, #15]
 800074a:	429a      	cmp	r2, r3
 800074c:	d103      	bne.n	8000756 <_ZN11FrameReader11processByteEh+0xda>
                state = State::FrameComplete;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2205      	movs	r2, #5
 8000752:	601a      	str	r2, [r3, #0]
            else
                reset();
            break;
 8000754:	e008      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
                reset();
 8000756:	6878      	ldr	r0, [r7, #4]
 8000758:	f7ff ff60 	bl	800061c <_ZN11FrameReader5resetEv>
            break;
 800075c:	e004      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
        }
        case State::FrameComplete:
            break;
 800075e:	bf00      	nop
 8000760:	e002      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
            break;
 8000762:	bf00      	nop
 8000764:	e000      	b.n	8000768 <_ZN11FrameReader11processByteEh+0xec>
            break;
 8000766:	bf00      	nop
        }
    }
 8000768:	bf00      	nop
 800076a:	3710      	adds	r7, #16
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}

08000770 <_ZN16LinFrameTransfer9readFrameEhh>:

    return true;
}

std::optional<std::vector<uint8_t>> LinFrameTransfer::readFrame(const uint8_t frameID, uint8_t expectedDataLength)
{
 8000770:	b590      	push	{r4, r7, lr}
 8000772:	b087      	sub	sp, #28
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	4611      	mov	r1, r2
 800077c:	461a      	mov	r2, r3
 800077e:	460b      	mov	r3, r1
 8000780:	71fb      	strb	r3, [r7, #7]
 8000782:	4613      	mov	r3, r2
 8000784:	71bb      	strb	r3, [r7, #6]
    const uint8_t protectedID{getProtectedID(frameID)};
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	4619      	mov	r1, r3
 800078a:	68b8      	ldr	r0, [r7, #8]
 800078c:	f000 f8f4 	bl	8000978 <_ZN16LinFrameTransfer14getProtectedIDEh>
 8000790:	4603      	mov	r3, r0
 8000792:	75fb      	strb	r3, [r7, #23]
    if (!writeFrameHead(protectedID))
 8000794:	7dfb      	ldrb	r3, [r7, #23]
 8000796:	4619      	mov	r1, r3
 8000798:	68b8      	ldr	r0, [r7, #8]
 800079a:	f000 f81f 	bl	80007dc <_ZN16LinFrameTransfer14writeFrameHeadEh>
 800079e:	4603      	mov	r3, r0
 80007a0:	f083 0301 	eor.w	r3, r3, #1
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d00b      	beq.n	80007c2 <_ZN16LinFrameTransfer9readFrameEhh+0x52>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	dd02      	ble.n	80007b8 <_ZN16LinFrameTransfer9readFrameEhh+0x48>
            printf("readFrame: Failed to send frame header\n");
 80007b2:	4809      	ldr	r0, [pc, #36]	; (80007d8 <_ZN16LinFrameTransfer9readFrameEhh+0x68>)
 80007b4:	f005 f908 	bl	80059c8 <puts>
        return std::nullopt;
 80007b8:	4621      	mov	r1, r4
 80007ba:	68f8      	ldr	r0, [r7, #12]
 80007bc:	f000 fb77 	bl	8000eae <_ZNSt8optionalISt6vectorIhSaIhEEEC1ESt9nullopt_t>
 80007c0:	e005      	b.n	80007ce <_ZN16LinFrameTransfer9readFrameEhh+0x5e>
    }
    return receiveFrameExtractData(protectedID, expectedDataLength);
 80007c2:	79bb      	ldrb	r3, [r7, #6]
 80007c4:	68f8      	ldr	r0, [r7, #12]
 80007c6:	7dfa      	ldrb	r2, [r7, #23]
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	f000 f929 	bl	8000a20 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj>
}
 80007ce:	68f8      	ldr	r0, [r7, #12]
 80007d0:	371c      	adds	r7, #28
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd90      	pop	{r4, r7, pc}
 80007d6:	bf00      	nop
 80007d8:	0800673c 	.word	0x0800673c

080007dc <_ZN16LinFrameTransfer14writeFrameHeadEh>:

bool LinFrameTransfer::writeFrameHead(uint8_t protectedID)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
 80007e4:	460b      	mov	r3, r1
 80007e6:	70fb      	strb	r3, [r7, #3]
    if (writeBreak() == 0)
 80007e8:	6878      	ldr	r0, [r7, #4]
 80007ea:	f000 f84f 	bl	800088c <_ZN16LinFrameTransfer10writeBreakEv>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	bf0c      	ite	eq
 80007f4:	2301      	moveq	r3, #1
 80007f6:	2300      	movne	r3, #0
 80007f8:	b2db      	uxtb	r3, r3
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d008      	beq.n	8000810 <_ZN16LinFrameTransfer14writeFrameHeadEh+0x34>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	dd02      	ble.n	800080c <_ZN16LinFrameTransfer14writeFrameHeadEh+0x30>
            printf("writeFrameHead: Failed to send break\n");
 8000806:	481d      	ldr	r0, [pc, #116]	; (800087c <_ZN16LinFrameTransfer14writeFrameHeadEh+0xa0>)
 8000808:	f005 f8de 	bl	80059c8 <puts>
        return false;
 800080c:	2300      	movs	r3, #0
 800080e:	e030      	b.n	8000872 <_ZN16LinFrameTransfer14writeFrameHeadEh+0x96>
    }

    if (HAL_UART_Transmit(huart, &SYNC_FIELD, 1, 100) != HAL_OK)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	6818      	ldr	r0, [r3, #0]
 8000814:	2364      	movs	r3, #100	; 0x64
 8000816:	2201      	movs	r2, #1
 8000818:	4919      	ldr	r1, [pc, #100]	; (8000880 <_ZN16LinFrameTransfer14writeFrameHeadEh+0xa4>)
 800081a:	f003 fd39 	bl	8004290 <HAL_UART_Transmit>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	bf14      	ite	ne
 8000824:	2301      	movne	r3, #1
 8000826:	2300      	moveq	r3, #0
 8000828:	b2db      	uxtb	r3, r3
 800082a:	2b00      	cmp	r3, #0
 800082c:	d008      	beq.n	8000840 <_ZN16LinFrameTransfer14writeFrameHeadEh+0x64>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	2b00      	cmp	r3, #0
 8000834:	dd02      	ble.n	800083c <_ZN16LinFrameTransfer14writeFrameHeadEh+0x60>
            printf("writeFrameHead: Failed to send sync\n");
 8000836:	4813      	ldr	r0, [pc, #76]	; (8000884 <_ZN16LinFrameTransfer14writeFrameHeadEh+0xa8>)
 8000838:	f005 f8c6 	bl	80059c8 <puts>
        return false;
 800083c:	2300      	movs	r3, #0
 800083e:	e018      	b.n	8000872 <_ZN16LinFrameTransfer14writeFrameHeadEh+0x96>
    }

    if (HAL_UART_Transmit(huart, &protectedID, 1, 100) != HAL_OK)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	6818      	ldr	r0, [r3, #0]
 8000844:	1cf9      	adds	r1, r7, #3
 8000846:	2364      	movs	r3, #100	; 0x64
 8000848:	2201      	movs	r2, #1
 800084a:	f003 fd21 	bl	8004290 <HAL_UART_Transmit>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	bf14      	ite	ne
 8000854:	2301      	movne	r3, #1
 8000856:	2300      	moveq	r3, #0
 8000858:	b2db      	uxtb	r3, r3
 800085a:	2b00      	cmp	r3, #0
 800085c:	d008      	beq.n	8000870 <_ZN16LinFrameTransfer14writeFrameHeadEh+0x94>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	2b00      	cmp	r3, #0
 8000864:	dd02      	ble.n	800086c <_ZN16LinFrameTransfer14writeFrameHeadEh+0x90>
            printf("writeFrameHead: Failed to send PID\n");
 8000866:	4808      	ldr	r0, [pc, #32]	; (8000888 <_ZN16LinFrameTransfer14writeFrameHeadEh+0xac>)
 8000868:	f005 f8ae 	bl	80059c8 <puts>
        return false;
 800086c:	2300      	movs	r3, #0
 800086e:	e000      	b.n	8000872 <_ZN16LinFrameTransfer14writeFrameHeadEh+0x96>
    }

    return true;
 8000870:	2301      	movs	r3, #1
}
 8000872:	4618      	mov	r0, r3
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	08006764 	.word	0x08006764
 8000880:	08006975 	.word	0x08006975
 8000884:	0800678c 	.word	0x0800678c
 8000888:	080067b0 	.word	0x080067b0

0800088c <_ZN16LinFrameTransfer10writeBreakEv>:

size_t LinFrameTransfer::writeBreak()
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    uint32_t currentBaud = huart->Init.BaudRate;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	60fb      	str	r3, [r7, #12]
    huart->Init.BaudRate = baud / 2;  // Half baud for break (e.g., 9600)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	689a      	ldr	r2, [r3, #8]
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	0852      	lsrs	r2, r2, #1
 80008a6:	605a      	str	r2, [r3, #4]
    if (HAL_UART_Init(huart) != HAL_OK)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4618      	mov	r0, r3
 80008ae:	f003 fc33 	bl	8004118 <HAL_UART_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	bf14      	ite	ne
 80008b8:	2301      	movne	r3, #1
 80008ba:	2300      	moveq	r3, #0
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d011      	beq.n	80008e6 <_ZN16LinFrameTransfer10writeBreakEv+0x5a>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	dd02      	ble.n	80008d0 <_ZN16LinFrameTransfer10writeBreakEv+0x44>
            printf("writeBreak: Failed to init UART at half baud\n");
 80008ca:	4828      	ldr	r0, [pc, #160]	; (800096c <_ZN16LinFrameTransfer10writeBreakEv+0xe0>)
 80008cc:	f005 f87c 	bl	80059c8 <puts>
        huart->Init.BaudRate = currentBaud;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	68fa      	ldr	r2, [r7, #12]
 80008d6:	605a      	str	r2, [r3, #4]
        HAL_UART_Init(huart);  // Attempt to restore
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	4618      	mov	r0, r3
 80008de:	f003 fc1b 	bl	8004118 <HAL_UART_Init>
        return 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e03e      	b.n	8000964 <_ZN16LinFrameTransfer10writeBreakEv+0xd8>
    }

    uint8_t breakChar = BREAK_FIELD;
 80008e6:	2300      	movs	r3, #0
 80008e8:	72fb      	strb	r3, [r7, #11]
    if (HAL_UART_Transmit(huart, &breakChar, 1, 100) != HAL_OK)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6818      	ldr	r0, [r3, #0]
 80008ee:	f107 010b 	add.w	r1, r7, #11
 80008f2:	2364      	movs	r3, #100	; 0x64
 80008f4:	2201      	movs	r2, #1
 80008f6:	f003 fccb 	bl	8004290 <HAL_UART_Transmit>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	bf14      	ite	ne
 8000900:	2301      	movne	r3, #1
 8000902:	2300      	moveq	r3, #0
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2b00      	cmp	r3, #0
 8000908:	d011      	beq.n	800092e <_ZN16LinFrameTransfer10writeBreakEv+0xa2>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	2b00      	cmp	r3, #0
 8000910:	dd02      	ble.n	8000918 <_ZN16LinFrameTransfer10writeBreakEv+0x8c>
            printf("writeBreak: Failed to send break char\n");
 8000912:	4817      	ldr	r0, [pc, #92]	; (8000970 <_ZN16LinFrameTransfer10writeBreakEv+0xe4>)
 8000914:	f005 f858 	bl	80059c8 <puts>
        huart->Init.BaudRate = currentBaud;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	68fa      	ldr	r2, [r7, #12]
 800091e:	605a      	str	r2, [r3, #4]
        HAL_UART_Init(huart);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f003 fbf7 	bl	8004118 <HAL_UART_Init>
        return 0;
 800092a:	2300      	movs	r3, #0
 800092c:	e01a      	b.n	8000964 <_ZN16LinFrameTransfer10writeBreakEv+0xd8>
    }

    huart->Init.BaudRate = currentBaud;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	605a      	str	r2, [r3, #4]
    if (HAL_UART_Init(huart) != HAL_OK)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4618      	mov	r0, r3
 800093c:	f003 fbec 	bl	8004118 <HAL_UART_Init>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	bf14      	ite	ne
 8000946:	2301      	movne	r3, #1
 8000948:	2300      	moveq	r3, #0
 800094a:	b2db      	uxtb	r3, r3
 800094c:	2b00      	cmp	r3, #0
 800094e:	d008      	beq.n	8000962 <_ZN16LinFrameTransfer10writeBreakEv+0xd6>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	685b      	ldr	r3, [r3, #4]
 8000954:	2b00      	cmp	r3, #0
 8000956:	dd02      	ble.n	800095e <_ZN16LinFrameTransfer10writeBreakEv+0xd2>
            printf("writeBreak: Failed to restore UART baud\n");
 8000958:	4806      	ldr	r0, [pc, #24]	; (8000974 <_ZN16LinFrameTransfer10writeBreakEv+0xe8>)
 800095a:	f005 f835 	bl	80059c8 <puts>
        return 0;
 800095e:	2300      	movs	r3, #0
 8000960:	e000      	b.n	8000964 <_ZN16LinFrameTransfer10writeBreakEv+0xd8>
    }

    return 1;
 8000962:	2301      	movs	r3, #1
}
 8000964:	4618      	mov	r0, r3
 8000966:	3710      	adds	r7, #16
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	080067d4 	.word	0x080067d4
 8000970:	08006804 	.word	0x08006804
 8000974:	0800682c 	.word	0x0800682c

08000978 <_ZN16LinFrameTransfer14getProtectedIDEh>:

constexpr uint8_t LinFrameTransfer::getProtectedID(const uint8_t frameID)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
 8000980:	460b      	mov	r3, r1
 8000982:	70fb      	strb	r3, [r7, #3]
    uint8_t p0 = ((frameID >> 0) & 1) ^ ((frameID >> 1) & 1) ^
 8000984:	78fb      	ldrb	r3, [r7, #3]
 8000986:	085b      	lsrs	r3, r3, #1
 8000988:	b2da      	uxtb	r2, r3
 800098a:	78fb      	ldrb	r3, [r7, #3]
 800098c:	4053      	eors	r3, r2
 800098e:	b2da      	uxtb	r2, r3
                 ((frameID >> 2) & 1) ^ ((frameID >> 4) & 1);
 8000990:	78fb      	ldrb	r3, [r7, #3]
 8000992:	089b      	lsrs	r3, r3, #2
 8000994:	b2db      	uxtb	r3, r3
    uint8_t p0 = ((frameID >> 0) & 1) ^ ((frameID >> 1) & 1) ^
 8000996:	4053      	eors	r3, r2
 8000998:	b2da      	uxtb	r2, r3
                 ((frameID >> 2) & 1) ^ ((frameID >> 4) & 1);
 800099a:	78fb      	ldrb	r3, [r7, #3]
 800099c:	091b      	lsrs	r3, r3, #4
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	4053      	eors	r3, r2
 80009a2:	b2db      	uxtb	r3, r3
    uint8_t p0 = ((frameID >> 0) & 1) ^ ((frameID >> 1) & 1) ^
 80009a4:	f003 0301 	and.w	r3, r3, #1
 80009a8:	73fb      	strb	r3, [r7, #15]
    uint8_t p1 = ~(((frameID >> 1) & 1) ^ ((frameID >> 3) & 1) ^
 80009aa:	78fb      	ldrb	r3, [r7, #3]
 80009ac:	085b      	lsrs	r3, r3, #1
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	78fb      	ldrb	r3, [r7, #3]
 80009b2:	08db      	lsrs	r3, r3, #3
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	4053      	eors	r3, r2
 80009b8:	b2da      	uxtb	r2, r3
                   ((frameID >> 4) & 1) ^ ((frameID >> 5) & 1));
 80009ba:	78fb      	ldrb	r3, [r7, #3]
 80009bc:	091b      	lsrs	r3, r3, #4
 80009be:	b2db      	uxtb	r3, r3
    uint8_t p1 = ~(((frameID >> 1) & 1) ^ ((frameID >> 3) & 1) ^
 80009c0:	4053      	eors	r3, r2
 80009c2:	b2da      	uxtb	r2, r3
                   ((frameID >> 4) & 1) ^ ((frameID >> 5) & 1));
 80009c4:	78fb      	ldrb	r3, [r7, #3]
 80009c6:	095b      	lsrs	r3, r3, #5
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	4053      	eors	r3, r2
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	b2db      	uxtb	r3, r3
    uint8_t p1 = ~(((frameID >> 1) & 1) ^ ((frameID >> 3) & 1) ^
 80009d4:	43db      	mvns	r3, r3
 80009d6:	73bb      	strb	r3, [r7, #14]
    return ((p1 << 7) | (p0 << 6) | (frameID & FRAME_ID_MASK));
 80009d8:	7bbb      	ldrb	r3, [r7, #14]
 80009da:	01db      	lsls	r3, r3, #7
 80009dc:	b25a      	sxtb	r2, r3
 80009de:	7bfb      	ldrb	r3, [r7, #15]
 80009e0:	019b      	lsls	r3, r3, #6
 80009e2:	b25b      	sxtb	r3, r3
 80009e4:	4313      	orrs	r3, r2
 80009e6:	b25a      	sxtb	r2, r3
 80009e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80009ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80009f0:	b25b      	sxtb	r3, r3
 80009f2:	4313      	orrs	r3, r2
 80009f4:	b25b      	sxtb	r3, r3
 80009f6:	b2db      	uxtb	r3, r3
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <_ZN11FrameReaderD1Ev>:
class FrameReader
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3308      	adds	r3, #8
 8000a10:	4618      	mov	r0, r3
 8000a12:	f000 f917 	bl	8000c44 <_ZNSt6vectorIhSaIhEED1Ev>
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}

08000a20 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj>:

std::optional<std::vector<uint8_t>> LinFrameTransfer::receiveFrameExtractData(uint8_t protectedID, size_t expectedDataLength)
{
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b091      	sub	sp, #68	; 0x44
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	60f8      	str	r0, [r7, #12]
 8000a28:	60b9      	str	r1, [r7, #8]
 8000a2a:	603b      	str	r3, [r7, #0]
 8000a2c:	4613      	mov	r3, r2
 8000a2e:	71fb      	strb	r3, [r7, #7]
    FrameReader frameReader(protectedID, expectedDataLength, getChecksumLin2x);
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	b2da      	uxtb	r2, r3
 8000a34:	79f9      	ldrb	r1, [r7, #7]
 8000a36:	f107 0018 	add.w	r0, r7, #24
 8000a3a:	4b34      	ldr	r3, [pc, #208]	; (8000b0c <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0xec>)
 8000a3c:	f7ff fdc8 	bl	80005d0 <_ZN11FrameReaderC1EhhPFhhRKSt6vectorIhSaIhEEE>
    uint8_t rxByte;
    uint32_t startTime = HAL_GetTick();
 8000a40:	f001 fce0 	bl	8002404 <HAL_GetTick>
 8000a44:	63f8      	str	r0, [r7, #60]	; 0x3c

    while ((HAL_GetTick() - startTime < timeout_ReadFrame) && !frameReader.isFinish())
 8000a46:	e016      	b.n	8000a76 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0x56>
    {
        if (HAL_UART_Receive(huart, &rxByte, 1, 1) == HAL_OK)
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	6818      	ldr	r0, [r3, #0]
 8000a4c:	f107 0117 	add.w	r1, r7, #23
 8000a50:	2301      	movs	r3, #1
 8000a52:	2201      	movs	r2, #1
 8000a54:	f003 fca6 	bl	80043a4 <HAL_UART_Receive>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	bf0c      	ite	eq
 8000a5e:	2301      	moveq	r3, #1
 8000a60:	2300      	movne	r3, #0
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d006      	beq.n	8000a76 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0x56>
            frameReader.processByte(rxByte);
 8000a68:	7dfa      	ldrb	r2, [r7, #23]
 8000a6a:	f107 0318 	add.w	r3, r7, #24
 8000a6e:	4611      	mov	r1, r2
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff fe03 	bl	800067c <_ZN11FrameReader11processByteEh>
    while ((HAL_GetTick() - startTime < timeout_ReadFrame) && !frameReader.isFinish())
 8000a76:	f001 fcc5 	bl	8002404 <HAL_GetTick>
 8000a7a:	4602      	mov	r2, r0
 8000a7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000a7e:	1ad3      	subs	r3, r2, r3
 8000a80:	2b31      	cmp	r3, #49	; 0x31
 8000a82:	d80c      	bhi.n	8000a9e <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0x7e>
 8000a84:	f107 0318 	add.w	r3, r7, #24
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff fdd7 	bl	800063c <_ZN11FrameReader8isFinishEv>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	f083 0301 	eor.w	r3, r3, #1
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0x7e>
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e000      	b.n	8000aa0 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0x80>
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d1d1      	bne.n	8000a48 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0x28>
    }

    if (!frameReader.isFinish())
 8000aa4:	f107 0318 	add.w	r3, r7, #24
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff fdc7 	bl	800063c <_ZN11FrameReader8isFinishEv>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	f083 0301 	eor.w	r3, r3, #1
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d00b      	beq.n	8000ad2 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0xb2>
    {
        if (verboseLevel >= static_cast<int>(debugLevel::error))
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	dd02      	ble.n	8000ac8 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0xa8>
            printf("receiveFrameExtractData: Timeout or invalid frame\n");
 8000ac2:	4813      	ldr	r0, [pc, #76]	; (8000b10 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0xf0>)
 8000ac4:	f004 ff80 	bl	80059c8 <puts>
        return std::nullopt;
 8000ac8:	4621      	mov	r1, r4
 8000aca:	68f8      	ldr	r0, [r7, #12]
 8000acc:	f000 f9ef 	bl	8000eae <_ZNSt8optionalISt6vectorIhSaIhEEEC1ESt9nullopt_t>
 8000ad0:	e012      	b.n	8000af8 <_ZN16LinFrameTransfer23receiveFrameExtractDataEhj+0xd8>
    }

    return frameReader.getData();
 8000ad2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ad6:	f107 0218 	add.w	r2, r7, #24
 8000ada:	4611      	mov	r1, r2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f7ff fdbe 	bl	800065e <_ZN11FrameReader7getDataEv>
 8000ae2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	68f8      	ldr	r0, [r7, #12]
 8000aea:	f000 f9ee 	bl	8000eca <_ZNSt8optionalISt6vectorIhSaIhEEEC1IS2_Lb1EEEOT_>
 8000aee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 f8a6 	bl	8000c44 <_ZNSt6vectorIhSaIhEED1Ev>
}
 8000af8:	f107 0318 	add.w	r3, r7, #24
 8000afc:	4618      	mov	r0, r3
 8000afe:	f7ff ff81 	bl	8000a04 <_ZN11FrameReaderD1Ev>
 8000b02:	68f8      	ldr	r0, [r7, #12]
 8000b04:	3744      	adds	r7, #68	; 0x44
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd90      	pop	{r4, r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	08000b15 	.word	0x08000b15
 8000b10:	08006854 	.word	0x08006854

08000b14 <_ZN16LinFrameTransfer16getChecksumLin2xEhRKSt6vectorIhSaIhEE>:
    }
    return true;
}

uint8_t LinFrameTransfer::getChecksumLin2x(const uint8_t protectedID, const std::vector<uint8_t> &data)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	6039      	str	r1, [r7, #0]
 8000b1e:	71fb      	strb	r3, [r7, #7]
    if ((protectedID & FRAME_ID_MASK) >= FRAME_ID::MASTER_REQUEST)
 8000b20:	79fb      	ldrb	r3, [r7, #7]
 8000b22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000b26:	2b3b      	cmp	r3, #59	; 0x3b
 8000b28:	dd05      	ble.n	8000b36 <_ZN16LinFrameTransfer16getChecksumLin2xEhRKSt6vectorIhSaIhEE+0x22>
        return getChecksumEnhanced(0x00, data);
 8000b2a:	6839      	ldr	r1, [r7, #0]
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f000 f80d 	bl	8000b4c <_ZN16LinFrameTransfer19getChecksumEnhancedEhRKSt6vectorIhSaIhEE>
 8000b32:	4603      	mov	r3, r0
 8000b34:	e006      	b.n	8000b44 <_ZN16LinFrameTransfer16getChecksumLin2xEhRKSt6vectorIhSaIhEE+0x30>
    return getChecksumEnhanced(protectedID, data);
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	6839      	ldr	r1, [r7, #0]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f000 f806 	bl	8000b4c <_ZN16LinFrameTransfer19getChecksumEnhancedEhRKSt6vectorIhSaIhEE>
 8000b40:	4603      	mov	r3, r0
 8000b42:	bf00      	nop
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <_ZN16LinFrameTransfer19getChecksumEnhancedEhRKSt6vectorIhSaIhEE>:
{
    return getChecksumEnhanced(0x00, data);
}

uint8_t LinFrameTransfer::getChecksumEnhanced(const uint8_t protectedID, const std::vector<uint8_t> &data)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	4603      	mov	r3, r0
 8000b54:	6039      	str	r1, [r7, #0]
 8000b56:	71fb      	strb	r3, [r7, #7]
    uint16_t sum = protectedID;
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	83fb      	strh	r3, [r7, #30]
    for (const uint8_t byte : data)
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	61bb      	str	r3, [r7, #24]
 8000b60:	69b8      	ldr	r0, [r7, #24]
 8000b62:	f000 f9c6 	bl	8000ef2 <_ZNKSt6vectorIhSaIhEE5beginEv>
 8000b66:	4603      	mov	r3, r0
 8000b68:	613b      	str	r3, [r7, #16]
 8000b6a:	69b8      	ldr	r0, [r7, #24]
 8000b6c:	f000 f9d1 	bl	8000f12 <_ZNKSt6vectorIhSaIhEE3endEv>
 8000b70:	4603      	mov	r3, r0
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	e011      	b.n	8000b9a <_ZN16LinFrameTransfer19getChecksumEnhancedEhRKSt6vectorIhSaIhEE+0x4e>
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f000 fa02 	bl	8000f84 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEdeEv>
 8000b80:	4603      	mov	r3, r0
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	75fb      	strb	r3, [r7, #23]
        sum += byte;
 8000b86:	7dfb      	ldrb	r3, [r7, #23]
 8000b88:	b29a      	uxth	r2, r3
 8000b8a:	8bfb      	ldrh	r3, [r7, #30]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	83fb      	strh	r3, [r7, #30]
    for (const uint8_t byte : data)
 8000b90:	f107 0310 	add.w	r3, r7, #16
 8000b94:	4618      	mov	r0, r3
 8000b96:	f000 f9e5 	bl	8000f64 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEppEv>
 8000b9a:	f107 020c 	add.w	r2, r7, #12
 8000b9e:	f107 0310 	add.w	r3, r7, #16
 8000ba2:	4611      	mov	r1, r2
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 f9c5 	bl	8000f34 <_ZN9__gnu_cxxneIPKhSt6vectorIhSaIhEEEEbRKNS_17__normal_iteratorIT_T0_EESB_>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d1e2      	bne.n	8000b76 <_ZN16LinFrameTransfer19getChecksumEnhancedEhRKSt6vectorIhSaIhEE+0x2a>

    sum = (sum & 0xFF) + (sum >> 8);
 8000bb0:	8bfb      	ldrh	r3, [r7, #30]
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	b29a      	uxth	r2, r3
 8000bb6:	8bfb      	ldrh	r3, [r7, #30]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	b29b      	uxth	r3, r3
 8000bbc:	4413      	add	r3, r2
 8000bbe:	83fb      	strh	r3, [r7, #30]
    sum += (sum >> 8);
 8000bc0:	8bfb      	ldrh	r3, [r7, #30]
 8000bc2:	0a1b      	lsrs	r3, r3, #8
 8000bc4:	b29a      	uxth	r2, r3
 8000bc6:	8bfb      	ldrh	r3, [r7, #30]
 8000bc8:	4413      	add	r3, r2
 8000bca:	83fb      	strh	r3, [r7, #30]
    return static_cast<uint8_t>(~sum);
 8000bcc:	8bfb      	ldrh	r3, [r7, #30]
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	b2db      	uxtb	r3, r3
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3720      	adds	r7, #32
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f000 f9d9 	bl	8000f9c <_ZNSaIhEC1Ev>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	4618      	mov	r0, r3
 8000bee:	f000 f9e1 	bl	8000fb4 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>
	{ }
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	3708      	adds	r7, #8
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <_ZNSaIhED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	6878      	ldr	r0, [r7, #4]
 8000c06:	f000 f9e9 	bl	8000fdc <_ZN9__gnu_cxx13new_allocatorIhED1Ev>
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <_ZNSt12_Vector_baseIhSaIhEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b082      	sub	sp, #8
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	689a      	ldr	r2, [r3, #8]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f000 f9e0 	bl	8000ff2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
      }
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff fca5 	bl	8000584 <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implD1Ev>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3708      	adds	r7, #8
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}

08000c44 <_ZNSt6vectorIhSaIhEED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8000c44:	b5b0      	push	{r4, r5, r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681c      	ldr	r4, [r3, #0]
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	4618      	mov	r0, r3
 8000c58:	f000 f9de 	bl	8001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8000c5c:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000c5e:	461a      	mov	r2, r3
 8000c60:	4629      	mov	r1, r5
 8000c62:	4620      	mov	r0, r4
 8000c64:	f000 f9e3 	bl	800102e <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f7ff ffd2 	bl	8000c14 <_ZNSt12_Vector_baseIhSaIhEED1Ev>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4618      	mov	r0, r3
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bdb0      	pop	{r4, r5, r7, pc}
	...

08000c7c <_ZNSt6vectorIhSaIhEE7reserveEj>:
_GLIBCXX_BEGIN_NAMESPACE_VERSION
_GLIBCXX_BEGIN_NAMESPACE_CONTAINER

  template<typename _Tp, typename _Alloc>
    void
    vector<_Tp, _Alloc>::
 8000c7c:	b5b0      	push	{r4, r5, r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
    reserve(size_type __n)
    {
      if (__n > this->max_size())
 8000c86:	6878      	ldr	r0, [r7, #4]
 8000c88:	f000 f9df 	bl	800104a <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	4293      	cmp	r3, r2
 8000c92:	bf8c      	ite	hi
 8000c94:	2301      	movhi	r3, #1
 8000c96:	2300      	movls	r3, #0
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d002      	beq.n	8000ca4 <_ZNSt6vectorIhSaIhEE7reserveEj+0x28>
	__throw_length_error(__N("vector::reserve"));
 8000c9e:	4822      	ldr	r0, [pc, #136]	; (8000d28 <_ZNSt6vectorIhSaIhEE7reserveEj+0xac>)
 8000ca0:	f004 fca3 	bl	80055ea <_ZSt20__throw_length_errorPKc>
      if (this->capacity() < __n)
 8000ca4:	6878      	ldr	r0, [r7, #4]
 8000ca6:	f000 f9e1 	bl	800106c <_ZNKSt6vectorIhSaIhEE8capacityEv>
 8000caa:	4602      	mov	r2, r0
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	4293      	cmp	r3, r2
 8000cb0:	bf8c      	ite	hi
 8000cb2:	2301      	movhi	r3, #1
 8000cb4:	2300      	movls	r3, #0
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d030      	beq.n	8000d1e <_ZNSt6vectorIhSaIhEE7reserveEj+0xa2>
	{
	  const size_type __old_size = size();
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f000 f8a5 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8000cc2:	60f8      	str	r0, [r7, #12]
	  pointer __tmp;
#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
	    {
	      __tmp = this->_M_allocate(__n);
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6839      	ldr	r1, [r7, #0]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f000 f9de 	bl	800108a <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 8000cce:	60b8      	str	r0, [r7, #8]
	      _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681c      	ldr	r4, [r3, #0]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685d      	ldr	r5, [r3, #4]
			  __tmp, _M_get_Tp_allocator());
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f000 f99c 	bl	8001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8000ce0:	4603      	mov	r3, r0
	      _S_relocate(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000ce2:	68ba      	ldr	r2, [r7, #8]
 8000ce4:	4629      	mov	r1, r5
 8000ce6:	4620      	mov	r0, r4
 8000ce8:	f000 f9e3 	bl	80010b2 <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>
		_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(this->_M_impl._M_finish));
	      std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
			    _M_get_Tp_allocator());
	    }
	  _GLIBCXX_ASAN_ANNOTATE_REINIT;
	  _M_deallocate(this->_M_impl._M_start,
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6819      	ldr	r1, [r3, #0]
			this->_M_impl._M_end_of_storage
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	689a      	ldr	r2, [r3, #8]
			- this->_M_impl._M_start);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	1ad3      	subs	r3, r2, r3
	  _M_deallocate(this->_M_impl._M_start,
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	f000 f978 	bl	8000ff2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
	  this->_M_impl._M_start = __tmp;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_finish = __tmp + __old_size;
 8000d08:	68ba      	ldr	r2, [r7, #8]
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	441a      	add	r2, r3
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	605a      	str	r2, [r3, #4]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	441a      	add	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
	}
    }
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bdb0      	pop	{r4, r5, r7, pc}
 8000d26:	bf00      	nop
 8000d28:	080068b4 	.word	0x080068b4

08000d2c <_ZNSt6vectorIhSaIhEE5clearEv>:
       *  elements, and that if the elements themselves are pointers, the
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      void
      clear() _GLIBCXX_NOEXCEPT
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4619      	mov	r1, r3
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 f9cd 	bl	80010da <_ZNSt6vectorIhSaIhEE15_M_erase_at_endEPh>
 8000d40:	bf00      	nop
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <_ZNSt6vectorIhSaIhEEC1ERKS1_>:
      vector(const vector& __x)
 8000d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
	_Alloc_traits::_S_select_on_copy(__x._M_get_Tp_allocator()))
 8000d52:	687c      	ldr	r4, [r7, #4]
 8000d54:	6838      	ldr	r0, [r7, #0]
 8000d56:	f000 f859 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8000d5a:	4605      	mov	r5, r0
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 f9e9 	bl	8001136 <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8000d64:	4602      	mov	r2, r0
 8000d66:	f107 030c 	add.w	r3, r7, #12
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f000 f9d4 	bl	800111a <_ZN9__gnu_cxx14__alloc_traitsISaIhEhE17_S_select_on_copyERKS1_>
 8000d72:	f107 030c 	add.w	r3, r7, #12
 8000d76:	461a      	mov	r2, r3
 8000d78:	4629      	mov	r1, r5
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f000 f9e6 	bl	800114c <_ZNSt12_Vector_baseIhSaIhEEC1EjRKS0_>
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff ff39 	bl	8000bfc <_ZNSaIhED1Ev>
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8000d8a:	6838      	ldr	r0, [r7, #0]
 8000d8c:	f000 f8b1 	bl	8000ef2 <_ZNKSt6vectorIhSaIhEE5beginEv>
 8000d90:	4605      	mov	r5, r0
 8000d92:	6838      	ldr	r0, [r7, #0]
 8000d94:	f000 f8bd 	bl	8000f12 <_ZNKSt6vectorIhSaIhEE3endEv>
 8000d98:	4606      	mov	r6, r0
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681c      	ldr	r4, [r3, #0]
				      _M_get_Tp_allocator());
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4618      	mov	r0, r3
 8000da2:	f000 f939 	bl	8001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8000da6:	4603      	mov	r3, r0
	  std::__uninitialized_copy_a(__x.begin(), __x.end(),
 8000da8:	4622      	mov	r2, r4
 8000daa:	4631      	mov	r1, r6
 8000dac:	4628      	mov	r0, r5
 8000dae:	f000 f9e1 	bl	8001174 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhhET0_T_SA_S9_RSaIT1_E>
 8000db2:	4602      	mov	r2, r0
	this->_M_impl._M_finish =
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	605a      	str	r2, [r3, #4]
      }
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000dc2 <_ZNSt6vectorIhSaIhEE9push_backERKh>:
      push_back(const value_type& __x)
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
 8000dca:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	685a      	ldr	r2, [r3, #4]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d00c      	beq.n	8000df2 <_ZNSt6vectorIhSaIhEE9push_backERKh+0x30>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8000dd8:	6878      	ldr	r0, [r7, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	f000 f9d8 	bl	8001196 <_ZNSt16allocator_traitsISaIhEE9constructIhJRKhEEEvRS0_PT_DpOT0_>
	    ++this->_M_impl._M_finish;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	1c5a      	adds	r2, r3, #1
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	605a      	str	r2, [r3, #4]
      }
 8000df0:	e008      	b.n	8000e04 <_ZNSt6vectorIhSaIhEE9push_backERKh+0x42>
	  _M_realloc_insert(end(), __x);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f000 f9e2 	bl	80011bc <_ZNSt6vectorIhSaIhEE3endEv>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	683a      	ldr	r2, [r7, #0]
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f000 f9ee 	bl	80011e0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
      }
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685a      	ldr	r2, [r3, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	370c      	adds	r7, #12
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_StorageIS2_Lb0EEC1Ev>:
	};

      template<typename _Up>
	union _Storage<_Up, false>
	{
	  constexpr _Storage() noexcept : _M_empty() { }
 8000e2a:	b480      	push	{r7}
 8000e2c:	b083      	sub	sp, #12
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4618      	mov	r0, r3
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEEC1Ev>:
      _Optional_payload_base() = default;
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff ffed 	bl	8000e2a <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_StorageIS2_Lb0EEC1Ev>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	731a      	strb	r2, [r3, #12]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb1ELb0ELb0EEC1Ev>:
    struct _Optional_payload<_Tp, true, false, false>
    : _Optional_payload_base<_Tp>
    {
      using _Optional_payload_base<_Tp>::_Optional_payload_base;

      _Optional_payload() = default;
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ffe8 	bl	8000e40 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEEC1Ev>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb0ELb0ELb0EEC1Ev>:
    struct _Optional_payload<_Tp, false, _Copy, _Move>
    : _Optional_payload<_Tp, true, false, false>
    {
      // Base class implements all the constructors and assignment operators:
      using _Optional_payload<_Tp, true, false, false>::_Optional_payload;
      _Optional_payload() = default;
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	6078      	str	r0, [r7, #4]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f7ff ffeb 	bl	8000e60 <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb1ELb0ELb0EEC1Ev>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <_ZNSt14_Optional_baseISt6vectorIhSaIhEELb0ELb0EEC1Ev>:
	   bool = is_trivially_move_constructible_v<_Tp>>
    struct _Optional_base
    : _Optional_base_impl<_Tp, _Optional_base<_Tp>>
    {
      // Constructors for disengaged optionals.
      constexpr _Optional_base() = default;
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff ffeb 	bl	8000e7a <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb0ELb0ELb0EEC1Ev>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <_ZNSt8optionalISt6vectorIhSaIhEEEC1ESt9nullopt_t>:
    public:
      using value_type = _Tp;

      constexpr optional() noexcept { }

      constexpr optional(nullopt_t) noexcept { }
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
 8000eb6:	7039      	strb	r1, [r7, #0]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff ffea 	bl	8000e94 <_ZNSt14_Optional_baseISt6vectorIhSaIhEELb0ELb0EEC1Ev>
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <_ZNSt8optionalISt6vectorIhSaIhEEEC1IS2_Lb1EEEOT_>:
      template<typename _Up = _Tp,
	       _Requires<__not_self<_Up>, __not_tag<_Up>,
			 is_constructible<_Tp, _Up>,
			 is_convertible<_Up, _Tp>> = true>
	constexpr
	optional(_Up&& __t)
 8000eca:	b5b0      	push	{r4, r5, r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	6039      	str	r1, [r7, #0]
	noexcept(is_nothrow_constructible_v<_Tp, _Up>)
	: _Base(std::in_place, std::forward<_Up>(__t)) { }
 8000ed4:	687c      	ldr	r4, [r7, #4]
 8000ed6:	6838      	ldr	r0, [r7, #0]
 8000ed8:	f000 f9fc 	bl	80012d4 <_ZSt7forwardISt6vectorIhSaIhEEEOT_RNSt16remove_referenceIS3_E4typeE>
 8000edc:	4603      	mov	r3, r0
 8000ede:	461a      	mov	r2, r3
 8000ee0:	4629      	mov	r1, r5
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	f000 fa23 	bl	800132e <_ZNSt14_Optional_baseISt6vectorIhSaIhEELb0ELb0EEC1IJS2_ELb0EEESt10in_place_tDpOT_>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	4618      	mov	r0, r3
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bdb0      	pop	{r4, r5, r7, pc}

08000ef2 <_ZNKSt6vectorIhSaIhEE5beginEv>:
      begin() const _GLIBCXX_NOEXCEPT
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b084      	sub	sp, #16
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	f107 030c 	add.w	r3, r7, #12
 8000f00:	4611      	mov	r1, r2
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 fa28 	bl	8001358 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEC1ERKS2_>
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <_ZNKSt6vectorIhSaIhEE3endEv>:
      end() const _GLIBCXX_NOEXCEPT
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b084      	sub	sp, #16
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_finish); }
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	1d1a      	adds	r2, r3, #4
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 fa17 	bl	8001358 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEC1ERKS2_>
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <_ZN9__gnu_cxxneIPKhSt6vectorIhSaIhEEEEbRKNS_17__normal_iteratorIT_T0_EESB_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f000 fa1a 	bl	8001378 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEE4baseEv>
 8000f44:	4603      	mov	r3, r0
 8000f46:	681c      	ldr	r4, [r3, #0]
 8000f48:	6838      	ldr	r0, [r7, #0]
 8000f4a:	f000 fa15 	bl	8001378 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEE4baseEv>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	429c      	cmp	r4, r3
 8000f54:	bf14      	ite	ne
 8000f56:	2301      	movne	r3, #1
 8000f58:	2300      	moveq	r3, #0
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd90      	pop	{r4, r7, pc}

08000f64 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
	++_M_current;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	1c5a      	adds	r2, r3, #1
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	601a      	str	r2, [r3, #0]
	return *this;
 8000f76:	687b      	ldr	r3, [r7, #4]
      }
 8000f78:	4618      	mov	r0, r3
 8000f7a:	370c      	adds	r7, #12
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f82:	4770      	bx	lr

08000f84 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4618      	mov	r0, r3
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <_ZNSaIhEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f000 f9f2 	bl	800138e <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4618      	mov	r0, r3
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
	{ }
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <_ZN9__gnu_cxx13new_allocatorIhED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>:
      _M_deallocate(pointer __p, size_t __n)
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b084      	sub	sp, #16
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	60f8      	str	r0, [r7, #12]
 8000ffa:	60b9      	str	r1, [r7, #8]
 8000ffc:	607a      	str	r2, [r7, #4]
	if (__p)
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	68b9      	ldr	r1, [r7, #8]
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f9ca 	bl	80013a4 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>
      }
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 800102e:	b580      	push	{r7, lr}
 8001030:	b084      	sub	sp, #16
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 800103a:	68b9      	ldr	r1, [r7, #8]
 800103c:	68f8      	ldr	r0, [r7, #12]
 800103e:	f000 f9c0 	bl	80013c2 <_ZSt8_DestroyIPhEvT_S1_>
    }
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <_ZNKSt6vectorIhSaIhEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f86e 	bl	8001136 <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 800105a:	4603      	mov	r3, r0
 800105c:	4618      	mov	r0, r3
 800105e:	f000 f9bd 	bl	80013dc <_ZNSt6vectorIhSaIhEE11_S_max_sizeERKS0_>
 8001062:	4603      	mov	r3, r0
 8001064:	4618      	mov	r0, r3
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <_ZNKSt6vectorIhSaIhEE8capacityEv>:
      capacity() const _GLIBCXX_NOEXCEPT
 800106c:	b480      	push	{r7}
 800106e:	b083      	sub	sp, #12
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_end_of_storage
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	689a      	ldr	r2, [r3, #8]
			 - this->_M_impl._M_start); }
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800108a:	b580      	push	{r7, lr}
 800108c:	b082      	sub	sp, #8
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
 8001092:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d006      	beq.n	80010a8 <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x1e>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f9b6 	bl	8001410 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>
 80010a4:	4603      	mov	r3, r0
 80010a6:	e000      	b.n	80010aa <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj+0x20>
 80010a8:	2300      	movs	r3, #0
      }
 80010aa:	4618      	mov	r0, r3
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 80010b2:	b590      	push	{r4, r7, lr}
 80010b4:	b087      	sub	sp, #28
 80010b6:	af02      	add	r7, sp, #8
 80010b8:	60f8      	str	r0, [r7, #12]
 80010ba:	60b9      	str	r1, [r7, #8]
 80010bc:	607a      	str	r2, [r7, #4]
 80010be:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 80010c0:	f88d 4000 	strb.w	r4, [sp]
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f000 f9af 	bl	800142e <_ZNSt6vectorIhSaIhEE14_S_do_relocateEPhS2_S2_RS0_St17integral_constantIbLb1EE>
 80010d0:	4603      	mov	r3, r0
      }
 80010d2:	4618      	mov	r0, r3
 80010d4:	3714      	adds	r7, #20
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd90      	pop	{r4, r7, pc}

080010da <_ZNSt6vectorIhSaIhEE15_M_erase_at_endEPh>:
      // Internal erase functions follow.

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 80010da:	b590      	push	{r4, r7, lr}
 80010dc:	b085      	sub	sp, #20
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
 80010e2:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00e      	beq.n	8001112 <_ZNSt6vectorIhSaIhEE15_M_erase_at_endEPh+0x38>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff ff8c 	bl	8001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001100:	4603      	mov	r3, r0
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8001102:	461a      	mov	r2, r3
 8001104:	4621      	mov	r1, r4
 8001106:	6838      	ldr	r0, [r7, #0]
 8001108:	f7ff ff91 	bl	800102e <_ZSt8_DestroyIPhhEvT_S1_RSaIT0_E>
	    this->_M_impl._M_finish = __pos;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	683a      	ldr	r2, [r7, #0]
 8001110:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bd90      	pop	{r4, r7, pc}

0800111a <_ZN9__gnu_cxx14__alloc_traitsISaIhEhE17_S_select_on_copyERKS1_>:
      std::__enable_if_t<__is_custom_pointer<_Ptr>::value>
      destroy(_Alloc& __a, _Ptr __p)
      noexcept(noexcept(_Base_type::destroy(__a, std::__to_address(__p))))
      { _Base_type::destroy(__a, std::__to_address(__p)); }

    static constexpr _Alloc _S_select_on_copy(const _Alloc& __a)
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
 8001122:	6039      	str	r1, [r7, #0]
    { return _Base_type::select_on_container_copy_construction(__a); }
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6839      	ldr	r1, [r7, #0]
 8001128:	4618      	mov	r0, r3
 800112a:	f000 f992 	bl	8001452 <_ZNSt16allocator_traitsISaIhEE37select_on_container_copy_constructionERKS0_>
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <_ZNKSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8001136:	b480      	push	{r7}
 8001138:	b083      	sub	sp, #12
 800113a:	af00      	add	r7, sp, #0
 800113c:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <_ZNSt12_Vector_baseIhSaIhEEC1EjRKS0_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	6879      	ldr	r1, [r7, #4]
 800115c:	4618      	mov	r0, r3
 800115e:	f000 f985 	bl	800146c <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>
      { _M_create_storage(__n); }
 8001162:	68b9      	ldr	r1, [r7, #8]
 8001164:	68f8      	ldr	r0, [r7, #12]
 8001166:	f000 f993 	bl	8001490 <_ZNSt12_Vector_baseIhSaIhEE17_M_create_storageEj>
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}

08001174 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhhET0_T_SA_S9_RSaIT1_E>:
	}
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
 8001180:	603b      	str	r3, [r7, #0]
			   _ForwardIterator __result, allocator<_Tp>&)
    { return std::uninitialized_copy(__first, __last, __result); }
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	68b9      	ldr	r1, [r7, #8]
 8001186:	68f8      	ldr	r0, [r7, #12]
 8001188:	f000 f99c 	bl	80014c4 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>
 800118c:	4603      	mov	r3, r0
 800118e:	4618      	mov	r0, r3
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <_ZNSt16allocator_traitsISaIhEE9constructIhJRKhEEEvRS0_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 8001196:	b580      	push	{r7, lr}
 8001198:	b084      	sub	sp, #16
 800119a:	af00      	add	r7, sp, #0
 800119c:	60f8      	str	r0, [r7, #12]
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80011a2:	6878      	ldr	r0, [r7, #4]
 80011a4:	f000 f9a0 	bl	80014e8 <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	68f8      	ldr	r0, [r7, #12]
 80011b0:	f000 f9a5 	bl	80014fe <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJRKhEEEvPT_DpOT0_>
	}
 80011b4:	bf00      	nop
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <_ZNSt6vectorIhSaIhEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	1d1a      	adds	r2, r3, #4
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	4611      	mov	r1, r2
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f9ac 	bl	800152c <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	4618      	mov	r0, r3
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 80011e0:	b5b0      	push	{r4, r5, r7, lr}
 80011e2:	b08c      	sub	sp, #48	; 0x30
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 80011ec:	4a38      	ldr	r2, [pc, #224]	; (80012d0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xf0>)
 80011ee:	2101      	movs	r1, #1
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f000 f9ab 	bl	800154c <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc>
 80011f6:	62f8      	str	r0, [r7, #44]	; 0x2c
      pointer __old_start = this->_M_impl._M_start;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_finish = this->_M_impl._M_finish;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
      const size_type __elems_before = __position - begin();
 8001204:	68f8      	ldr	r0, [r7, #12]
 8001206:	f000 f9e8 	bl	80015da <_ZNSt6vectorIhSaIhEE5beginEv>
 800120a:	4603      	mov	r3, r0
 800120c:	617b      	str	r3, [r7, #20]
 800120e:	f107 0214 	add.w	r2, r7, #20
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	4611      	mov	r1, r2
 8001218:	4618      	mov	r0, r3
 800121a:	f000 f9ee 	bl	80015fa <_ZN9__gnu_cxxmiIPhSt6vectorIhSaIhEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 800121e:	4603      	mov	r3, r0
 8001220:	623b      	str	r3, [r7, #32]
      pointer __new_start(this->_M_allocate(__len));
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff ff2f 	bl	800108a <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 800122c:	61f8      	str	r0, [r7, #28]
      pointer __new_finish(__new_start);
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	61bb      	str	r3, [r7, #24]
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8001232:	68fc      	ldr	r4, [r7, #12]
 8001234:	69fa      	ldr	r2, [r7, #28]
 8001236:	6a3b      	ldr	r3, [r7, #32]
 8001238:	18d5      	adds	r5, r2, r3
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 f954 	bl	80014e8 <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	4629      	mov	r1, r5
 8001246:	4620      	mov	r0, r4
 8001248:	f7ff ffa5 	bl	8001196 <_ZNSt16allocator_traitsISaIhEE9constructIhJRKhEEEvRS0_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001250:	f107 0308 	add.w	r3, r7, #8
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f9e4 	bl	8001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 800125a:	4603      	mov	r3, r0
 800125c:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff fed9 	bl	8001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001266:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8001268:	69fa      	ldr	r2, [r7, #28]
 800126a:	4621      	mov	r1, r4
 800126c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800126e:	f7ff ff20 	bl	80010b2 <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>
 8001272:	61b8      	str	r0, [r7, #24]

	      ++__new_finish;
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	3301      	adds	r3, #1
 8001278:	61bb      	str	r3, [r7, #24]

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f9cf 	bl	8001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001284:	4603      	mov	r3, r0
 8001286:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fec4 	bl	8001018 <_ZNSt12_Vector_baseIhSaIhEE19_M_get_Tp_allocatorEv>
 8001290:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001296:	4620      	mov	r0, r4
 8001298:	f7ff ff0b 	bl	80010b2 <_ZNSt6vectorIhSaIhEE11_S_relocateEPhS2_S2_RS0_>
 800129c:	61b8      	str	r0, [r7, #24]
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 800129e:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	689a      	ldr	r2, [r3, #8]
 80012a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012a6:	1ad3      	subs	r3, r2, r3
      _M_deallocate(__old_start,
 80012a8:	461a      	mov	r2, r3
 80012aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80012ac:	f7ff fea1 	bl	8000ff2 <_ZNSt12_Vector_baseIhSaIhEE13_M_deallocateEPhj>
      this->_M_impl._M_start = __new_start;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	69fa      	ldr	r2, [r7, #28]
 80012b4:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80012bc:	69fa      	ldr	r2, [r7, #28]
 80012be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c0:	441a      	add	r2, r3
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	609a      	str	r2, [r3, #8]
    }
 80012c6:	bf00      	nop
 80012c8:	3730      	adds	r7, #48	; 0x30
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bdb0      	pop	{r4, r5, r7, pc}
 80012ce:	bf00      	nop
 80012d0:	080068c4 	.word	0x080068c4

080012d4 <_ZSt7forwardISt6vectorIhSaIhEEEOT_RNSt16remove_referenceIS3_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4618      	mov	r0, r3
 80012e0:	370c      	adds	r7, #12
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb1ELb0ELb0EECI1St22_Optional_payload_baseIS2_EIJS2_EEESt10in_place_tDpOT_>:
      using _Optional_payload_base<_Tp>::_Optional_payload_base;
 80012ea:	b590      	push	{r4, r7, lr}
 80012ec:	b085      	sub	sp, #20
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	7239      	strb	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	4621      	mov	r1, r4
 80012fc:	4618      	mov	r0, r3
 80012fe:	f000 f9cf 	bl	80016a0 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEEC1IJS2_EEESt10in_place_tDpOT_>
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	4618      	mov	r0, r3
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	bd90      	pop	{r4, r7, pc}

0800130c <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb0ELb0ELb0EECI1St22_Optional_payload_baseIS2_EIJS2_EEESt10in_place_tDpOT_>:
      using _Optional_payload<_Tp, true, false, false>::_Optional_payload;
 800130c:	b590      	push	{r4, r7, lr}
 800130e:	b085      	sub	sp, #20
 8001310:	af00      	add	r7, sp, #0
 8001312:	60f8      	str	r0, [r7, #12]
 8001314:	7239      	strb	r1, [r7, #8]
 8001316:	607a      	str	r2, [r7, #4]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	4621      	mov	r1, r4
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff ffe3 	bl	80012ea <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb1ELb0ELb0EECI1St22_Optional_payload_baseIS2_EIJS2_EEESt10in_place_tDpOT_>
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	4618      	mov	r0, r3
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	bd90      	pop	{r4, r7, pc}

0800132e <_ZNSt14_Optional_baseISt6vectorIhSaIhEELb0ELb0EEC1IJS2_ELb0EEESt10in_place_tDpOT_>:
	_Optional_base(in_place_t, _Args&&... __args)
 800132e:	b5b0      	push	{r4, r5, r7, lr}
 8001330:	b084      	sub	sp, #16
 8001332:	af00      	add	r7, sp, #0
 8001334:	60f8      	str	r0, [r7, #12]
 8001336:	7239      	strb	r1, [r7, #8]
 8001338:	607a      	str	r2, [r7, #4]
	: _M_payload(in_place, std::forward<_Args>(__args)...)
 800133a:	68fc      	ldr	r4, [r7, #12]
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff ffc9 	bl	80012d4 <_ZSt7forwardISt6vectorIhSaIhEEEOT_RNSt16remove_referenceIS3_E4typeE>
 8001342:	4603      	mov	r3, r0
 8001344:	461a      	mov	r2, r3
 8001346:	4629      	mov	r1, r5
 8001348:	4620      	mov	r0, r4
 800134a:	f7ff ffdf 	bl	800130c <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb0ELb0ELb0EECI1St22_Optional_payload_baseIS2_EIJS2_EEESt10in_place_tDpOT_>
	{ }
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4618      	mov	r0, r3
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bdb0      	pop	{r4, r5, r7, pc}

08001358 <_ZN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEC1ERKS2_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4618      	mov	r0, r3
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4618      	mov	r0, r3
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <_ZN9__gnu_cxx13new_allocatorIhEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4618      	mov	r0, r3
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <_ZNSt16allocator_traitsISaIhEE10deallocateERS0_Phj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	68b9      	ldr	r1, [r7, #8]
 80013b4:	68f8      	ldr	r0, [r7, #12]
 80013b6:	f000 f98b 	bl	80016d0 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <_ZSt8_DestroyIPhEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
 80013ca:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 80013cc:	6839      	ldr	r1, [r7, #0]
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f000 f98b 	bl	80016ea <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>
    }
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}

080013dc <_ZNSt6vectorIhSaIhEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 80013e4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80013e8:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f000 f988 	bl	8001700 <_ZNSt16allocator_traitsISaIhEE8max_sizeERKS0_>
 80013f0:	4603      	mov	r3, r0
 80013f2:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 80013f4:	f107 0208 	add.w	r2, r7, #8
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	4611      	mov	r1, r2
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 f98a 	bl	8001718 <_ZSt3minIjERKT_S2_S2_>
 8001404:	4603      	mov	r3, r0
 8001406:	681b      	ldr	r3, [r3, #0]
      }
 8001408:	4618      	mov	r0, r3
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <_ZNSt16allocator_traitsISaIhEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800141a:	2200      	movs	r2, #0
 800141c:	6839      	ldr	r1, [r7, #0]
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 f99a 	bl	8001758 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>
 8001424:	4603      	mov	r3, r0
 8001426:	4618      	mov	r0, r3
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <_ZNSt6vectorIhSaIhEE14_S_do_relocateEPhS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 800142e:	b580      	push	{r7, lr}
 8001430:	b084      	sub	sp, #16
 8001432:	af00      	add	r7, sp, #0
 8001434:	60f8      	str	r0, [r7, #12]
 8001436:	60b9      	str	r1, [r7, #8]
 8001438:	607a      	str	r2, [r7, #4]
 800143a:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	68b9      	ldr	r1, [r7, #8]
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f000 f9aa 	bl	800179c <_ZSt12__relocate_aIPhS0_SaIhEET0_T_S3_S2_RT1_>
 8001448:	4603      	mov	r3, r0
      }
 800144a:	4618      	mov	r0, r3
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <_ZNSt16allocator_traitsISaIhEE37select_on_container_copy_constructionERKS0_>:
      select_on_container_copy_construction(const allocator_type& __rhs)
 8001452:	b580      	push	{r7, lr}
 8001454:	b082      	sub	sp, #8
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	6039      	str	r1, [r7, #0]
      { return __rhs; }
 800145c:	6839      	ldr	r1, [r7, #0]
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 f9b9 	bl	80017d6 <_ZNSaIhEC1ERKS_>
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8001476:	6839      	ldr	r1, [r7, #0]
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f000 f9ac 	bl	80017d6 <_ZNSaIhEC1ERKS_>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fd97 	bl	8000fb4 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1Ev>
	{ }
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4618      	mov	r0, r3
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <_ZNSt12_Vector_baseIhSaIhEE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 800149a:	6839      	ldr	r1, [r7, #0]
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff fdf4 	bl	800108a <_ZNSt12_Vector_baseIhSaIhEE11_M_allocateEj>
 80014a2:	4602      	mov	r2, r0
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	441a      	add	r2, r3
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	609a      	str	r2, [r3, #8]
      }
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b086      	sub	sp, #24
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	60b9      	str	r1, [r7, #8]
 80014ce:	607a      	str	r2, [r7, #4]
      const bool __assignable = is_assignable<_RefType2, _RefType1>::value;
 80014d0:	2301      	movs	r3, #1
 80014d2:	75fb      	strb	r3, [r7, #23]
	__uninit_copy(__first, __last, __result);
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	f000 f98a 	bl	80017f2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhEET0_T_SC_SB_>
 80014de:	4603      	mov	r3, r0
    }
 80014e0:	4618      	mov	r0, r3
 80014e2:	3718      	adds	r7, #24
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4618      	mov	r0, r3
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <_ZN9__gnu_cxx13new_allocatorIhE9constructIhJRKhEEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 80014fe:	b590      	push	{r4, r7, lr}
 8001500:	b085      	sub	sp, #20
 8001502:	af00      	add	r7, sp, #0
 8001504:	60f8      	str	r0, [r7, #12]
 8001506:	60b9      	str	r1, [r7, #8]
 8001508:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f7ff ffec 	bl	80014e8 <_ZSt7forwardIRKhEOT_RNSt16remove_referenceIS2_E4typeE>
 8001510:	4603      	mov	r3, r0
 8001512:	781c      	ldrb	r4, [r3, #0]
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	4619      	mov	r1, r3
 8001518:	2001      	movs	r0, #1
 800151a:	f7ff f827 	bl	800056c <_ZnwjPv>
 800151e:	4603      	mov	r3, r0
 8001520:	4622      	mov	r2, r4
 8001522:	701a      	strb	r2, [r3, #0]
 8001524:	bf00      	nop
 8001526:	3714      	adds	r7, #20
 8001528:	46bd      	mov	sp, r7
 800152a:	bd90      	pop	{r4, r7, pc}

0800152c <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	601a      	str	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4618      	mov	r0, r3
 8001542:	370c      	adds	r7, #12
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	60f8      	str	r0, [r7, #12]
 8001554:	60b9      	str	r1, [r7, #8]
 8001556:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 8001558:	68f8      	ldr	r0, [r7, #12]
 800155a:	f7ff fd76 	bl	800104a <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 800155e:	4604      	mov	r4, r0
 8001560:	68f8      	ldr	r0, [r7, #12]
 8001562:	f7ff fc53 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8001566:	4603      	mov	r3, r0
 8001568:	1ae2      	subs	r2, r4, r3
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	429a      	cmp	r2, r3
 800156e:	bf34      	ite	cc
 8001570:	2301      	movcc	r3, #1
 8001572:	2300      	movcs	r3, #0
 8001574:	b2db      	uxtb	r3, r3
 8001576:	2b00      	cmp	r3, #0
 8001578:	d002      	beq.n	8001580 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f004 f835 	bl	80055ea <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	f7ff fc43 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 8001586:	4604      	mov	r4, r0
 8001588:	68f8      	ldr	r0, [r7, #12]
 800158a:	f7ff fc3f 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 800158e:	4603      	mov	r3, r0
 8001590:	613b      	str	r3, [r7, #16]
 8001592:	f107 0208 	add.w	r2, r7, #8
 8001596:	f107 0310 	add.w	r3, r7, #16
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f938 	bl	8001812 <_ZSt3maxIjERKT_S2_S2_>
 80015a2:	4603      	mov	r3, r0
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4423      	add	r3, r4
 80015a8:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80015aa:	68f8      	ldr	r0, [r7, #12]
 80015ac:	f7ff fc2e 	bl	8000e0c <_ZNKSt6vectorIhSaIhEE4sizeEv>
 80015b0:	4602      	mov	r2, r0
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d306      	bcc.n	80015c6 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x7a>
 80015b8:	68f8      	ldr	r0, [r7, #12]
 80015ba:	f7ff fd46 	bl	800104a <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 80015be:	4602      	mov	r2, r0
 80015c0:	697b      	ldr	r3, [r7, #20]
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d904      	bls.n	80015d0 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x84>
 80015c6:	68f8      	ldr	r0, [r7, #12]
 80015c8:	f7ff fd3f 	bl	800104a <_ZNKSt6vectorIhSaIhEE8max_sizeEv>
 80015cc:	4603      	mov	r3, r0
 80015ce:	e000      	b.n	80015d2 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEjPKc+0x86>
 80015d0:	697b      	ldr	r3, [r7, #20]
      }
 80015d2:	4618      	mov	r0, r3
 80015d4:	371c      	adds	r7, #28
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd90      	pop	{r4, r7, pc}

080015da <_ZNSt6vectorIhSaIhEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80015da:	b580      	push	{r7, lr}
 80015dc:	b084      	sub	sp, #16
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	f107 030c 	add.w	r3, r7, #12
 80015e8:	4611      	mov	r1, r2
 80015ea:	4618      	mov	r0, r3
 80015ec:	f7ff ff9e 	bl	800152c <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEC1ERKS1_>
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <_ZN9__gnu_cxxmiIPhSt6vectorIhSaIhEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 80015fa:	b590      	push	{r4, r7, lr}
 80015fc:	b083      	sub	sp, #12
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
 8001602:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f80c 	bl	8001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 800160a:	4603      	mov	r3, r0
 800160c:	681c      	ldr	r4, [r3, #0]
 800160e:	6838      	ldr	r0, [r7, #0]
 8001610:	f000 f807 	bl	8001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001614:	4603      	mov	r3, r0
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	1ae3      	subs	r3, r4, r3
 800161a:	4618      	mov	r0, r3
 800161c:	370c      	adds	r7, #12
 800161e:	46bd      	mov	sp, r7
 8001620:	bd90      	pop	{r4, r7, pc}

08001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	4618      	mov	r0, r3
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <_ZNSt12_Vector_baseIhSaIhEEC1EOS1_>:
      _Vector_base(_Vector_base&&) = default;
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	6039      	str	r1, [r7, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f000 f8f6 	bl	800183a <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1EOS2_>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4618      	mov	r0, r3
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <_ZNSt6vectorIhSaIhEEC1EOS1_>:
      vector(vector&&) noexcept = default;
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
 8001660:	6039      	str	r1, [r7, #0]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	683a      	ldr	r2, [r7, #0]
 8001666:	4611      	mov	r1, r2
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ffe5 	bl	8001638 <_ZNSt12_Vector_baseIhSaIhEEC1EOS1_>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_StorageIS2_Lb0EEC1IJS2_EEESt10in_place_tDpOT_>:
	    _Storage(in_place_t, _Args&&... __args)
 8001678:	b590      	push	{r4, r7, lr}
 800167a:	b085      	sub	sp, #20
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	7239      	strb	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
	    : _M_value(std::forward<_Args>(__args)...)
 8001684:	68fc      	ldr	r4, [r7, #12]
 8001686:	6878      	ldr	r0, [r7, #4]
 8001688:	f7ff fe24 	bl	80012d4 <_ZSt7forwardISt6vectorIhSaIhEEEOT_RNSt16remove_referenceIS3_E4typeE>
 800168c:	4603      	mov	r3, r0
 800168e:	4619      	mov	r1, r3
 8001690:	4620      	mov	r0, r4
 8001692:	f7ff ffe1 	bl	8001658 <_ZNSt6vectorIhSaIhEEC1EOS1_>
	    { }
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	4618      	mov	r0, r3
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	bd90      	pop	{r4, r7, pc}

080016a0 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEEC1IJS2_EEESt10in_place_tDpOT_>:
	_Optional_payload_base(in_place_t __tag, _Args&&... __args)
 80016a0:	b5b0      	push	{r4, r5, r7, lr}
 80016a2:	b084      	sub	sp, #16
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	60f8      	str	r0, [r7, #12]
 80016a8:	7239      	strb	r1, [r7, #8]
 80016aa:	607a      	str	r2, [r7, #4]
	: _M_payload(__tag, std::forward<_Args>(__args)...),
 80016ac:	68fc      	ldr	r4, [r7, #12]
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7ff fe10 	bl	80012d4 <_ZSt7forwardISt6vectorIhSaIhEEEOT_RNSt16remove_referenceIS3_E4typeE>
 80016b4:	4603      	mov	r3, r0
 80016b6:	461a      	mov	r2, r3
 80016b8:	4629      	mov	r1, r5
 80016ba:	4620      	mov	r0, r4
 80016bc:	f7ff ffdc 	bl	8001678 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_StorageIS2_Lb0EEC1IJS2_EEESt10in_place_tDpOT_>
	  _M_engaged(true)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2201      	movs	r2, #1
 80016c4:	731a      	strb	r2, [r3, #12]
	{ }
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bdb0      	pop	{r4, r5, r7, pc}

080016d0 <_ZN9__gnu_cxx13new_allocatorIhE10deallocateEPhj>:
      deallocate(_Tp* __p, size_type __t __attribute__ ((__unused__)))
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	60f8      	str	r0, [r7, #12]
 80016d8:	60b9      	str	r1, [r7, #8]
 80016da:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 80016dc:	6879      	ldr	r1, [r7, #4]
 80016de:	68b8      	ldr	r0, [r7, #8]
 80016e0:	f003 ff6d 	bl	80055be <_ZdlPvj>
      }
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <_ZNSt12_Destroy_auxILb1EE9__destroyIPhEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 80016ea:	b480      	push	{r7}
 80016ec:	b083      	sub	sp, #12
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
 80016f2:	6039      	str	r1, [r7, #0]
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <_ZNSt16allocator_traitsISaIhEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f000 f8b1 	bl	8001870 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>
 800170e:	4603      	mov	r3, r0
      }
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d201      	bcs.n	8001732 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	e000      	b.n	8001734 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001732:	687b      	ldr	r3, [r7, #4]
    }
 8001734:	4618      	mov	r0, r3
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr

08001740 <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8001748:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8001764:	68f8      	ldr	r0, [r7, #12]
 8001766:	f7ff ffeb 	bl	8001740 <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv>
 800176a:	4602      	mov	r2, r0
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	4293      	cmp	r3, r2
 8001770:	bf8c      	ite	hi
 8001772:	2301      	movhi	r3, #1
 8001774:	2300      	movls	r3, #0
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	bf14      	ite	ne
 800177c:	2301      	movne	r3, #1
 800177e:	2300      	moveq	r3, #0
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b00      	cmp	r3, #0
 8001784:	d001      	beq.n	800178a <_ZN9__gnu_cxx13new_allocatorIhE8allocateEjPKv+0x32>
	    std::__throw_bad_alloc();
 8001786:	f003 ff2d 	bl	80055e4 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800178a:	68b8      	ldr	r0, [r7, #8]
 800178c:	f003 ff19 	bl	80055c2 <_Znwj>
 8001790:	4603      	mov	r3, r0
 8001792:	bf00      	nop
      }
 8001794:	4618      	mov	r0, r3
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <_ZSt12__relocate_aIPhS0_SaIhEET0_T_S3_S2_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 800179c:	b5b0      	push	{r4, r5, r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	60f8      	str	r0, [r7, #12]
 80017a4:	60b9      	str	r1, [r7, #8]
 80017a6:	607a      	str	r2, [r7, #4]
 80017a8:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f000 f86c 	bl	8001888 <_ZSt12__niter_baseIPhET_S1_>
 80017b0:	4604      	mov	r4, r0
 80017b2:	68b8      	ldr	r0, [r7, #8]
 80017b4:	f000 f868 	bl	8001888 <_ZSt12__niter_baseIPhET_S1_>
 80017b8:	4605      	mov	r5, r0
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f000 f864 	bl	8001888 <_ZSt12__niter_baseIPhET_S1_>
 80017c0:	4602      	mov	r2, r0
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	4629      	mov	r1, r5
 80017c6:	4620      	mov	r0, r4
 80017c8:	f000 f869 	bl	800189e <_ZSt14__relocate_a_1IhhENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 80017cc:	4603      	mov	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 80017ce:	4618      	mov	r0, r3
 80017d0:	3710      	adds	r7, #16
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bdb0      	pop	{r4, r5, r7, pc}

080017d6 <_ZNSaIhEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
 80017de:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 80017e0:	6839      	ldr	r1, [r7, #0]
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f000 f876 	bl	80018d4 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4618      	mov	r0, r3
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhEET0_T_SC_SB_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 80017f2:	b580      	push	{r7, lr}
 80017f4:	b084      	sub	sp, #16
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	60f8      	str	r0, [r7, #12]
 80017fa:	60b9      	str	r1, [r7, #8]
 80017fc:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	68b9      	ldr	r1, [r7, #8]
 8001802:	68f8      	ldr	r0, [r7, #12]
 8001804:	f000 f872 	bl	80018ec <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>
 8001808:	4603      	mov	r3, r0
 800180a:	4618      	mov	r0, r3
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 8001812:	b480      	push	{r7}
 8001814:	b083      	sub	sp, #12
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	429a      	cmp	r2, r3
 8001826:	d201      	bcs.n	800182c <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	e000      	b.n	800182e <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800182c:	687b      	ldr	r3, [r7, #4]
    }
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <_ZNSt12_Vector_baseIhSaIhEE12_Vector_implC1EOS2_>:
	_Vector_impl(_Vector_impl&& __x) noexcept
 800183a:	b590      	push	{r4, r7, lr}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
 8001842:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(std::move(__x)), _Vector_impl_data(std::move(__x))
 8001844:	6838      	ldr	r0, [r7, #0]
 8001846:	f000 f869 	bl	800191c <_ZSt4moveIRNSt12_Vector_baseIhSaIhEE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS6_>
 800184a:	4603      	mov	r3, r0
 800184c:	4619      	mov	r1, r3
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffc1 	bl	80017d6 <_ZNSaIhEC1ERKS_>
 8001854:	687c      	ldr	r4, [r7, #4]
 8001856:	6838      	ldr	r0, [r7, #0]
 8001858:	f000 f860 	bl	800191c <_ZSt4moveIRNSt12_Vector_baseIhSaIhEE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS6_>
 800185c:	4603      	mov	r3, r0
 800185e:	4619      	mov	r1, r3
 8001860:	4620      	mov	r0, r4
 8001862:	f000 f866 	bl	8001932 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1EOS2_>
	{ }
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4618      	mov	r0, r3
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	bd90      	pop	{r4, r7, pc}

08001870 <_ZNK9__gnu_cxx13new_allocatorIhE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f7ff ff61 	bl	8001740 <_ZNK9__gnu_cxx13new_allocatorIhE11_M_max_sizeEv>
 800187e:	4603      	mov	r3, r0
 8001880:	4618      	mov	r0, r3
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <_ZSt12__niter_baseIPhET_S1_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	4618      	mov	r0, r3
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr

0800189e <_ZSt14__relocate_a_1IhhENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 800189e:	b580      	push	{r7, lr}
 80018a0:	b086      	sub	sp, #24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 80018ac:	68ba      	ldr	r2, [r7, #8]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	dd05      	ble.n	80018c6 <_ZSt14__relocate_a_1IhhENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x28>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	461a      	mov	r2, r3
 80018be:	68f9      	ldr	r1, [r7, #12]
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f004 f961 	bl	8005b88 <memmove>
      return __result + __count;
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	4413      	add	r3, r2
    }
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <_ZN9__gnu_cxx13new_allocatorIhEC1ERKS1_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	6039      	str	r1, [r7, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET0_T_SA_S9_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80018ec:	b590      	push	{r4, r7, lr}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80018f8:	68f8      	ldr	r0, [r7, #12]
 80018fa:	f000 f83d 	bl	8001978 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEET_S8_>
 80018fe:	4604      	mov	r4, r0
 8001900:	68b8      	ldr	r0, [r7, #8]
 8001902:	f000 f839 	bl	8001978 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEET_S8_>
 8001906:	4603      	mov	r3, r0
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	4619      	mov	r1, r3
 800190c:	4620      	mov	r0, r4
 800190e:	f000 f83e 	bl	800198e <_ZSt13__copy_move_aILb0EN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET1_T0_SA_S9_>
 8001912:	4603      	mov	r3, r0
    }
 8001914:	4618      	mov	r0, r3
 8001916:	3714      	adds	r7, #20
 8001918:	46bd      	mov	sp, r7
 800191a:	bd90      	pop	{r4, r7, pc}

0800191c <_ZSt4moveIRNSt12_Vector_baseIhSaIhEE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS6_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <_ZNSt12_Vector_baseIhSaIhEE17_Vector_impl_dataC1EOS2_>:
	_Vector_impl_data(_Vector_impl_data&& __x) noexcept
 8001932:	b480      	push	{r7}
 8001934:	b083      	sub	sp, #12
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
 800193a:	6039      	str	r1, [r7, #0]
	: _M_start(__x._M_start), _M_finish(__x._M_finish),
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	685a      	ldr	r2, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	605a      	str	r2, [r3, #4]
	  _M_end_of_storage(__x._M_end_of_storage)
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	609a      	str	r2, [r3, #8]
	{ __x._M_start = __x._M_finish = __x._M_end_of_storage = pointer(); }
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	2200      	movs	r2, #0
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	689a      	ldr	r2, [r3, #8]
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	605a      	str	r2, [r3, #4]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685a      	ldr	r2, [r3, #4]
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4618      	mov	r0, r3
 800196e:	370c      	adds	r7, #12
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEET_S8_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
    { return __it; }
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	4618      	mov	r0, r3
 8001984:	370c      	adds	r7, #12
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr

0800198e <_ZSt13__copy_move_aILb0EN9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEEEPhET1_T0_SA_S9_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800198e:	b5b0      	push	{r4, r5, r7, lr}
 8001990:	b084      	sub	sp, #16
 8001992:	af00      	add	r7, sp, #0
 8001994:	60f8      	str	r0, [r7, #12]
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800199a:	68f8      	ldr	r0, [r7, #12]
 800199c:	f000 f81a 	bl	80019d4 <_ZSt12__niter_baseIPKhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 80019a0:	4604      	mov	r4, r0
 80019a2:	68b8      	ldr	r0, [r7, #8]
 80019a4:	f000 f816 	bl	80019d4 <_ZSt12__niter_baseIPKhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>
 80019a8:	4605      	mov	r5, r0
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff6b 	bl	8001888 <_ZSt12__niter_baseIPhET_S1_>
 80019b2:	4603      	mov	r3, r0
 80019b4:	461a      	mov	r2, r3
 80019b6:	4629      	mov	r1, r5
 80019b8:	4620      	mov	r0, r4
 80019ba:	f000 f819 	bl	80019f0 <_ZSt14__copy_move_a1ILb0EPKhPhET1_T0_S4_S3_>
 80019be:	4602      	mov	r2, r0
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	4611      	mov	r1, r2
 80019c4:	4618      	mov	r0, r3
 80019c6:	f000 f823 	bl	8001a10 <_ZSt12__niter_wrapIPhET_RKS1_S1_>
 80019ca:	4603      	mov	r3, r0
    }
 80019cc:	4618      	mov	r0, r3
 80019ce:	3710      	adds	r7, #16
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bdb0      	pop	{r4, r5, r7, pc}

080019d4 <_ZSt12__niter_baseIPKhSt6vectorIhSaIhEEET_N9__gnu_cxx17__normal_iteratorIS5_T0_EE>:
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it.base(); }
 80019dc:	1d3b      	adds	r3, r7, #4
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fcca 	bl	8001378 <_ZNK9__gnu_cxx17__normal_iteratorIPKhSt6vectorIhSaIhEEE4baseEv>
 80019e4:	4603      	mov	r3, r0
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4618      	mov	r0, r3
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <_ZSt14__copy_move_a1ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	68b9      	ldr	r1, [r7, #8]
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	f000 f811 	bl	8001a28 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>
 8001a06:	4603      	mov	r3, r0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <_ZSt12__niter_wrapIPhET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
    { return __res; }
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_ZSt14__copy_move_a2ILb0EPKhPhET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	68b9      	ldr	r1, [r7, #8]
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f000 f805 	bl	8001a48 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>
 8001a3e:	4603      	mov	r3, r0
    }
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b086      	sub	sp, #24
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8001a54:	68ba      	ldr	r2, [r7, #8]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d005      	beq.n	8001a6e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIhEEPT_PKS3_S6_S4_+0x26>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	461a      	mov	r2, r3
 8001a66:	68f9      	ldr	r1, [r7, #12]
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f004 f88d 	bl	8005b88 <memmove>
	  return __result + _Num;
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	687a      	ldr	r2, [r7, #4]
 8001a72:	4413      	add	r3, r2
	}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3718      	adds	r7, #24
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001a84:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a88:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001a8c:	f003 0301 	and.w	r3, r3, #1
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d009      	beq.n	8001aa8 <ITM_SendChar+0x2c>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001a94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001a98:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001a9c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <ITM_SendChar+0x2c>
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e000      	b.n	8001aaa <ITM_SendChar+0x2e>
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d010      	beq.n	8001ad0 <ITM_SendChar+0x54>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001aae:	e000      	b.n	8001ab2 <ITM_SendChar+0x36>
    {
      __NOP();
 8001ab0:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001ab2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	bf0c      	ite	eq
 8001abc:	2301      	moveq	r3, #1
 8001abe:	2300      	movne	r3, #0
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f4      	bne.n	8001ab0 <ITM_SendChar+0x34>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001ac6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001ad0:	687b      	ldr	r3, [r7, #4]
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <_ZSt27__throw_bad_optional_accessv>:
  { _GLIBCXX_THROW_OR_ABORT(bad_optional_access()); }
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	f003 fd8f 	bl	8005604 <abort>

08001ae6 <_ZN16LinFrameTransferC1EP20__UART_HandleTypeDefi>:
    {
        MASTER_REQUEST = 0x3C,
        SLAVE_REQUEST = 0x3D
    };

    LinFrameTransfer(UART_HandleTypeDef* uartHandle, int verbose = -1) :
 8001ae6:	b480      	push	{r7}
 8001ae8:	b085      	sub	sp, #20
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	60f8      	str	r0, [r7, #12]
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
        huart(uartHandle),
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	68ba      	ldr	r2, [r7, #8]
 8001af6:	601a      	str	r2, [r3, #0]
        verboseLevel(verbose)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	687a      	ldr	r2, [r7, #4]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	22ff      	movs	r2, #255	; 0xff
 8001b0a:	731a      	strb	r2, [r3, #12]
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	22ff      	movs	r2, #255	; 0xff
 8001b10:	735a      	strb	r2, [r3, #13]
    {
    }
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <_write>:
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
// SWV printf redirection
extern "C" {
    int _write(int file, char *ptr, int len) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
        (void)file;
        for (int i = 0; i < len; i++) {
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	e009      	b.n	8001b46 <_write+0x26>
            ITM_SendChar(*ptr++);
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	1c5a      	adds	r2, r3, #1
 8001b36:	60ba      	str	r2, [r7, #8]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7ff ff9e 	bl	8001a7c <ITM_SendChar>
        for (int i = 0; i < len; i++) {
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	3301      	adds	r3, #1
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	697a      	ldr	r2, [r7, #20]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	dbf1      	blt.n	8001b32 <_write+0x12>
        }
        return len;
 8001b4e:	687b      	ldr	r3, [r7, #4]
    }
 8001b50:	4618      	mov	r0, r3
 8001b52:	3718      	adds	r7, #24
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <_ZNSt14_Optional_baseISt6vectorIhSaIhEELb0ELb0EED1Ev>:
    struct _Optional_base
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 f9ad 	bl	8001ec2 <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb0ELb0ELb0EED1Ev>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <_ZNSt8optionalISt6vectorIhSaIhEEED1Ev>:
    class optional
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b082      	sub	sp, #8
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ffeb 	bl	8001b58 <_ZNSt14_Optional_baseISt6vectorIhSaIhEELb0ELb0EED1Ev>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <_ZNKSt19_Optional_base_implISt6vectorIhSaIhEESt14_Optional_baseIS2_Lb0ELb0EEE13_M_is_engagedEv>:
      constexpr bool _M_is_engaged() const noexcept
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
      { return static_cast<const _Dp*>(this)->_M_payload._M_engaged; }
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	7b1b      	ldrb	r3, [r3, #12]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <_ZNRSt8optionalISt6vectorIhSaIhEEE5valueEv>:
	  return this->_M_get();
	__throw_bad_optional_access();
      }

      constexpr _Tp&
      value()&
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
      {
	if (this->_M_is_engaged())
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f7ff ffed 	bl	8001b8c <_ZNKSt19_Optional_base_implISt6vectorIhSaIhEESt14_Optional_baseIS2_Lb0ELb0EEE13_M_is_engagedEv>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d004      	beq.n	8001bc2 <_ZNRSt8optionalISt6vectorIhSaIhEEE5valueEv+0x1e>
	  return this->_M_get();
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f000 f99f 	bl	8001efc <_ZNSt19_Optional_base_implISt6vectorIhSaIhEESt14_Optional_baseIS2_Lb0ELb0EEE6_M_getEv>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	e001      	b.n	8001bc6 <_ZNRSt8optionalISt6vectorIhSaIhEEE5valueEv+0x22>
	__throw_bad_optional_access();
 8001bc2:	f7ff ff8c 	bl	8001ade <_ZSt27__throw_bad_optional_accessv>
      }
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08c      	sub	sp, #48	; 0x30
 8001bd4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bd6:	f000 fbac 	bl	8002332 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bda:	f000 f897 	bl	8001d0c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bde:	f000 f92d 	bl	8001e3c <_ZL12MX_GPIO_Initv>
  MX_USART1_UART_Init();
 8001be2:	f000 f8f5 	bl	8001dd0 <_ZL19MX_USART1_UART_Initv>
  /* USER CODE BEGIN 2 */
  // Enable SWV
    DBGMCU->CR |= DBGMCU_CR_TRACE_IOEN;        // Enable trace I/O
 8001be6:	4b41      	ldr	r3, [pc, #260]	; (8001cec <main+0x11c>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	4a40      	ldr	r2, [pc, #256]	; (8001cec <main+0x11c>)
 8001bec:	f043 0320 	orr.w	r3, r3, #32
 8001bf0:	6053      	str	r3, [r2, #4]
    ITM->LAR = 0xC5ACCE55;                     // Unlock ITM registers
 8001bf2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001bf6:	4a3e      	ldr	r2, [pc, #248]	; (8001cf0 <main+0x120>)
 8001bf8:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
    ITM->TER |= (1 << 0);                      // Enable ITM Stimulus Port 0
 8001bfc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001c00:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001c04:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001c08:	f043 0301 	orr.w	r3, r3, #1
 8001c0c:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    ITM->TCR |= ITM_TCR_ITMENA_Msk;            // Enable ITM
 8001c10:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001c14:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001c18:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001c1c:	f043 0301 	orr.w	r3, r3, #1
 8001c20:	f8c2 3e80 	str.w	r3, [r2, #3712]	; 0xe80

    printf("LIN Receiver Starting...\n");
 8001c24:	4833      	ldr	r0, [pc, #204]	; (8001cf4 <main+0x124>)
 8001c26:	f003 fecf 	bl	80059c8 <puts>



  /* USER CODE END 2 */
    // Create LinFrameTransfer object with verbose output
      LinFrameTransfer lin(&huart1, 1);  // Verbose on
 8001c2a:	f107 0318 	add.w	r3, r7, #24
 8001c2e:	2201      	movs	r2, #1
 8001c30:	4931      	ldr	r1, [pc, #196]	; (8001cf8 <main+0x128>)
 8001c32:	4618      	mov	r0, r3
 8001c34:	f7ff ff57 	bl	8001ae6 <_ZN16LinFrameTransferC1EP20__UART_HandleTypeDefi>
      HAL_Delay(950);  // Initial delay to sync with ESP32 startup
 8001c38:	f240 30b6 	movw	r0, #950	; 0x3b6
 8001c3c:	f000 fbee 	bl	800241c <HAL_Delay>
  while (1)
  {
    /* USER CODE END WHILE */
	  /* USER CODE END WHILE */
	      // Receive a frame
	  HAL_Delay(100);  // Small offset
 8001c40:	2064      	movs	r0, #100	; 0x64
 8001c42:	f000 fbeb 	bl	800241c <HAL_Delay>
	      auto result = lin.readFrame(0x10, 3);  // Listen for ID 0x10, expect 3 bytes
 8001c46:	f107 0008 	add.w	r0, r7, #8
 8001c4a:	f107 0118 	add.w	r1, r7, #24
 8001c4e:	2303      	movs	r3, #3
 8001c50:	2210      	movs	r2, #16
 8001c52:	f7fe fd8d 	bl	8000770 <_ZN16LinFrameTransfer9readFrameEhh>
	      if (result.has_value())
 8001c56:	f107 0308 	add.w	r3, r7, #8
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f000 f942 	bl	8001ee4 <_ZNKSt8optionalISt6vectorIhSaIhEEE9has_valueEv>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d032      	beq.n	8001ccc <main+0xfc>
	      {
	          printf("LIN Frame received successfully - ID: 0x10, Data: ");
 8001c66:	4825      	ldr	r0, [pc, #148]	; (8001cfc <main+0x12c>)
 8001c68:	f003 fe40 	bl	80058ec <iprintf>
	          for (uint8_t byte : result.value())
 8001c6c:	f107 0308 	add.w	r3, r7, #8
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff97 	bl	8001ba4 <_ZNRSt8optionalISt6vectorIhSaIhEEE5valueEv>
 8001c76:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001c78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c7a:	f7ff fcae 	bl	80015da <_ZNSt6vectorIhSaIhEE5beginEv>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	607b      	str	r3, [r7, #4]
 8001c82:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c84:	f7ff fa9a 	bl	80011bc <_ZNSt6vectorIhSaIhEE3endEv>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	603b      	str	r3, [r7, #0]
 8001c8c:	e011      	b.n	8001cb2 <main+0xe2>
 8001c8e:	1d3b      	adds	r3, r7, #4
 8001c90:	4618      	mov	r0, r3
 8001c92:	f000 f96a 	bl	8001f6a <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEdeEv>
 8001c96:	4603      	mov	r3, r0
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	          {
	              printf("0x%02X ", byte);
 8001c9e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4816      	ldr	r0, [pc, #88]	; (8001d00 <main+0x130>)
 8001ca6:	f003 fe21 	bl	80058ec <iprintf>
	          for (uint8_t byte : result.value())
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	4618      	mov	r0, r3
 8001cae:	f000 f94c 	bl	8001f4a <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEppEv>
 8001cb2:	463a      	mov	r2, r7
 8001cb4:	1d3b      	adds	r3, r7, #4
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f000 f92e 	bl	8001f1a <_ZN9__gnu_cxxneIPhSt6vectorIhSaIhEEEEbRKNS_17__normal_iteratorIT_T0_EESA_>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d1e4      	bne.n	8001c8e <main+0xbe>
	          }
	          printf("\n");
 8001cc4:	200a      	movs	r0, #10
 8001cc6:	f003 fe23 	bl	8005910 <putchar>
 8001cca:	e005      	b.n	8001cd8 <main+0x108>
	      }
	      else
	      {
	          printf("Listening for frame ID 0x10...\n");
 8001ccc:	480d      	ldr	r0, [pc, #52]	; (8001d04 <main+0x134>)
 8001cce:	f003 fe7b 	bl	80059c8 <puts>
	          printf("No frame received or invalid\n");
 8001cd2:	480d      	ldr	r0, [pc, #52]	; (8001d08 <main+0x138>)
 8001cd4:	f003 fe78 	bl	80059c8 <puts>
	      }

	      HAL_Delay(1000);  // Sync with ESP32's 1-second interval
 8001cd8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001cdc:	f000 fb9e 	bl	800241c <HAL_Delay>
	      /* USER CODE BEGIN 3 */
	    }
 8001ce0:	f107 0308 	add.w	r3, r7, #8
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff ff44 	bl	8001b72 <_ZNSt8optionalISt6vectorIhSaIhEEED1Ev>
 8001cea:	e7a9      	b.n	8001c40 <main+0x70>
 8001cec:	e0042000 	.word	0xe0042000
 8001cf0:	c5acce55 	.word	0xc5acce55
 8001cf4:	080068e0 	.word	0x080068e0
 8001cf8:	20000084 	.word	0x20000084
 8001cfc:	080068fc 	.word	0x080068fc
 8001d00:	08006930 	.word	0x08006930
 8001d04:	08006938 	.word	0x08006938
 8001d08:	08006958 	.word	0x08006958

08001d0c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b096      	sub	sp, #88	; 0x58
 8001d10:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	2244      	movs	r2, #68	; 0x44
 8001d18:	2100      	movs	r1, #0
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f003 ff4e 	bl	8005bbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d20:	463b      	mov	r3, r7
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
 8001d2c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001d2e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d32:	f000 fedf 	bl	8002af4 <HAL_PWREx_ControlVoltageScaling>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	bf14      	ite	ne
 8001d3c:	2301      	movne	r3, #1
 8001d3e:	2300      	moveq	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8001d46:	f000 f89d 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001d4a:	2310      	movs	r3, #16
 8001d4c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d56:	2360      	movs	r3, #96	; 0x60
 8001d58:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d62:	2301      	movs	r3, #1
 8001d64:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001d66:	2328      	movs	r3, #40	; 0x28
 8001d68:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001d6a:	2307      	movs	r3, #7
 8001d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001d6e:	2302      	movs	r3, #2
 8001d70:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001d72:	2302      	movs	r3, #2
 8001d74:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d76:	f107 0314 	add.w	r3, r7, #20
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 ff10 	bl	8002ba0 <HAL_RCC_OscConfig>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	bf14      	ite	ne
 8001d86:	2301      	movne	r3, #1
 8001d88:	2300      	moveq	r3, #0
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8001d90:	f000 f878 	bl	8001e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d94:	230f      	movs	r3, #15
 8001d96:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001da8:	463b      	mov	r3, r7
 8001daa:	2104      	movs	r1, #4
 8001dac:	4618      	mov	r0, r3
 8001dae:	f001 fad3 	bl	8003358 <HAL_RCC_ClockConfig>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	bf14      	ite	ne
 8001db8:	2301      	movne	r3, #1
 8001dba:	2300      	moveq	r3, #0
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 8001dc2:	f000 f85f 	bl	8001e84 <Error_Handler>
  }
}
 8001dc6:	bf00      	nop
 8001dc8:	3758      	adds	r7, #88	; 0x58
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
	...

08001dd0 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001dd4:	4b17      	ldr	r3, [pc, #92]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001dd6:	4a18      	ldr	r2, [pc, #96]	; (8001e38 <_ZL19MX_USART1_UART_Initv+0x68>)
 8001dd8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8001dda:	4b16      	ldr	r3, [pc, #88]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001ddc:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001de0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001de2:	4b14      	ldr	r3, [pc, #80]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dee:	4b11      	ldr	r3, [pc, #68]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001df4:	4b0f      	ldr	r3, [pc, #60]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001df6:	220c      	movs	r2, #12
 8001df8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e00:	4b0c      	ldr	r3, [pc, #48]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e06:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e0c:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LIN_Init(&huart1, UART_LINBREAKDETECTLENGTH_11B) != HAL_OK)
 8001e12:	2120      	movs	r1, #32
 8001e14:	4807      	ldr	r0, [pc, #28]	; (8001e34 <_ZL19MX_USART1_UART_Initv+0x64>)
 8001e16:	f002 f9cd 	bl	80041b4 <HAL_LIN_Init>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	bf14      	ite	ne
 8001e20:	2301      	movne	r3, #1
 8001e22:	2300      	moveq	r3, #0
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <_ZL19MX_USART1_UART_Initv+0x5e>
  {
    Error_Handler();
 8001e2a:	f000 f82b 	bl	8001e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	20000084 	.word	0x20000084
 8001e38:	40013800 	.word	0x40013800

08001e3c <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e42:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <_ZL12MX_GPIO_Initv+0x44>)
 8001e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e46:	4a0e      	ldr	r2, [pc, #56]	; (8001e80 <_ZL12MX_GPIO_Initv+0x44>)
 8001e48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e4e:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <_ZL12MX_GPIO_Initv+0x44>)
 8001e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <_ZL12MX_GPIO_Initv+0x44>)
 8001e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5e:	4a08      	ldr	r2, [pc, #32]	; (8001e80 <_ZL12MX_GPIO_Initv+0x44>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e66:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <_ZL12MX_GPIO_Initv+0x44>)
 8001e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	603b      	str	r3, [r7, #0]
 8001e70:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000

08001e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e88:	b672      	cpsid	i
}
 8001e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e8c:	e7fe      	b.n	8001e8c <Error_Handler+0x8>

08001e8e <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEED1Ev>:
      ~_Optional_payload_base() = default;
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b082      	sub	sp, #8
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	6078      	str	r0, [r7, #4]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f000 f872 	bl	8001f82 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_StorageIS2_Lb0EED1Ev>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3708      	adds	r7, #8
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb1ELb0ELb0EED1Ev>:
      ~_Optional_payload() = default;
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff ffeb 	bl	8001e8e <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEED1Ev>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb0ELb0ELb0EED1Ev>:
      _GLIBCXX20_CONSTEXPR ~_Optional_payload() { this->_M_reset(); }
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b082      	sub	sp, #8
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f000 f863 	bl	8001f98 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_M_resetEv>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f7ff ffe7 	bl	8001ea8 <_ZNSt17_Optional_payloadISt6vectorIhSaIhEELb1ELb0ELb0EED1Ev>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <_ZNKSt8optionalISt6vectorIhSaIhEEE9has_valueEv>:
      constexpr bool has_value() const noexcept
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
      { return this->_M_is_engaged(); }
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f7ff fe4d 	bl	8001b8c <_ZNKSt19_Optional_base_implISt6vectorIhSaIhEESt14_Optional_baseIS2_Lb0ELb0EEE13_M_is_engagedEv>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3708      	adds	r7, #8
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <_ZNSt19_Optional_base_implISt6vectorIhSaIhEESt14_Optional_baseIS2_Lb0ELb0EEE6_M_getEv>:
      _M_get() noexcept
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
	__glibcxx_assert(this->_M_is_engaged());
 8001f04:	2300      	movs	r3, #0
 8001f06:	2b00      	cmp	r3, #0
	return static_cast<_Dp*>(this)->_M_payload._M_get();
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 f853 	bl	8001fb6 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE6_M_getEv>
 8001f10:	4603      	mov	r3, r0
      }
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <_ZN9__gnu_cxxneIPhSt6vectorIhSaIhEEEEbRKNS_17__normal_iteratorIT_T0_EESA_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001f1a:	b590      	push	{r4, r7, lr}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff fb7c 	bl	8001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	681c      	ldr	r4, [r3, #0]
 8001f2e:	6838      	ldr	r0, [r7, #0]
 8001f30:	f7ff fb77 	bl	8001622 <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEE4baseEv>
 8001f34:	4603      	mov	r3, r0
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	429c      	cmp	r4, r3
 8001f3a:	bf14      	ite	ne
 8001f3c:	2301      	movne	r3, #1
 8001f3e:	2300      	moveq	r3, #0
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	4618      	mov	r0, r3
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd90      	pop	{r4, r7, pc}

08001f4a <_ZN9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	1c5a      	adds	r2, r3, #1
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	601a      	str	r2, [r3, #0]
	return *this;
 8001f5c:	687b      	ldr	r3, [r7, #4]
      }
 8001f5e:	4618      	mov	r0, r3
 8001f60:	370c      	adds	r7, #12
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <_ZNK9__gnu_cxx17__normal_iteratorIPhSt6vectorIhSaIhEEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001f6a:	b480      	push	{r7}
 8001f6c:	b083      	sub	sp, #12
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_StorageIS2_Lb0EED1Ev>:
	  _GLIBCXX20_CONSTEXPR ~_Storage() { }
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_M_resetEv>:
      _M_reset() noexcept
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	if (this->_M_engaged)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	7b1b      	ldrb	r3, [r3, #12]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d002      	beq.n	8001fae <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE8_M_resetEv+0x16>
	  _M_destroy();
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f000 f80f 	bl	8001fcc <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE10_M_destroyEv>
      }
 8001fae:	bf00      	nop
 8001fb0:	3708      	adds	r7, #8
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE6_M_getEv>:
      _M_get() noexcept
 8001fb6:	b480      	push	{r7}
 8001fb8:	b083      	sub	sp, #12
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
      { return this->_M_payload._M_value; }
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <_ZNSt22_Optional_payload_baseISt6vectorIhSaIhEEE10_M_destroyEv>:
      _M_destroy() noexcept
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
	_M_engaged = false;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	731a      	strb	r2, [r3, #12]
	_M_payload._M_value.~_Stored_type();
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7fe fe31 	bl	8000c44 <_ZNSt6vectorIhSaIhEED1Ev>
      }
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
	...

08001fec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	4b0f      	ldr	r3, [pc, #60]	; (8002030 <HAL_MspInit+0x44>)
 8001ff4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ff6:	4a0e      	ldr	r2, [pc, #56]	; (8002030 <HAL_MspInit+0x44>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6613      	str	r3, [r2, #96]	; 0x60
 8001ffe:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <HAL_MspInit+0x44>)
 8002000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	607b      	str	r3, [r7, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800200a:	4b09      	ldr	r3, [pc, #36]	; (8002030 <HAL_MspInit+0x44>)
 800200c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200e:	4a08      	ldr	r2, [pc, #32]	; (8002030 <HAL_MspInit+0x44>)
 8002010:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002014:	6593      	str	r3, [r2, #88]	; 0x58
 8002016:	4b06      	ldr	r3, [pc, #24]	; (8002030 <HAL_MspInit+0x44>)
 8002018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800201a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002022:	bf00      	nop
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	40021000 	.word	0x40021000

08002034 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b0ac      	sub	sp, #176	; 0xb0
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
 800204a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800204c:	f107 0314 	add.w	r3, r7, #20
 8002050:	2288      	movs	r2, #136	; 0x88
 8002052:	2100      	movs	r1, #0
 8002054:	4618      	mov	r0, r3
 8002056:	f003 fdb1 	bl	8005bbc <memset>
  if(huart->Instance==USART1)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a26      	ldr	r2, [pc, #152]	; (80020f8 <HAL_UART_MspInit+0xc4>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d144      	bne.n	80020ee <HAL_UART_MspInit+0xba>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002064:	2301      	movs	r3, #1
 8002066:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002068:	2300      	movs	r3, #0
 800206a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	4618      	mov	r0, r3
 8002072:	f001 fb95 	bl	80037a0 <HAL_RCCEx_PeriphCLKConfig>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800207c:	f7ff ff02 	bl	8001e84 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002080:	4b1e      	ldr	r3, [pc, #120]	; (80020fc <HAL_UART_MspInit+0xc8>)
 8002082:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002084:	4a1d      	ldr	r2, [pc, #116]	; (80020fc <HAL_UART_MspInit+0xc8>)
 8002086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800208a:	6613      	str	r3, [r2, #96]	; 0x60
 800208c:	4b1b      	ldr	r3, [pc, #108]	; (80020fc <HAL_UART_MspInit+0xc8>)
 800208e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002090:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <HAL_UART_MspInit+0xc8>)
 800209a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800209c:	4a17      	ldr	r2, [pc, #92]	; (80020fc <HAL_UART_MspInit+0xc8>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020a4:	4b15      	ldr	r3, [pc, #84]	; (80020fc <HAL_UART_MspInit+0xc8>)
 80020a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020b0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80020b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b8:	2302      	movs	r3, #2
 80020ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80020ca:	2307      	movs	r3, #7
 80020cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80020d4:	4619      	mov	r1, r3
 80020d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020da:	f000 fb53 	bl	8002784 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	2025      	movs	r0, #37	; 0x25
 80020e4:	f000 fa99 	bl	800261a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80020e8:	2025      	movs	r0, #37	; 0x25
 80020ea:	f000 fab2 	bl	8002652 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80020ee:	bf00      	nop
 80020f0:	37b0      	adds	r7, #176	; 0xb0
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40013800 	.word	0x40013800
 80020fc:	40021000 	.word	0x40021000

08002100 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002104:	e7fe      	b.n	8002104 <NMI_Handler+0x4>

08002106 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002106:	b480      	push	{r7}
 8002108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800210a:	e7fe      	b.n	800210a <HardFault_Handler+0x4>

0800210c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002110:	e7fe      	b.n	8002110 <MemManage_Handler+0x4>

08002112 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002116:	e7fe      	b.n	8002116 <BusFault_Handler+0x4>

08002118 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800211c:	e7fe      	b.n	800211c <UsageFault_Handler+0x4>

0800211e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002122:	bf00      	nop
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800213a:	b480      	push	{r7}
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800214c:	f000 f946 	bl	80023dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002150:	bf00      	nop
 8002152:	bd80      	pop	{r7, pc}

08002154 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002158:	4802      	ldr	r0, [pc, #8]	; (8002164 <USART1_IRQHandler+0x10>)
 800215a:	f002 f9ed 	bl	8004538 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	20000084 	.word	0x20000084

08002168 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return 1;
 800216c:	2301      	movs	r3, #1
}
 800216e:	4618      	mov	r0, r3
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <_kill>:

int _kill(int pid, int sig)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002182:	f003 fdbd 	bl	8005d00 <__errno>
 8002186:	4603      	mov	r3, r0
 8002188:	2216      	movs	r2, #22
 800218a:	601a      	str	r2, [r3, #0]
  return -1;
 800218c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002190:	4618      	mov	r0, r3
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <_exit>:

void _exit (int status)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021a0:	f04f 31ff 	mov.w	r1, #4294967295
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff ffe7 	bl	8002178 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021aa:	e7fe      	b.n	80021aa <_exit+0x12>

080021ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	e00a      	b.n	80021d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021be:	f3af 8000 	nop.w
 80021c2:	4601      	mov	r1, r0
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	60ba      	str	r2, [r7, #8]
 80021ca:	b2ca      	uxtb	r2, r1
 80021cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	3301      	adds	r3, #1
 80021d2:	617b      	str	r3, [r7, #20]
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	429a      	cmp	r2, r3
 80021da:	dbf0      	blt.n	80021be <_read+0x12>
  }

  return len;
 80021dc:	687b      	ldr	r3, [r7, #4]
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3718      	adds	r7, #24
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
 8002206:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800220e:	605a      	str	r2, [r3, #4]
  return 0;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr

0800221e <_isatty>:

int _isatty(int file)
{
 800221e:	b480      	push	{r7}
 8002220:	b083      	sub	sp, #12
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002226:	2301      	movs	r3, #1
}
 8002228:	4618      	mov	r0, r3
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002234:	b480      	push	{r7}
 8002236:	b085      	sub	sp, #20
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3714      	adds	r7, #20
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
	...

08002250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002258:	4a14      	ldr	r2, [pc, #80]	; (80022ac <_sbrk+0x5c>)
 800225a:	4b15      	ldr	r3, [pc, #84]	; (80022b0 <_sbrk+0x60>)
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002264:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d102      	bne.n	8002272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <_sbrk+0x64>)
 800226e:	4a12      	ldr	r2, [pc, #72]	; (80022b8 <_sbrk+0x68>)
 8002270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002272:	4b10      	ldr	r3, [pc, #64]	; (80022b4 <_sbrk+0x64>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	429a      	cmp	r2, r3
 800227e:	d207      	bcs.n	8002290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002280:	f003 fd3e 	bl	8005d00 <__errno>
 8002284:	4603      	mov	r3, r0
 8002286:	220c      	movs	r2, #12
 8002288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	e009      	b.n	80022a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002290:	4b08      	ldr	r3, [pc, #32]	; (80022b4 <_sbrk+0x64>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002296:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <_sbrk+0x64>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	4a05      	ldr	r2, [pc, #20]	; (80022b4 <_sbrk+0x64>)
 80022a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022a2:	68fb      	ldr	r3, [r7, #12]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20018000 	.word	0x20018000
 80022b0:	00000400 	.word	0x00000400
 80022b4:	2000010c 	.word	0x2000010c
 80022b8:	20000268 	.word	0x20000268

080022bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80022c0:	4b06      	ldr	r3, [pc, #24]	; (80022dc <SystemInit+0x20>)
 80022c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c6:	4a05      	ldr	r2, [pc, #20]	; (80022dc <SystemInit+0x20>)
 80022c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80022e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002318 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022e4:	f7ff ffea 	bl	80022bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022e8:	480c      	ldr	r0, [pc, #48]	; (800231c <LoopForever+0x6>)
  ldr r1, =_edata
 80022ea:	490d      	ldr	r1, [pc, #52]	; (8002320 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022ec:	4a0d      	ldr	r2, [pc, #52]	; (8002324 <LoopForever+0xe>)
  movs r3, #0
 80022ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022f0:	e002      	b.n	80022f8 <LoopCopyDataInit>

080022f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022f6:	3304      	adds	r3, #4

080022f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022fc:	d3f9      	bcc.n	80022f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022fe:	4a0a      	ldr	r2, [pc, #40]	; (8002328 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002300:	4c0a      	ldr	r4, [pc, #40]	; (800232c <LoopForever+0x16>)
  movs r3, #0
 8002302:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002304:	e001      	b.n	800230a <LoopFillZerobss>

08002306 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002306:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002308:	3204      	adds	r2, #4

0800230a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800230a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800230c:	d3fb      	bcc.n	8002306 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800230e:	f003 fcfd 	bl	8005d0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002312:	f7ff fc5d 	bl	8001bd0 <main>

08002316 <LoopForever>:

LoopForever:
    b LoopForever
 8002316:	e7fe      	b.n	8002316 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002318:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002324:	08006a04 	.word	0x08006a04
  ldr r2, =_sbss
 8002328:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800232c:	20000264 	.word	0x20000264

08002330 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC1_2_IRQHandler>

08002332 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002338:	2300      	movs	r3, #0
 800233a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800233c:	2003      	movs	r0, #3
 800233e:	f000 f961 	bl	8002604 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002342:	200f      	movs	r0, #15
 8002344:	f000 f80e 	bl	8002364 <HAL_InitTick>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d002      	beq.n	8002354 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	71fb      	strb	r3, [r7, #7]
 8002352:	e001      	b.n	8002358 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002354:	f7ff fe4a 	bl	8001fec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002358:	79fb      	ldrb	r3, [r7, #7]
}
 800235a:	4618      	mov	r0, r3
 800235c:	3708      	adds	r7, #8
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002370:	4b17      	ldr	r3, [pc, #92]	; (80023d0 <HAL_InitTick+0x6c>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d023      	beq.n	80023c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002378:	4b16      	ldr	r3, [pc, #88]	; (80023d4 <HAL_InitTick+0x70>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <HAL_InitTick+0x6c>)
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	4619      	mov	r1, r3
 8002382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002386:	fbb3 f3f1 	udiv	r3, r3, r1
 800238a:	fbb2 f3f3 	udiv	r3, r2, r3
 800238e:	4618      	mov	r0, r3
 8002390:	f000 f96d 	bl	800266e <HAL_SYSTICK_Config>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10f      	bne.n	80023ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d809      	bhi.n	80023b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a0:	2200      	movs	r2, #0
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295
 80023a8:	f000 f937 	bl	800261a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023ac:	4a0a      	ldr	r2, [pc, #40]	; (80023d8 <HAL_InitTick+0x74>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
 80023b2:	e007      	b.n	80023c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	73fb      	strb	r3, [r7, #15]
 80023b8:	e004      	b.n	80023c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	73fb      	strb	r3, [r7, #15]
 80023be:	e001      	b.n	80023c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80023c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3710      	adds	r7, #16
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	20000008 	.word	0x20000008
 80023d4:	20000000 	.word	0x20000000
 80023d8:	20000004 	.word	0x20000004

080023dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023e0:	4b06      	ldr	r3, [pc, #24]	; (80023fc <HAL_IncTick+0x20>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	4b06      	ldr	r3, [pc, #24]	; (8002400 <HAL_IncTick+0x24>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4413      	add	r3, r2
 80023ec:	4a04      	ldr	r2, [pc, #16]	; (8002400 <HAL_IncTick+0x24>)
 80023ee:	6013      	str	r3, [r2, #0]
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000008 	.word	0x20000008
 8002400:	20000110 	.word	0x20000110

08002404 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return uwTick;
 8002408:	4b03      	ldr	r3, [pc, #12]	; (8002418 <HAL_GetTick+0x14>)
 800240a:	681b      	ldr	r3, [r3, #0]
}
 800240c:	4618      	mov	r0, r3
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	20000110 	.word	0x20000110

0800241c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002424:	f7ff ffee 	bl	8002404 <HAL_GetTick>
 8002428:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002434:	d005      	beq.n	8002442 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002436:	4b0a      	ldr	r3, [pc, #40]	; (8002460 <HAL_Delay+0x44>)
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	461a      	mov	r2, r3
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	4413      	add	r3, r2
 8002440:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002442:	bf00      	nop
 8002444:	f7ff ffde 	bl	8002404 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	429a      	cmp	r2, r3
 8002452:	d8f7      	bhi.n	8002444 <HAL_Delay+0x28>
  {
  }
}
 8002454:	bf00      	nop
 8002456:	bf00      	nop
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000008 	.word	0x20000008

08002464 <__NVIC_SetPriorityGrouping>:
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f003 0307 	and.w	r3, r3, #7
 8002472:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002474:	4b0c      	ldr	r3, [pc, #48]	; (80024a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002480:	4013      	ands	r3, r2
 8002482:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800248c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002496:	4a04      	ldr	r2, [pc, #16]	; (80024a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	60d3      	str	r3, [r2, #12]
}
 800249c:	bf00      	nop
 800249e:	3714      	adds	r7, #20
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_GetPriorityGrouping>:
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024b0:	4b04      	ldr	r3, [pc, #16]	; (80024c4 <__NVIC_GetPriorityGrouping+0x18>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	0a1b      	lsrs	r3, r3, #8
 80024b6:	f003 0307 	and.w	r3, r3, #7
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr
 80024c4:	e000ed00 	.word	0xe000ed00

080024c8 <__NVIC_EnableIRQ>:
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	db0b      	blt.n	80024f2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	f003 021f 	and.w	r2, r3, #31
 80024e0:	4907      	ldr	r1, [pc, #28]	; (8002500 <__NVIC_EnableIRQ+0x38>)
 80024e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e6:	095b      	lsrs	r3, r3, #5
 80024e8:	2001      	movs	r0, #1
 80024ea:	fa00 f202 	lsl.w	r2, r0, r2
 80024ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80024f2:	bf00      	nop
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	e000e100 	.word	0xe000e100

08002504 <__NVIC_SetPriority>:
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	6039      	str	r1, [r7, #0]
 800250e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002514:	2b00      	cmp	r3, #0
 8002516:	db0a      	blt.n	800252e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	b2da      	uxtb	r2, r3
 800251c:	490c      	ldr	r1, [pc, #48]	; (8002550 <__NVIC_SetPriority+0x4c>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	0112      	lsls	r2, r2, #4
 8002524:	b2d2      	uxtb	r2, r2
 8002526:	440b      	add	r3, r1
 8002528:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800252c:	e00a      	b.n	8002544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	b2da      	uxtb	r2, r3
 8002532:	4908      	ldr	r1, [pc, #32]	; (8002554 <__NVIC_SetPriority+0x50>)
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	f003 030f 	and.w	r3, r3, #15
 800253a:	3b04      	subs	r3, #4
 800253c:	0112      	lsls	r2, r2, #4
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	440b      	add	r3, r1
 8002542:	761a      	strb	r2, [r3, #24]
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr
 8002550:	e000e100 	.word	0xe000e100
 8002554:	e000ed00 	.word	0xe000ed00

08002558 <NVIC_EncodePriority>:
{
 8002558:	b480      	push	{r7}
 800255a:	b089      	sub	sp, #36	; 0x24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f003 0307 	and.w	r3, r3, #7
 800256a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f1c3 0307 	rsb	r3, r3, #7
 8002572:	2b04      	cmp	r3, #4
 8002574:	bf28      	it	cs
 8002576:	2304      	movcs	r3, #4
 8002578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800257a:	69fb      	ldr	r3, [r7, #28]
 800257c:	3304      	adds	r3, #4
 800257e:	2b06      	cmp	r3, #6
 8002580:	d902      	bls.n	8002588 <NVIC_EncodePriority+0x30>
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	3b03      	subs	r3, #3
 8002586:	e000      	b.n	800258a <NVIC_EncodePriority+0x32>
 8002588:	2300      	movs	r3, #0
 800258a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800258c:	f04f 32ff 	mov.w	r2, #4294967295
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	43da      	mvns	r2, r3
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	401a      	ands	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a0:	f04f 31ff 	mov.w	r1, #4294967295
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	fa01 f303 	lsl.w	r3, r1, r3
 80025aa:	43d9      	mvns	r1, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b0:	4313      	orrs	r3, r2
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3724      	adds	r7, #36	; 0x24
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <SysTick_Config>:
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025d0:	d301      	bcc.n	80025d6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80025d2:	2301      	movs	r3, #1
 80025d4:	e00f      	b.n	80025f6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025d6:	4a0a      	ldr	r2, [pc, #40]	; (8002600 <SysTick_Config+0x40>)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3b01      	subs	r3, #1
 80025dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025de:	210f      	movs	r1, #15
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295
 80025e4:	f7ff ff8e 	bl	8002504 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025e8:	4b05      	ldr	r3, [pc, #20]	; (8002600 <SysTick_Config+0x40>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ee:	4b04      	ldr	r3, [pc, #16]	; (8002600 <SysTick_Config+0x40>)
 80025f0:	2207      	movs	r2, #7
 80025f2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80025f4:	2300      	movs	r3, #0
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3708      	adds	r7, #8
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	e000e010 	.word	0xe000e010

08002604 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7ff ff29 	bl	8002464 <__NVIC_SetPriorityGrouping>
}
 8002612:	bf00      	nop
 8002614:	3708      	adds	r7, #8
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}

0800261a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	b086      	sub	sp, #24
 800261e:	af00      	add	r7, sp, #0
 8002620:	4603      	mov	r3, r0
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
 8002626:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002628:	2300      	movs	r3, #0
 800262a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800262c:	f7ff ff3e 	bl	80024ac <__NVIC_GetPriorityGrouping>
 8002630:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	68b9      	ldr	r1, [r7, #8]
 8002636:	6978      	ldr	r0, [r7, #20]
 8002638:	f7ff ff8e 	bl	8002558 <NVIC_EncodePriority>
 800263c:	4602      	mov	r2, r0
 800263e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002642:	4611      	mov	r1, r2
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ff5d 	bl	8002504 <__NVIC_SetPriority>
}
 800264a:	bf00      	nop
 800264c:	3718      	adds	r7, #24
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b082      	sub	sp, #8
 8002656:	af00      	add	r7, sp, #0
 8002658:	4603      	mov	r3, r0
 800265a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800265c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002660:	4618      	mov	r0, r3
 8002662:	f7ff ff31 	bl	80024c8 <__NVIC_EnableIRQ>
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f7ff ffa2 	bl	80025c0 <SysTick_Config>
 800267c:	4603      	mov	r3, r0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}

08002686 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002686:	b480      	push	{r7}
 8002688:	b085      	sub	sp, #20
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d008      	beq.n	80026b0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2204      	movs	r2, #4
 80026a2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e022      	b.n	80026f6 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 020e 	bic.w	r2, r2, #14
 80026be:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0201 	bic.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d4:	f003 021c 	and.w	r2, r3, #28
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026dc:	2101      	movs	r1, #1
 80026de:	fa01 f202 	lsl.w	r2, r1, r2
 80026e2:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80026f4:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3714      	adds	r7, #20
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800270a:	2300      	movs	r3, #0
 800270c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b02      	cmp	r3, #2
 8002718:	d005      	beq.n	8002726 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2204      	movs	r2, #4
 800271e:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	73fb      	strb	r3, [r7, #15]
 8002724:	e029      	b.n	800277a <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 020e 	bic.w	r2, r2, #14
 8002734:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f022 0201 	bic.w	r2, r2, #1
 8002744:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800274a:	f003 021c 	and.w	r2, r3, #28
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	2101      	movs	r1, #1
 8002754:	fa01 f202 	lsl.w	r2, r1, r2
 8002758:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
    }
  }
  return status;
 800277a:	7bfb      	ldrb	r3, [r7, #15]
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800278e:	2300      	movs	r3, #0
 8002790:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002792:	e17f      	b.n	8002a94 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2101      	movs	r1, #1
 800279a:	697b      	ldr	r3, [r7, #20]
 800279c:	fa01 f303 	lsl.w	r3, r1, r3
 80027a0:	4013      	ands	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 8171 	beq.w	8002a8e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f003 0303 	and.w	r3, r3, #3
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d005      	beq.n	80027c4 <HAL_GPIO_Init+0x40>
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f003 0303 	and.w	r3, r3, #3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d130      	bne.n	8002826 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	2203      	movs	r2, #3
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4013      	ands	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	68da      	ldr	r2, [r3, #12]
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027fa:	2201      	movs	r2, #1
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43db      	mvns	r3, r3
 8002804:	693a      	ldr	r2, [r7, #16]
 8002806:	4013      	ands	r3, r2
 8002808:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	091b      	lsrs	r3, r3, #4
 8002810:	f003 0201 	and.w	r2, r3, #1
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b03      	cmp	r3, #3
 8002830:	d118      	bne.n	8002864 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002836:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002838:	2201      	movs	r2, #1
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	4013      	ands	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	08db      	lsrs	r3, r3, #3
 800284e:	f003 0201 	and.w	r2, r3, #1
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	2b03      	cmp	r3, #3
 800286e:	d017      	beq.n	80028a0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	2203      	movs	r2, #3
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	4013      	ands	r3, r2
 8002886:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	693a      	ldr	r2, [r7, #16]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d123      	bne.n	80028f4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	08da      	lsrs	r2, r3, #3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	3208      	adds	r2, #8
 80028b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	220f      	movs	r2, #15
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4013      	ands	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	691a      	ldr	r2, [r3, #16]
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	08da      	lsrs	r2, r3, #3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	3208      	adds	r2, #8
 80028ee:	6939      	ldr	r1, [r7, #16]
 80028f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	2203      	movs	r2, #3
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	693a      	ldr	r2, [r7, #16]
 8002908:	4013      	ands	r3, r2
 800290a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0203 	and.w	r2, r3, #3
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4313      	orrs	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80ac 	beq.w	8002a8e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002936:	4b5f      	ldr	r3, [pc, #380]	; (8002ab4 <HAL_GPIO_Init+0x330>)
 8002938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800293a:	4a5e      	ldr	r2, [pc, #376]	; (8002ab4 <HAL_GPIO_Init+0x330>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6613      	str	r3, [r2, #96]	; 0x60
 8002942:	4b5c      	ldr	r3, [pc, #368]	; (8002ab4 <HAL_GPIO_Init+0x330>)
 8002944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800294e:	4a5a      	ldr	r2, [pc, #360]	; (8002ab8 <HAL_GPIO_Init+0x334>)
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	089b      	lsrs	r3, r3, #2
 8002954:	3302      	adds	r3, #2
 8002956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	220f      	movs	r2, #15
 8002966:	fa02 f303 	lsl.w	r3, r2, r3
 800296a:	43db      	mvns	r3, r3
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	4013      	ands	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002978:	d025      	beq.n	80029c6 <HAL_GPIO_Init+0x242>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a4f      	ldr	r2, [pc, #316]	; (8002abc <HAL_GPIO_Init+0x338>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d01f      	beq.n	80029c2 <HAL_GPIO_Init+0x23e>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a4e      	ldr	r2, [pc, #312]	; (8002ac0 <HAL_GPIO_Init+0x33c>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d019      	beq.n	80029be <HAL_GPIO_Init+0x23a>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a4d      	ldr	r2, [pc, #308]	; (8002ac4 <HAL_GPIO_Init+0x340>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d013      	beq.n	80029ba <HAL_GPIO_Init+0x236>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a4c      	ldr	r2, [pc, #304]	; (8002ac8 <HAL_GPIO_Init+0x344>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d00d      	beq.n	80029b6 <HAL_GPIO_Init+0x232>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4b      	ldr	r2, [pc, #300]	; (8002acc <HAL_GPIO_Init+0x348>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d007      	beq.n	80029b2 <HAL_GPIO_Init+0x22e>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4a      	ldr	r2, [pc, #296]	; (8002ad0 <HAL_GPIO_Init+0x34c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d101      	bne.n	80029ae <HAL_GPIO_Init+0x22a>
 80029aa:	2306      	movs	r3, #6
 80029ac:	e00c      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029ae:	2307      	movs	r3, #7
 80029b0:	e00a      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029b2:	2305      	movs	r3, #5
 80029b4:	e008      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029b6:	2304      	movs	r3, #4
 80029b8:	e006      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029ba:	2303      	movs	r3, #3
 80029bc:	e004      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029be:	2302      	movs	r3, #2
 80029c0:	e002      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029c2:	2301      	movs	r3, #1
 80029c4:	e000      	b.n	80029c8 <HAL_GPIO_Init+0x244>
 80029c6:	2300      	movs	r3, #0
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	f002 0203 	and.w	r2, r2, #3
 80029ce:	0092      	lsls	r2, r2, #2
 80029d0:	4093      	lsls	r3, r2
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029d8:	4937      	ldr	r1, [pc, #220]	; (8002ab8 <HAL_GPIO_Init+0x334>)
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	089b      	lsrs	r3, r3, #2
 80029de:	3302      	adds	r3, #2
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029e6:	4b3b      	ldr	r3, [pc, #236]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	43db      	mvns	r3, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4013      	ands	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a0a:	4a32      	ldr	r2, [pc, #200]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a10:	4b30      	ldr	r3, [pc, #192]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	693a      	ldr	r2, [r7, #16]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a34:	4a27      	ldr	r2, [pc, #156]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a3a:	4b26      	ldr	r3, [pc, #152]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	43db      	mvns	r3, r3
 8002a44:	693a      	ldr	r2, [r7, #16]
 8002a46:	4013      	ands	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a5e:	4a1d      	ldr	r2, [pc, #116]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a64:	4b1b      	ldr	r3, [pc, #108]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	693a      	ldr	r2, [r7, #16]
 8002a70:	4013      	ands	r3, r2
 8002a72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a88:	4a12      	ldr	r2, [pc, #72]	; (8002ad4 <HAL_GPIO_Init+0x350>)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	3301      	adds	r3, #1
 8002a92:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	f47f ae78 	bne.w	8002794 <HAL_GPIO_Init+0x10>
  }
}
 8002aa4:	bf00      	nop
 8002aa6:	bf00      	nop
 8002aa8:	371c      	adds	r7, #28
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40021000 	.word	0x40021000
 8002ab8:	40010000 	.word	0x40010000
 8002abc:	48000400 	.word	0x48000400
 8002ac0:	48000800 	.word	0x48000800
 8002ac4:	48000c00 	.word	0x48000c00
 8002ac8:	48001000 	.word	0x48001000
 8002acc:	48001400 	.word	0x48001400
 8002ad0:	48001800 	.word	0x48001800
 8002ad4:	40010400 	.word	0x40010400

08002ad8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002adc:	4b04      	ldr	r3, [pc, #16]	; (8002af0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40007000 	.word	0x40007000

08002af4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b085      	sub	sp, #20
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b02:	d130      	bne.n	8002b66 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b04:	4b23      	ldr	r3, [pc, #140]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b10:	d038      	beq.n	8002b84 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b12:	4b20      	ldr	r3, [pc, #128]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b1a:	4a1e      	ldr	r2, [pc, #120]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b1c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b20:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b22:	4b1d      	ldr	r3, [pc, #116]	; (8002b98 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2232      	movs	r2, #50	; 0x32
 8002b28:	fb02 f303 	mul.w	r3, r2, r3
 8002b2c:	4a1b      	ldr	r2, [pc, #108]	; (8002b9c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b32:	0c9b      	lsrs	r3, r3, #18
 8002b34:	3301      	adds	r3, #1
 8002b36:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b38:	e002      	b.n	8002b40 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b40:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b42:	695b      	ldr	r3, [r3, #20]
 8002b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b4c:	d102      	bne.n	8002b54 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d1f2      	bne.n	8002b3a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b54:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b60:	d110      	bne.n	8002b84 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e00f      	b.n	8002b86 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b66:	4b0b      	ldr	r3, [pc, #44]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b72:	d007      	beq.n	8002b84 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b74:	4b07      	ldr	r3, [pc, #28]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b7c:	4a05      	ldr	r2, [pc, #20]	; (8002b94 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b7e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b82:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3714      	adds	r7, #20
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	40007000 	.word	0x40007000
 8002b98:	20000000 	.word	0x20000000
 8002b9c:	431bde83 	.word	0x431bde83

08002ba0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b088      	sub	sp, #32
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d101      	bne.n	8002bb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e3ca      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bb2:	4b97      	ldr	r3, [pc, #604]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f003 030c 	and.w	r3, r3, #12
 8002bba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bbc:	4b94      	ldr	r3, [pc, #592]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f003 0303 	and.w	r3, r3, #3
 8002bc4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0310 	and.w	r3, r3, #16
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 80e4 	beq.w	8002d9c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d007      	beq.n	8002bea <HAL_RCC_OscConfig+0x4a>
 8002bda:	69bb      	ldr	r3, [r7, #24]
 8002bdc:	2b0c      	cmp	r3, #12
 8002bde:	f040 808b 	bne.w	8002cf8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	f040 8087 	bne.w	8002cf8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bea:	4b89      	ldr	r3, [pc, #548]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <HAL_RCC_OscConfig+0x62>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	699b      	ldr	r3, [r3, #24]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e3a2      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a1a      	ldr	r2, [r3, #32]
 8002c06:	4b82      	ldr	r3, [pc, #520]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d004      	beq.n	8002c1c <HAL_RCC_OscConfig+0x7c>
 8002c12:	4b7f      	ldr	r3, [pc, #508]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c1a:	e005      	b.n	8002c28 <HAL_RCC_OscConfig+0x88>
 8002c1c:	4b7c      	ldr	r3, [pc, #496]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c22:	091b      	lsrs	r3, r3, #4
 8002c24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d223      	bcs.n	8002c74 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a1b      	ldr	r3, [r3, #32]
 8002c30:	4618      	mov	r0, r3
 8002c32:	f000 fd55 	bl	80036e0 <RCC_SetFlashLatencyFromMSIRange>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e383      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c40:	4b73      	ldr	r3, [pc, #460]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a72      	ldr	r2, [pc, #456]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c46:	f043 0308 	orr.w	r3, r3, #8
 8002c4a:	6013      	str	r3, [r2, #0]
 8002c4c:	4b70      	ldr	r3, [pc, #448]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6a1b      	ldr	r3, [r3, #32]
 8002c58:	496d      	ldr	r1, [pc, #436]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c5e:	4b6c      	ldr	r3, [pc, #432]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	69db      	ldr	r3, [r3, #28]
 8002c6a:	021b      	lsls	r3, r3, #8
 8002c6c:	4968      	ldr	r1, [pc, #416]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	604b      	str	r3, [r1, #4]
 8002c72:	e025      	b.n	8002cc0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c74:	4b66      	ldr	r3, [pc, #408]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a65      	ldr	r2, [pc, #404]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c7a:	f043 0308 	orr.w	r3, r3, #8
 8002c7e:	6013      	str	r3, [r2, #0]
 8002c80:	4b63      	ldr	r3, [pc, #396]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6a1b      	ldr	r3, [r3, #32]
 8002c8c:	4960      	ldr	r1, [pc, #384]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c92:	4b5f      	ldr	r3, [pc, #380]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	495b      	ldr	r1, [pc, #364]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ca6:	69bb      	ldr	r3, [r7, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d109      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 fd15 	bl	80036e0 <RCC_SetFlashLatencyFromMSIRange>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d001      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e343      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cc0:	f000 fc4a 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	4b52      	ldr	r3, [pc, #328]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	091b      	lsrs	r3, r3, #4
 8002ccc:	f003 030f 	and.w	r3, r3, #15
 8002cd0:	4950      	ldr	r1, [pc, #320]	; (8002e14 <HAL_RCC_OscConfig+0x274>)
 8002cd2:	5ccb      	ldrb	r3, [r1, r3]
 8002cd4:	f003 031f 	and.w	r3, r3, #31
 8002cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cdc:	4a4e      	ldr	r2, [pc, #312]	; (8002e18 <HAL_RCC_OscConfig+0x278>)
 8002cde:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ce0:	4b4e      	ldr	r3, [pc, #312]	; (8002e1c <HAL_RCC_OscConfig+0x27c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fb3d 	bl	8002364 <HAL_InitTick>
 8002cea:	4603      	mov	r3, r0
 8002cec:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d052      	beq.n	8002d9a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	e327      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d032      	beq.n	8002d66 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d00:	4b43      	ldr	r3, [pc, #268]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a42      	ldr	r2, [pc, #264]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d06:	f043 0301 	orr.w	r3, r3, #1
 8002d0a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d0c:	f7ff fb7a 	bl	8002404 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d12:	e008      	b.n	8002d26 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d14:	f7ff fb76 	bl	8002404 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e310      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d26:	4b3a      	ldr	r3, [pc, #232]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d0f0      	beq.n	8002d14 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d32:	4b37      	ldr	r3, [pc, #220]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a36      	ldr	r2, [pc, #216]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d38:	f043 0308 	orr.w	r3, r3, #8
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	4b34      	ldr	r3, [pc, #208]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4931      	ldr	r1, [pc, #196]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d50:	4b2f      	ldr	r3, [pc, #188]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69db      	ldr	r3, [r3, #28]
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	492c      	ldr	r1, [pc, #176]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
 8002d64:	e01a      	b.n	8002d9c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d66:	4b2a      	ldr	r3, [pc, #168]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a29      	ldr	r2, [pc, #164]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d6c:	f023 0301 	bic.w	r3, r3, #1
 8002d70:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d72:	f7ff fb47 	bl	8002404 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d7a:	f7ff fb43 	bl	8002404 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e2dd      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d8c:	4b20      	ldr	r3, [pc, #128]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1f0      	bne.n	8002d7a <HAL_RCC_OscConfig+0x1da>
 8002d98:	e000      	b.n	8002d9c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d9a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d074      	beq.n	8002e92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002da8:	69bb      	ldr	r3, [r7, #24]
 8002daa:	2b08      	cmp	r3, #8
 8002dac:	d005      	beq.n	8002dba <HAL_RCC_OscConfig+0x21a>
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	2b0c      	cmp	r3, #12
 8002db2:	d10e      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d10b      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dba:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d064      	beq.n	8002e90 <HAL_RCC_OscConfig+0x2f0>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d160      	bne.n	8002e90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e2ba      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dda:	d106      	bne.n	8002dea <HAL_RCC_OscConfig+0x24a>
 8002ddc:	4b0c      	ldr	r3, [pc, #48]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a0b      	ldr	r2, [pc, #44]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002de2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	e026      	b.n	8002e38 <HAL_RCC_OscConfig+0x298>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002df2:	d115      	bne.n	8002e20 <HAL_RCC_OscConfig+0x280>
 8002df4:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a05      	ldr	r2, [pc, #20]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002dfa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dfe:	6013      	str	r3, [r2, #0]
 8002e00:	4b03      	ldr	r3, [pc, #12]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a02      	ldr	r2, [pc, #8]	; (8002e10 <HAL_RCC_OscConfig+0x270>)
 8002e06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e0a:	6013      	str	r3, [r2, #0]
 8002e0c:	e014      	b.n	8002e38 <HAL_RCC_OscConfig+0x298>
 8002e0e:	bf00      	nop
 8002e10:	40021000 	.word	0x40021000
 8002e14:	08006978 	.word	0x08006978
 8002e18:	20000000 	.word	0x20000000
 8002e1c:	20000004 	.word	0x20000004
 8002e20:	4ba0      	ldr	r3, [pc, #640]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a9f      	ldr	r2, [pc, #636]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002e26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	4b9d      	ldr	r3, [pc, #628]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a9c      	ldr	r2, [pc, #624]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002e32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d013      	beq.n	8002e68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7ff fae0 	bl	8002404 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e48:	f7ff fadc 	bl	8002404 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b64      	cmp	r3, #100	; 0x64
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e276      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e5a:	4b92      	ldr	r3, [pc, #584]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0x2a8>
 8002e66:	e014      	b.n	8002e92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7ff facc 	bl	8002404 <HAL_GetTick>
 8002e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e70:	f7ff fac8 	bl	8002404 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	; 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e262      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e82:	4b88      	ldr	r3, [pc, #544]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0x2d0>
 8002e8e:	e000      	b.n	8002e92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d060      	beq.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d005      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x310>
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	2b0c      	cmp	r3, #12
 8002ea8:	d119      	bne.n	8002ede <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d116      	bne.n	8002ede <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002eb0:	4b7c      	ldr	r3, [pc, #496]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d005      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x328>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d101      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e23f      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ec8:	4b76      	ldr	r3, [pc, #472]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	061b      	lsls	r3, r3, #24
 8002ed6:	4973      	ldr	r1, [pc, #460]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002edc:	e040      	b.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d023      	beq.n	8002f2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ee6:	4b6f      	ldr	r3, [pc, #444]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a6e      	ldr	r2, [pc, #440]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef2:	f7ff fa87 	bl	8002404 <HAL_GetTick>
 8002ef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002efa:	f7ff fa83 	bl	8002404 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e21d      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f0c:	4b65      	ldr	r3, [pc, #404]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f18:	4b62      	ldr	r3, [pc, #392]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	691b      	ldr	r3, [r3, #16]
 8002f24:	061b      	lsls	r3, r3, #24
 8002f26:	495f      	ldr	r1, [pc, #380]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	604b      	str	r3, [r1, #4]
 8002f2c:	e018      	b.n	8002f60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f2e:	4b5d      	ldr	r3, [pc, #372]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a5c      	ldr	r2, [pc, #368]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3a:	f7ff fa63 	bl	8002404 <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f42:	f7ff fa5f 	bl	8002404 <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e1f9      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f54:	4b53      	ldr	r3, [pc, #332]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f0      	bne.n	8002f42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d03c      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d01c      	beq.n	8002fae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f74:	4b4b      	ldr	r3, [pc, #300]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f7a:	4a4a      	ldr	r2, [pc, #296]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002f7c:	f043 0301 	orr.w	r3, r3, #1
 8002f80:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f84:	f7ff fa3e 	bl	8002404 <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f8a:	e008      	b.n	8002f9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f8c:	f7ff fa3a 	bl	8002404 <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d901      	bls.n	8002f9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	e1d4      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f9e:	4b41      	ldr	r3, [pc, #260]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002fa0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d0ef      	beq.n	8002f8c <HAL_RCC_OscConfig+0x3ec>
 8002fac:	e01b      	b.n	8002fe6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fae:	4b3d      	ldr	r3, [pc, #244]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002fb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fb4:	4a3b      	ldr	r2, [pc, #236]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002fb6:	f023 0301 	bic.w	r3, r3, #1
 8002fba:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fbe:	f7ff fa21 	bl	8002404 <HAL_GetTick>
 8002fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fc4:	e008      	b.n	8002fd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fc6:	f7ff fa1d 	bl	8002404 <HAL_GetTick>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e1b7      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fd8:	4b32      	ldr	r3, [pc, #200]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d1ef      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0304 	and.w	r3, r3, #4
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	f000 80a6 	beq.w	8003140 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002ff8:	4b2a      	ldr	r3, [pc, #168]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8002ffa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ffc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10d      	bne.n	8003020 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003004:	4b27      	ldr	r3, [pc, #156]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003006:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003008:	4a26      	ldr	r2, [pc, #152]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 800300a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800300e:	6593      	str	r3, [r2, #88]	; 0x58
 8003010:	4b24      	ldr	r3, [pc, #144]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003012:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003014:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003018:	60bb      	str	r3, [r7, #8]
 800301a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800301c:	2301      	movs	r3, #1
 800301e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003020:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <HAL_RCC_OscConfig+0x508>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003028:	2b00      	cmp	r3, #0
 800302a:	d118      	bne.n	800305e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800302c:	4b1e      	ldr	r3, [pc, #120]	; (80030a8 <HAL_RCC_OscConfig+0x508>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a1d      	ldr	r2, [pc, #116]	; (80030a8 <HAL_RCC_OscConfig+0x508>)
 8003032:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003036:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003038:	f7ff f9e4 	bl	8002404 <HAL_GetTick>
 800303c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800303e:	e008      	b.n	8003052 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003040:	f7ff f9e0 	bl	8002404 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	2b02      	cmp	r3, #2
 800304c:	d901      	bls.n	8003052 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800304e:	2303      	movs	r3, #3
 8003050:	e17a      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003052:	4b15      	ldr	r3, [pc, #84]	; (80030a8 <HAL_RCC_OscConfig+0x508>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305a:	2b00      	cmp	r3, #0
 800305c:	d0f0      	beq.n	8003040 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	2b01      	cmp	r3, #1
 8003064:	d108      	bne.n	8003078 <HAL_RCC_OscConfig+0x4d8>
 8003066:	4b0f      	ldr	r3, [pc, #60]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800306c:	4a0d      	ldr	r2, [pc, #52]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003076:	e029      	b.n	80030cc <HAL_RCC_OscConfig+0x52c>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	2b05      	cmp	r3, #5
 800307e:	d115      	bne.n	80030ac <HAL_RCC_OscConfig+0x50c>
 8003080:	4b08      	ldr	r3, [pc, #32]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003082:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003086:	4a07      	ldr	r2, [pc, #28]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003088:	f043 0304 	orr.w	r3, r3, #4
 800308c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003090:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003096:	4a03      	ldr	r2, [pc, #12]	; (80030a4 <HAL_RCC_OscConfig+0x504>)
 8003098:	f043 0301 	orr.w	r3, r3, #1
 800309c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030a0:	e014      	b.n	80030cc <HAL_RCC_OscConfig+0x52c>
 80030a2:	bf00      	nop
 80030a4:	40021000 	.word	0x40021000
 80030a8:	40007000 	.word	0x40007000
 80030ac:	4b9c      	ldr	r3, [pc, #624]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80030ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b2:	4a9b      	ldr	r2, [pc, #620]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80030b4:	f023 0301 	bic.w	r3, r3, #1
 80030b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030bc:	4b98      	ldr	r3, [pc, #608]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80030be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c2:	4a97      	ldr	r2, [pc, #604]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80030c4:	f023 0304 	bic.w	r3, r3, #4
 80030c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d016      	beq.n	8003102 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d4:	f7ff f996 	bl	8002404 <HAL_GetTick>
 80030d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030da:	e00a      	b.n	80030f2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030dc:	f7ff f992 	bl	8002404 <HAL_GetTick>
 80030e0:	4602      	mov	r2, r0
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e12a      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030f2:	4b8b      	ldr	r3, [pc, #556]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80030f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030f8:	f003 0302 	and.w	r3, r3, #2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d0ed      	beq.n	80030dc <HAL_RCC_OscConfig+0x53c>
 8003100:	e015      	b.n	800312e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003102:	f7ff f97f 	bl	8002404 <HAL_GetTick>
 8003106:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003108:	e00a      	b.n	8003120 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800310a:	f7ff f97b 	bl	8002404 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	693b      	ldr	r3, [r7, #16]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	f241 3288 	movw	r2, #5000	; 0x1388
 8003118:	4293      	cmp	r3, r2
 800311a:	d901      	bls.n	8003120 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800311c:	2303      	movs	r3, #3
 800311e:	e113      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003120:	4b7f      	ldr	r3, [pc, #508]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003122:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1ed      	bne.n	800310a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800312e:	7ffb      	ldrb	r3, [r7, #31]
 8003130:	2b01      	cmp	r3, #1
 8003132:	d105      	bne.n	8003140 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003134:	4b7a      	ldr	r3, [pc, #488]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003138:	4a79      	ldr	r2, [pc, #484]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 800313a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800313e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	2b00      	cmp	r3, #0
 8003146:	f000 80fe 	beq.w	8003346 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314e:	2b02      	cmp	r3, #2
 8003150:	f040 80d0 	bne.w	80032f4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003154:	4b72      	ldr	r3, [pc, #456]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	f003 0203 	and.w	r2, r3, #3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003164:	429a      	cmp	r2, r3
 8003166:	d130      	bne.n	80031ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003172:	3b01      	subs	r3, #1
 8003174:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003176:	429a      	cmp	r2, r3
 8003178:	d127      	bne.n	80031ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003184:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003186:	429a      	cmp	r2, r3
 8003188:	d11f      	bne.n	80031ca <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003194:	2a07      	cmp	r2, #7
 8003196:	bf14      	ite	ne
 8003198:	2201      	movne	r2, #1
 800319a:	2200      	moveq	r2, #0
 800319c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800319e:	4293      	cmp	r3, r2
 80031a0:	d113      	bne.n	80031ca <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ac:	085b      	lsrs	r3, r3, #1
 80031ae:	3b01      	subs	r3, #1
 80031b0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031b2:	429a      	cmp	r2, r3
 80031b4:	d109      	bne.n	80031ca <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	085b      	lsrs	r3, r3, #1
 80031c2:	3b01      	subs	r3, #1
 80031c4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d06e      	beq.n	80032a8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	2b0c      	cmp	r3, #12
 80031ce:	d069      	beq.n	80032a4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031d0:	4b53      	ldr	r3, [pc, #332]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d105      	bne.n	80031e8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031dc:	4b50      	ldr	r3, [pc, #320]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e0ad      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80031ec:	4b4c      	ldr	r3, [pc, #304]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a4b      	ldr	r2, [pc, #300]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80031f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031f6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031f8:	f7ff f904 	bl	8002404 <HAL_GetTick>
 80031fc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031fe:	e008      	b.n	8003212 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003200:	f7ff f900 	bl	8002404 <HAL_GetTick>
 8003204:	4602      	mov	r2, r0
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	1ad3      	subs	r3, r2, r3
 800320a:	2b02      	cmp	r3, #2
 800320c:	d901      	bls.n	8003212 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800320e:	2303      	movs	r3, #3
 8003210:	e09a      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003212:	4b43      	ldr	r3, [pc, #268]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f0      	bne.n	8003200 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800321e:	4b40      	ldr	r3, [pc, #256]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003220:	68da      	ldr	r2, [r3, #12]
 8003222:	4b40      	ldr	r3, [pc, #256]	; (8003324 <HAL_RCC_OscConfig+0x784>)
 8003224:	4013      	ands	r3, r2
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800322e:	3a01      	subs	r2, #1
 8003230:	0112      	lsls	r2, r2, #4
 8003232:	4311      	orrs	r1, r2
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003238:	0212      	lsls	r2, r2, #8
 800323a:	4311      	orrs	r1, r2
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003240:	0852      	lsrs	r2, r2, #1
 8003242:	3a01      	subs	r2, #1
 8003244:	0552      	lsls	r2, r2, #21
 8003246:	4311      	orrs	r1, r2
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800324c:	0852      	lsrs	r2, r2, #1
 800324e:	3a01      	subs	r2, #1
 8003250:	0652      	lsls	r2, r2, #25
 8003252:	4311      	orrs	r1, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003258:	0912      	lsrs	r2, r2, #4
 800325a:	0452      	lsls	r2, r2, #17
 800325c:	430a      	orrs	r2, r1
 800325e:	4930      	ldr	r1, [pc, #192]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003260:	4313      	orrs	r3, r2
 8003262:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003264:	4b2e      	ldr	r3, [pc, #184]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a2d      	ldr	r2, [pc, #180]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 800326a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800326e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003270:	4b2b      	ldr	r3, [pc, #172]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a2a      	ldr	r2, [pc, #168]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800327a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800327c:	f7ff f8c2 	bl	8002404 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003284:	f7ff f8be 	bl	8002404 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e058      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003296:	4b22      	ldr	r3, [pc, #136]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0f0      	beq.n	8003284 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032a2:	e050      	b.n	8003346 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e04f      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a8:	4b1d      	ldr	r3, [pc, #116]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d148      	bne.n	8003346 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032b4:	4b1a      	ldr	r3, [pc, #104]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a19      	ldr	r2, [pc, #100]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032be:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032c0:	4b17      	ldr	r3, [pc, #92]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4a16      	ldr	r2, [pc, #88]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ca:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032cc:	f7ff f89a 	bl	8002404 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d4:	f7ff f896 	bl	8002404 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e030      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032e6:	4b0e      	ldr	r3, [pc, #56]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d0f0      	beq.n	80032d4 <HAL_RCC_OscConfig+0x734>
 80032f2:	e028      	b.n	8003346 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	2b0c      	cmp	r3, #12
 80032f8:	d023      	beq.n	8003342 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fa:	4b09      	ldr	r3, [pc, #36]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a08      	ldr	r2, [pc, #32]	; (8003320 <HAL_RCC_OscConfig+0x780>)
 8003300:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003306:	f7ff f87d 	bl	8002404 <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330c:	e00c      	b.n	8003328 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7ff f879 	bl	8002404 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d905      	bls.n	8003328 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e013      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
 8003320:	40021000 	.word	0x40021000
 8003324:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003328:	4b09      	ldr	r3, [pc, #36]	; (8003350 <HAL_RCC_OscConfig+0x7b0>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1ec      	bne.n	800330e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003334:	4b06      	ldr	r3, [pc, #24]	; (8003350 <HAL_RCC_OscConfig+0x7b0>)
 8003336:	68da      	ldr	r2, [r3, #12]
 8003338:	4905      	ldr	r1, [pc, #20]	; (8003350 <HAL_RCC_OscConfig+0x7b0>)
 800333a:	4b06      	ldr	r3, [pc, #24]	; (8003354 <HAL_RCC_OscConfig+0x7b4>)
 800333c:	4013      	ands	r3, r2
 800333e:	60cb      	str	r3, [r1, #12]
 8003340:	e001      	b.n	8003346 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e000      	b.n	8003348 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3720      	adds	r7, #32
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40021000 	.word	0x40021000
 8003354:	feeefffc 	.word	0xfeeefffc

08003358 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e0e7      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800336c:	4b75      	ldr	r3, [pc, #468]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0307 	and.w	r3, r3, #7
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	429a      	cmp	r2, r3
 8003378:	d910      	bls.n	800339c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800337a:	4b72      	ldr	r3, [pc, #456]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f023 0207 	bic.w	r2, r3, #7
 8003382:	4970      	ldr	r1, [pc, #448]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	4313      	orrs	r3, r2
 8003388:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800338a:	4b6e      	ldr	r3, [pc, #440]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	429a      	cmp	r2, r3
 8003396:	d001      	beq.n	800339c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e0cf      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0302 	and.w	r3, r3, #2
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d010      	beq.n	80033ca <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689a      	ldr	r2, [r3, #8]
 80033ac:	4b66      	ldr	r3, [pc, #408]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d908      	bls.n	80033ca <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033b8:	4b63      	ldr	r3, [pc, #396]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	4960      	ldr	r1, [pc, #384]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d04c      	beq.n	8003470 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	2b03      	cmp	r3, #3
 80033dc:	d107      	bne.n	80033ee <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033de:	4b5a      	ldr	r3, [pc, #360]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d121      	bne.n	800342e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e0a6      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d107      	bne.n	8003406 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033f6:	4b54      	ldr	r3, [pc, #336]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e09a      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d107      	bne.n	800341e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800340e:	4b4e      	ldr	r3, [pc, #312]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d109      	bne.n	800342e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e08e      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800341e:	4b4a      	ldr	r3, [pc, #296]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e086      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800342e:	4b46      	ldr	r3, [pc, #280]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f023 0203 	bic.w	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	4943      	ldr	r1, [pc, #268]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 800343c:	4313      	orrs	r3, r2
 800343e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003440:	f7fe ffe0 	bl	8002404 <HAL_GetTick>
 8003444:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003446:	e00a      	b.n	800345e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003448:	f7fe ffdc 	bl	8002404 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	; 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e06e      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345e:	4b3a      	ldr	r3, [pc, #232]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	f003 020c 	and.w	r2, r3, #12
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	429a      	cmp	r2, r3
 800346e:	d1eb      	bne.n	8003448 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0302 	and.w	r3, r3, #2
 8003478:	2b00      	cmp	r3, #0
 800347a:	d010      	beq.n	800349e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	689a      	ldr	r2, [r3, #8]
 8003480:	4b31      	ldr	r3, [pc, #196]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003488:	429a      	cmp	r2, r3
 800348a:	d208      	bcs.n	800349e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800348c:	4b2e      	ldr	r3, [pc, #184]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	492b      	ldr	r1, [pc, #172]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 800349a:	4313      	orrs	r3, r2
 800349c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800349e:	4b29      	ldr	r3, [pc, #164]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	683a      	ldr	r2, [r7, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d210      	bcs.n	80034ce <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ac:	4b25      	ldr	r3, [pc, #148]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f023 0207 	bic.w	r2, r3, #7
 80034b4:	4923      	ldr	r1, [pc, #140]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034bc:	4b21      	ldr	r3, [pc, #132]	; (8003544 <HAL_RCC_ClockConfig+0x1ec>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d001      	beq.n	80034ce <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e036      	b.n	800353c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0304 	and.w	r3, r3, #4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d008      	beq.n	80034ec <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034da:	4b1b      	ldr	r3, [pc, #108]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	4918      	ldr	r1, [pc, #96]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d009      	beq.n	800350c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034f8:	4b13      	ldr	r3, [pc, #76]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	691b      	ldr	r3, [r3, #16]
 8003504:	00db      	lsls	r3, r3, #3
 8003506:	4910      	ldr	r1, [pc, #64]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003508:	4313      	orrs	r3, r2
 800350a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800350c:	f000 f824 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 8003510:	4602      	mov	r2, r0
 8003512:	4b0d      	ldr	r3, [pc, #52]	; (8003548 <HAL_RCC_ClockConfig+0x1f0>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	091b      	lsrs	r3, r3, #4
 8003518:	f003 030f 	and.w	r3, r3, #15
 800351c:	490b      	ldr	r1, [pc, #44]	; (800354c <HAL_RCC_ClockConfig+0x1f4>)
 800351e:	5ccb      	ldrb	r3, [r1, r3]
 8003520:	f003 031f 	and.w	r3, r3, #31
 8003524:	fa22 f303 	lsr.w	r3, r2, r3
 8003528:	4a09      	ldr	r2, [pc, #36]	; (8003550 <HAL_RCC_ClockConfig+0x1f8>)
 800352a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800352c:	4b09      	ldr	r3, [pc, #36]	; (8003554 <HAL_RCC_ClockConfig+0x1fc>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4618      	mov	r0, r3
 8003532:	f7fe ff17 	bl	8002364 <HAL_InitTick>
 8003536:	4603      	mov	r3, r0
 8003538:	72fb      	strb	r3, [r7, #11]

  return status;
 800353a:	7afb      	ldrb	r3, [r7, #11]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3710      	adds	r7, #16
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	40022000 	.word	0x40022000
 8003548:	40021000 	.word	0x40021000
 800354c:	08006978 	.word	0x08006978
 8003550:	20000000 	.word	0x20000000
 8003554:	20000004 	.word	0x20000004

08003558 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003558:	b480      	push	{r7}
 800355a:	b089      	sub	sp, #36	; 0x24
 800355c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800355e:	2300      	movs	r3, #0
 8003560:	61fb      	str	r3, [r7, #28]
 8003562:	2300      	movs	r3, #0
 8003564:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003566:	4b3e      	ldr	r3, [pc, #248]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 030c 	and.w	r3, r3, #12
 800356e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003570:	4b3b      	ldr	r3, [pc, #236]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	f003 0303 	and.w	r3, r3, #3
 8003578:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800357a:	693b      	ldr	r3, [r7, #16]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d005      	beq.n	800358c <HAL_RCC_GetSysClockFreq+0x34>
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	2b0c      	cmp	r3, #12
 8003584:	d121      	bne.n	80035ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d11e      	bne.n	80035ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800358c:	4b34      	ldr	r3, [pc, #208]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0308 	and.w	r3, r3, #8
 8003594:	2b00      	cmp	r3, #0
 8003596:	d107      	bne.n	80035a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003598:	4b31      	ldr	r3, [pc, #196]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 800359a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800359e:	0a1b      	lsrs	r3, r3, #8
 80035a0:	f003 030f 	and.w	r3, r3, #15
 80035a4:	61fb      	str	r3, [r7, #28]
 80035a6:	e005      	b.n	80035b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035a8:	4b2d      	ldr	r3, [pc, #180]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035b4:	4a2b      	ldr	r2, [pc, #172]	; (8003664 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10d      	bne.n	80035e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035c8:	e00a      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d102      	bne.n	80035d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035d0:	4b25      	ldr	r3, [pc, #148]	; (8003668 <HAL_RCC_GetSysClockFreq+0x110>)
 80035d2:	61bb      	str	r3, [r7, #24]
 80035d4:	e004      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	2b08      	cmp	r3, #8
 80035da:	d101      	bne.n	80035e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035dc:	4b23      	ldr	r3, [pc, #140]	; (800366c <HAL_RCC_GetSysClockFreq+0x114>)
 80035de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	2b0c      	cmp	r3, #12
 80035e4:	d134      	bne.n	8003650 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035e6:	4b1e      	ldr	r3, [pc, #120]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 80035e8:	68db      	ldr	r3, [r3, #12]
 80035ea:	f003 0303 	and.w	r3, r3, #3
 80035ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d003      	beq.n	80035fe <HAL_RCC_GetSysClockFreq+0xa6>
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	2b03      	cmp	r3, #3
 80035fa:	d003      	beq.n	8003604 <HAL_RCC_GetSysClockFreq+0xac>
 80035fc:	e005      	b.n	800360a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035fe:	4b1a      	ldr	r3, [pc, #104]	; (8003668 <HAL_RCC_GetSysClockFreq+0x110>)
 8003600:	617b      	str	r3, [r7, #20]
      break;
 8003602:	e005      	b.n	8003610 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003604:	4b19      	ldr	r3, [pc, #100]	; (800366c <HAL_RCC_GetSysClockFreq+0x114>)
 8003606:	617b      	str	r3, [r7, #20]
      break;
 8003608:	e002      	b.n	8003610 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	617b      	str	r3, [r7, #20]
      break;
 800360e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003610:	4b13      	ldr	r3, [pc, #76]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	091b      	lsrs	r3, r3, #4
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	3301      	adds	r3, #1
 800361c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800361e:	4b10      	ldr	r3, [pc, #64]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 8003620:	68db      	ldr	r3, [r3, #12]
 8003622:	0a1b      	lsrs	r3, r3, #8
 8003624:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	fb03 f202 	mul.w	r2, r3, r2
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	fbb2 f3f3 	udiv	r3, r2, r3
 8003634:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003636:	4b0a      	ldr	r3, [pc, #40]	; (8003660 <HAL_RCC_GetSysClockFreq+0x108>)
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	0e5b      	lsrs	r3, r3, #25
 800363c:	f003 0303 	and.w	r3, r3, #3
 8003640:	3301      	adds	r3, #1
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	fbb2 f3f3 	udiv	r3, r2, r3
 800364e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003650:	69bb      	ldr	r3, [r7, #24]
}
 8003652:	4618      	mov	r0, r3
 8003654:	3724      	adds	r7, #36	; 0x24
 8003656:	46bd      	mov	sp, r7
 8003658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40021000 	.word	0x40021000
 8003664:	08006990 	.word	0x08006990
 8003668:	00f42400 	.word	0x00f42400
 800366c:	007a1200 	.word	0x007a1200

08003670 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003674:	4b03      	ldr	r3, [pc, #12]	; (8003684 <HAL_RCC_GetHCLKFreq+0x14>)
 8003676:	681b      	ldr	r3, [r3, #0]
}
 8003678:	4618      	mov	r0, r3
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	20000000 	.word	0x20000000

08003688 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800368c:	f7ff fff0 	bl	8003670 <HAL_RCC_GetHCLKFreq>
 8003690:	4602      	mov	r2, r0
 8003692:	4b06      	ldr	r3, [pc, #24]	; (80036ac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	0a1b      	lsrs	r3, r3, #8
 8003698:	f003 0307 	and.w	r3, r3, #7
 800369c:	4904      	ldr	r1, [pc, #16]	; (80036b0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800369e:	5ccb      	ldrb	r3, [r1, r3]
 80036a0:	f003 031f 	and.w	r3, r3, #31
 80036a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	40021000 	.word	0x40021000
 80036b0:	08006988 	.word	0x08006988

080036b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036b8:	f7ff ffda 	bl	8003670 <HAL_RCC_GetHCLKFreq>
 80036bc:	4602      	mov	r2, r0
 80036be:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	0adb      	lsrs	r3, r3, #11
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	4904      	ldr	r1, [pc, #16]	; (80036dc <HAL_RCC_GetPCLK2Freq+0x28>)
 80036ca:	5ccb      	ldrb	r3, [r1, r3]
 80036cc:	f003 031f 	and.w	r3, r3, #31
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40021000 	.word	0x40021000
 80036dc:	08006988 	.word	0x08006988

080036e0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b086      	sub	sp, #24
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036e8:	2300      	movs	r3, #0
 80036ea:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036ec:	4b2a      	ldr	r3, [pc, #168]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036f8:	f7ff f9ee 	bl	8002ad8 <HAL_PWREx_GetVoltageRange>
 80036fc:	6178      	str	r0, [r7, #20]
 80036fe:	e014      	b.n	800372a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003700:	4b25      	ldr	r3, [pc, #148]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003702:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003704:	4a24      	ldr	r2, [pc, #144]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800370a:	6593      	str	r3, [r2, #88]	; 0x58
 800370c:	4b22      	ldr	r3, [pc, #136]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800370e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003714:	60fb      	str	r3, [r7, #12]
 8003716:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003718:	f7ff f9de 	bl	8002ad8 <HAL_PWREx_GetVoltageRange>
 800371c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800371e:	4b1e      	ldr	r3, [pc, #120]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003722:	4a1d      	ldr	r2, [pc, #116]	; (8003798 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003724:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003728:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003730:	d10b      	bne.n	800374a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2b80      	cmp	r3, #128	; 0x80
 8003736:	d919      	bls.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2ba0      	cmp	r3, #160	; 0xa0
 800373c:	d902      	bls.n	8003744 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800373e:	2302      	movs	r3, #2
 8003740:	613b      	str	r3, [r7, #16]
 8003742:	e013      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003744:	2301      	movs	r3, #1
 8003746:	613b      	str	r3, [r7, #16]
 8003748:	e010      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b80      	cmp	r3, #128	; 0x80
 800374e:	d902      	bls.n	8003756 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003750:	2303      	movs	r3, #3
 8003752:	613b      	str	r3, [r7, #16]
 8003754:	e00a      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b80      	cmp	r3, #128	; 0x80
 800375a:	d102      	bne.n	8003762 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800375c:	2302      	movs	r3, #2
 800375e:	613b      	str	r3, [r7, #16]
 8003760:	e004      	b.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2b70      	cmp	r3, #112	; 0x70
 8003766:	d101      	bne.n	800376c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003768:	2301      	movs	r3, #1
 800376a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800376c:	4b0b      	ldr	r3, [pc, #44]	; (800379c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f023 0207 	bic.w	r2, r3, #7
 8003774:	4909      	ldr	r1, [pc, #36]	; (800379c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	4313      	orrs	r3, r2
 800377a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800377c:	4b07      	ldr	r3, [pc, #28]	; (800379c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0307 	and.w	r3, r3, #7
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	429a      	cmp	r2, r3
 8003788:	d001      	beq.n	800378e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800378e:	2300      	movs	r3, #0
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000
 800379c:	40022000 	.word	0x40022000

080037a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037a8:	2300      	movs	r3, #0
 80037aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037ac:	2300      	movs	r3, #0
 80037ae:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d041      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037c0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037c4:	d02a      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80037c6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037ca:	d824      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037d0:	d008      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037d6:	d81e      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00a      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80037dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037e0:	d010      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037e2:	e018      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037e4:	4b86      	ldr	r3, [pc, #536]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	4a85      	ldr	r2, [pc, #532]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ee:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037f0:	e015      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	3304      	adds	r3, #4
 80037f6:	2100      	movs	r1, #0
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 fabb 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 80037fe:	4603      	mov	r3, r0
 8003800:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003802:	e00c      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	3320      	adds	r3, #32
 8003808:	2100      	movs	r1, #0
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fba6 	bl	8003f5c <RCCEx_PLLSAI2_Config>
 8003810:	4603      	mov	r3, r0
 8003812:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003814:	e003      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	74fb      	strb	r3, [r7, #19]
      break;
 800381a:	e000      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800381c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800381e:	7cfb      	ldrb	r3, [r7, #19]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d10b      	bne.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003824:	4b76      	ldr	r3, [pc, #472]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003832:	4973      	ldr	r1, [pc, #460]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800383a:	e001      	b.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800383c:	7cfb      	ldrb	r3, [r7, #19]
 800383e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d041      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003850:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003854:	d02a      	beq.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003856:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800385a:	d824      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800385c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003860:	d008      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003862:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003866:	d81e      	bhi.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00a      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800386c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003870:	d010      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003872:	e018      	b.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003874:	4b62      	ldr	r3, [pc, #392]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003876:	68db      	ldr	r3, [r3, #12]
 8003878:	4a61      	ldr	r2, [pc, #388]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800387e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003880:	e015      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	3304      	adds	r3, #4
 8003886:	2100      	movs	r1, #0
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fa73 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 800388e:	4603      	mov	r3, r0
 8003890:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003892:	e00c      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3320      	adds	r3, #32
 8003898:	2100      	movs	r1, #0
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fb5e 	bl	8003f5c <RCCEx_PLLSAI2_Config>
 80038a0:	4603      	mov	r3, r0
 80038a2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038a4:	e003      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	74fb      	strb	r3, [r7, #19]
      break;
 80038aa:	e000      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80038ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038ae:	7cfb      	ldrb	r3, [r7, #19]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10b      	bne.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038b4:	4b52      	ldr	r3, [pc, #328]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038c2:	494f      	ldr	r1, [pc, #316]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038c4:	4313      	orrs	r3, r2
 80038c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80038ca:	e001      	b.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038cc:	7cfb      	ldrb	r3, [r7, #19]
 80038ce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 80a0 	beq.w	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038de:	2300      	movs	r3, #0
 80038e0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038e2:	4b47      	ldr	r3, [pc, #284]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80038f2:	2300      	movs	r3, #0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00d      	beq.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038f8:	4b41      	ldr	r3, [pc, #260]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fc:	4a40      	ldr	r2, [pc, #256]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003902:	6593      	str	r3, [r2, #88]	; 0x58
 8003904:	4b3e      	ldr	r3, [pc, #248]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003910:	2301      	movs	r3, #1
 8003912:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003914:	4b3b      	ldr	r3, [pc, #236]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a3a      	ldr	r2, [pc, #232]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800391a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800391e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003920:	f7fe fd70 	bl	8002404 <HAL_GetTick>
 8003924:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003926:	e009      	b.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003928:	f7fe fd6c 	bl	8002404 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d902      	bls.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	74fb      	strb	r3, [r7, #19]
        break;
 800393a:	e005      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800393c:	4b31      	ldr	r3, [pc, #196]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0ef      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003948:	7cfb      	ldrb	r3, [r7, #19]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d15c      	bne.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800394e:	4b2c      	ldr	r3, [pc, #176]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003954:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003958:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01f      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	429a      	cmp	r2, r3
 800396a:	d019      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800396c:	4b24      	ldr	r3, [pc, #144]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800396e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003976:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003978:	4b21      	ldr	r3, [pc, #132]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800397a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397e:	4a20      	ldr	r2, [pc, #128]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003984:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003988:	4b1d      	ldr	r3, [pc, #116]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800398a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800398e:	4a1c      	ldr	r2, [pc, #112]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003990:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003994:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003998:	4a19      	ldr	r2, [pc, #100]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0301 	and.w	r3, r3, #1
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d016      	beq.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039aa:	f7fe fd2b 	bl	8002404 <HAL_GetTick>
 80039ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039b0:	e00b      	b.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b2:	f7fe fd27 	bl	8002404 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d902      	bls.n	80039ca <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	74fb      	strb	r3, [r7, #19]
            break;
 80039c8:	e006      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ca:	4b0d      	ldr	r3, [pc, #52]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0ec      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80039d8:	7cfb      	ldrb	r3, [r7, #19]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10c      	bne.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039de:	4b08      	ldr	r3, [pc, #32]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039ee:	4904      	ldr	r1, [pc, #16]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039f0:	4313      	orrs	r3, r2
 80039f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039f6:	e009      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	74bb      	strb	r3, [r7, #18]
 80039fc:	e006      	b.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80039fe:	bf00      	nop
 8003a00:	40021000 	.word	0x40021000
 8003a04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a08:	7cfb      	ldrb	r3, [r7, #19]
 8003a0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a0c:	7c7b      	ldrb	r3, [r7, #17]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d105      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a12:	4b9e      	ldr	r3, [pc, #632]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a16:	4a9d      	ldr	r2, [pc, #628]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a1c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a2a:	4b98      	ldr	r3, [pc, #608]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a30:	f023 0203 	bic.w	r2, r3, #3
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a38:	4994      	ldr	r1, [pc, #592]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a4c:	4b8f      	ldr	r3, [pc, #572]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a52:	f023 020c 	bic.w	r2, r3, #12
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5a:	498c      	ldr	r1, [pc, #560]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0304 	and.w	r3, r3, #4
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00a      	beq.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a6e:	4b87      	ldr	r3, [pc, #540]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a74:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	4983      	ldr	r1, [pc, #524]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00a      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a90:	4b7e      	ldr	r3, [pc, #504]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a96:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a9e:	497b      	ldr	r1, [pc, #492]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa0:	4313      	orrs	r3, r2
 8003aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0310 	and.w	r3, r3, #16
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ab2:	4b76      	ldr	r3, [pc, #472]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ab8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac0:	4972      	ldr	r1, [pc, #456]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00a      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ad4:	4b6d      	ldr	r3, [pc, #436]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ada:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae2:	496a      	ldr	r1, [pc, #424]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d00a      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003af6:	4b65      	ldr	r3, [pc, #404]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003afc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	4961      	ldr	r1, [pc, #388]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00a      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b18:	4b5c      	ldr	r3, [pc, #368]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b1e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b26:	4959      	ldr	r1, [pc, #356]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d00a      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b3a:	4b54      	ldr	r3, [pc, #336]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b40:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b48:	4950      	ldr	r1, [pc, #320]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b5c:	4b4b      	ldr	r3, [pc, #300]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b62:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6a:	4948      	ldr	r1, [pc, #288]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00a      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b7e:	4b43      	ldr	r3, [pc, #268]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b84:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b8c:	493f      	ldr	r1, [pc, #252]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d028      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ba0:	4b3a      	ldr	r3, [pc, #232]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bae:	4937      	ldr	r1, [pc, #220]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bba:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bbe:	d106      	bne.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc0:	4b32      	ldr	r3, [pc, #200]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	4a31      	ldr	r2, [pc, #196]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bca:	60d3      	str	r3, [r2, #12]
 8003bcc:	e011      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bd2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bd6:	d10c      	bne.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	3304      	adds	r3, #4
 8003bdc:	2101      	movs	r1, #1
 8003bde:	4618      	mov	r0, r3
 8003be0:	f000 f8c8 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003be4:	4603      	mov	r3, r0
 8003be6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d001      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003bee:	7cfb      	ldrb	r3, [r7, #19]
 8003bf0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d028      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bfe:	4b23      	ldr	r3, [pc, #140]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c04:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c0c:	491f      	ldr	r1, [pc, #124]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c18:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c1c:	d106      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c1e:	4b1b      	ldr	r3, [pc, #108]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	4a1a      	ldr	r2, [pc, #104]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c28:	60d3      	str	r3, [r2, #12]
 8003c2a:	e011      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c34:	d10c      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	3304      	adds	r3, #4
 8003c3a:	2101      	movs	r1, #1
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 f899 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003c42:	4603      	mov	r3, r0
 8003c44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c46:	7cfb      	ldrb	r3, [r7, #19]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d001      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c4c:	7cfb      	ldrb	r3, [r7, #19]
 8003c4e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d02b      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c5c:	4b0b      	ldr	r3, [pc, #44]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c62:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c6a:	4908      	ldr	r1, [pc, #32]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c7a:	d109      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c7c:	4b03      	ldr	r3, [pc, #12]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	4a02      	ldr	r2, [pc, #8]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c86:	60d3      	str	r3, [r2, #12]
 8003c88:	e014      	b.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	3304      	adds	r3, #4
 8003c9e:	2101      	movs	r1, #1
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	f000 f867 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003caa:	7cfb      	ldrb	r3, [r7, #19]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003cb0:	7cfb      	ldrb	r3, [r7, #19]
 8003cb2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d02f      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cc0:	4b2b      	ldr	r3, [pc, #172]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cce:	4928      	ldr	r1, [pc, #160]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cde:	d10d      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	3304      	adds	r3, #4
 8003ce4:	2102      	movs	r1, #2
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 f844 	bl	8003d74 <RCCEx_PLLSAI1_Config>
 8003cec:	4603      	mov	r3, r0
 8003cee:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cf0:	7cfb      	ldrb	r3, [r7, #19]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d014      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cf6:	7cfb      	ldrb	r3, [r7, #19]
 8003cf8:	74bb      	strb	r3, [r7, #18]
 8003cfa:	e011      	b.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d00:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d04:	d10c      	bne.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	3320      	adds	r3, #32
 8003d0a:	2102      	movs	r1, #2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f000 f925 	bl	8003f5c <RCCEx_PLLSAI2_Config>
 8003d12:	4603      	mov	r3, r0
 8003d14:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d16:	7cfb      	ldrb	r3, [r7, #19]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d001      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d1c:	7cfb      	ldrb	r3, [r7, #19]
 8003d1e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d2c:	4b10      	ldr	r3, [pc, #64]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d32:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d3a:	490d      	ldr	r1, [pc, #52]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00b      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d4e:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d54:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d5e:	4904      	ldr	r1, [pc, #16]	; (8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d66:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3718      	adds	r7, #24
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	40021000 	.word	0x40021000

08003d74 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d82:	4b75      	ldr	r3, [pc, #468]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	f003 0303 	and.w	r3, r3, #3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d018      	beq.n	8003dc0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d8e:	4b72      	ldr	r3, [pc, #456]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f003 0203 	and.w	r2, r3, #3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d10d      	bne.n	8003dba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
       ||
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d009      	beq.n	8003dba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003da6:	4b6c      	ldr	r3, [pc, #432]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	091b      	lsrs	r3, r3, #4
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	1c5a      	adds	r2, r3, #1
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
       ||
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d047      	beq.n	8003e4a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	73fb      	strb	r3, [r7, #15]
 8003dbe:	e044      	b.n	8003e4a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2b03      	cmp	r3, #3
 8003dc6:	d018      	beq.n	8003dfa <RCCEx_PLLSAI1_Config+0x86>
 8003dc8:	2b03      	cmp	r3, #3
 8003dca:	d825      	bhi.n	8003e18 <RCCEx_PLLSAI1_Config+0xa4>
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d002      	beq.n	8003dd6 <RCCEx_PLLSAI1_Config+0x62>
 8003dd0:	2b02      	cmp	r3, #2
 8003dd2:	d009      	beq.n	8003de8 <RCCEx_PLLSAI1_Config+0x74>
 8003dd4:	e020      	b.n	8003e18 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dd6:	4b60      	ldr	r3, [pc, #384]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0302 	and.w	r3, r3, #2
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d11d      	bne.n	8003e1e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003de6:	e01a      	b.n	8003e1e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003de8:	4b5b      	ldr	r3, [pc, #364]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d116      	bne.n	8003e22 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003df4:	2301      	movs	r3, #1
 8003df6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003df8:	e013      	b.n	8003e22 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dfa:	4b57      	ldr	r3, [pc, #348]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10f      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e06:	4b54      	ldr	r3, [pc, #336]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d109      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e16:	e006      	b.n	8003e26 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e1c:	e004      	b.n	8003e28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e1e:	bf00      	nop
 8003e20:	e002      	b.n	8003e28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e22:	bf00      	nop
 8003e24:	e000      	b.n	8003e28 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e26:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10d      	bne.n	8003e4a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e2e:	4b4a      	ldr	r3, [pc, #296]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e30:	68db      	ldr	r3, [r3, #12]
 8003e32:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6819      	ldr	r1, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	011b      	lsls	r3, r3, #4
 8003e42:	430b      	orrs	r3, r1
 8003e44:	4944      	ldr	r1, [pc, #272]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e4a:	7bfb      	ldrb	r3, [r7, #15]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d17d      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a40      	ldr	r2, [pc, #256]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e5c:	f7fe fad2 	bl	8002404 <HAL_GetTick>
 8003e60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e62:	e009      	b.n	8003e78 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e64:	f7fe face 	bl	8002404 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d902      	bls.n	8003e78 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	73fb      	strb	r3, [r7, #15]
        break;
 8003e76:	e005      	b.n	8003e84 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e78:	4b37      	ldr	r3, [pc, #220]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1ef      	bne.n	8003e64 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d160      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d111      	bne.n	8003eb4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e90:	4b31      	ldr	r3, [pc, #196]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e92:	691b      	ldr	r3, [r3, #16]
 8003e94:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6892      	ldr	r2, [r2, #8]
 8003ea0:	0211      	lsls	r1, r2, #8
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	68d2      	ldr	r2, [r2, #12]
 8003ea6:	0912      	lsrs	r2, r2, #4
 8003ea8:	0452      	lsls	r2, r2, #17
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	492a      	ldr	r1, [pc, #168]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	610b      	str	r3, [r1, #16]
 8003eb2:	e027      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d112      	bne.n	8003ee0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eba:	4b27      	ldr	r3, [pc, #156]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003ec2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ec6:	687a      	ldr	r2, [r7, #4]
 8003ec8:	6892      	ldr	r2, [r2, #8]
 8003eca:	0211      	lsls	r1, r2, #8
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6912      	ldr	r2, [r2, #16]
 8003ed0:	0852      	lsrs	r2, r2, #1
 8003ed2:	3a01      	subs	r2, #1
 8003ed4:	0552      	lsls	r2, r2, #21
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	491f      	ldr	r1, [pc, #124]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	610b      	str	r3, [r1, #16]
 8003ede:	e011      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ee0:	4b1d      	ldr	r3, [pc, #116]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ee8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6892      	ldr	r2, [r2, #8]
 8003ef0:	0211      	lsls	r1, r2, #8
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6952      	ldr	r2, [r2, #20]
 8003ef6:	0852      	lsrs	r2, r2, #1
 8003ef8:	3a01      	subs	r2, #1
 8003efa:	0652      	lsls	r2, r2, #25
 8003efc:	430a      	orrs	r2, r1
 8003efe:	4916      	ldr	r1, [pc, #88]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f04:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a13      	ldr	r2, [pc, #76]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f0e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f10:	f7fe fa78 	bl	8002404 <HAL_GetTick>
 8003f14:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f16:	e009      	b.n	8003f2c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f18:	f7fe fa74 	bl	8002404 <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d902      	bls.n	8003f2c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	73fb      	strb	r3, [r7, #15]
          break;
 8003f2a:	e005      	b.n	8003f38 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f2c:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d0ef      	beq.n	8003f18 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d106      	bne.n	8003f4c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f3e:	4b06      	ldr	r3, [pc, #24]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f40:	691a      	ldr	r2, [r3, #16]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	699b      	ldr	r3, [r3, #24]
 8003f46:	4904      	ldr	r1, [pc, #16]	; (8003f58 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	40021000 	.word	0x40021000

08003f5c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f66:	2300      	movs	r3, #0
 8003f68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f6a:	4b6a      	ldr	r3, [pc, #424]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d018      	beq.n	8003fa8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f76:	4b67      	ldr	r3, [pc, #412]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f003 0203 	and.w	r2, r3, #3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d10d      	bne.n	8003fa2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
       ||
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d009      	beq.n	8003fa2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f8e:	4b61      	ldr	r3, [pc, #388]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	091b      	lsrs	r3, r3, #4
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
       ||
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d047      	beq.n	8004032 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	73fb      	strb	r3, [r7, #15]
 8003fa6:	e044      	b.n	8004032 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	d018      	beq.n	8003fe2 <RCCEx_PLLSAI2_Config+0x86>
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	d825      	bhi.n	8004000 <RCCEx_PLLSAI2_Config+0xa4>
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d002      	beq.n	8003fbe <RCCEx_PLLSAI2_Config+0x62>
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d009      	beq.n	8003fd0 <RCCEx_PLLSAI2_Config+0x74>
 8003fbc:	e020      	b.n	8004000 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fbe:	4b55      	ldr	r3, [pc, #340]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d11d      	bne.n	8004006 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fce:	e01a      	b.n	8004006 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fd0:	4b50      	ldr	r3, [pc, #320]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d116      	bne.n	800400a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fe0:	e013      	b.n	800400a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fe2:	4b4c      	ldr	r3, [pc, #304]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10f      	bne.n	800400e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fee:	4b49      	ldr	r3, [pc, #292]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d109      	bne.n	800400e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ffe:	e006      	b.n	800400e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	73fb      	strb	r3, [r7, #15]
      break;
 8004004:	e004      	b.n	8004010 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004006:	bf00      	nop
 8004008:	e002      	b.n	8004010 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800400a:	bf00      	nop
 800400c:	e000      	b.n	8004010 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800400e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004010:	7bfb      	ldrb	r3, [r7, #15]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d10d      	bne.n	8004032 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004016:	4b3f      	ldr	r3, [pc, #252]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6819      	ldr	r1, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	3b01      	subs	r3, #1
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	430b      	orrs	r3, r1
 800402c:	4939      	ldr	r1, [pc, #228]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800402e:	4313      	orrs	r3, r2
 8004030:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d167      	bne.n	8004108 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004038:	4b36      	ldr	r3, [pc, #216]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a35      	ldr	r2, [pc, #212]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800403e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004044:	f7fe f9de 	bl	8002404 <HAL_GetTick>
 8004048:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800404a:	e009      	b.n	8004060 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800404c:	f7fe f9da 	bl	8002404 <HAL_GetTick>
 8004050:	4602      	mov	r2, r0
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	2b02      	cmp	r3, #2
 8004058:	d902      	bls.n	8004060 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	73fb      	strb	r3, [r7, #15]
        break;
 800405e:	e005      	b.n	800406c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004060:	4b2c      	ldr	r3, [pc, #176]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d1ef      	bne.n	800404c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800406c:	7bfb      	ldrb	r3, [r7, #15]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d14a      	bne.n	8004108 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d111      	bne.n	800409c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004078:	4b26      	ldr	r3, [pc, #152]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004080:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6892      	ldr	r2, [r2, #8]
 8004088:	0211      	lsls	r1, r2, #8
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	68d2      	ldr	r2, [r2, #12]
 800408e:	0912      	lsrs	r2, r2, #4
 8004090:	0452      	lsls	r2, r2, #17
 8004092:	430a      	orrs	r2, r1
 8004094:	491f      	ldr	r1, [pc, #124]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004096:	4313      	orrs	r3, r2
 8004098:	614b      	str	r3, [r1, #20]
 800409a:	e011      	b.n	80040c0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800409c:	4b1d      	ldr	r3, [pc, #116]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 800409e:	695b      	ldr	r3, [r3, #20]
 80040a0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040a4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6892      	ldr	r2, [r2, #8]
 80040ac:	0211      	lsls	r1, r2, #8
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	6912      	ldr	r2, [r2, #16]
 80040b2:	0852      	lsrs	r2, r2, #1
 80040b4:	3a01      	subs	r2, #1
 80040b6:	0652      	lsls	r2, r2, #25
 80040b8:	430a      	orrs	r2, r1
 80040ba:	4916      	ldr	r1, [pc, #88]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80040c0:	4b14      	ldr	r3, [pc, #80]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a13      	ldr	r2, [pc, #76]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040cc:	f7fe f99a 	bl	8002404 <HAL_GetTick>
 80040d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040d2:	e009      	b.n	80040e8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040d4:	f7fe f996 	bl	8002404 <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d902      	bls.n	80040e8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	73fb      	strb	r3, [r7, #15]
          break;
 80040e6:	e005      	b.n	80040f4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040e8:	4b0a      	ldr	r3, [pc, #40]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d0ef      	beq.n	80040d4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80040f4:	7bfb      	ldrb	r3, [r7, #15]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d106      	bne.n	8004108 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040fa:	4b06      	ldr	r3, [pc, #24]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040fc:	695a      	ldr	r2, [r3, #20]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	695b      	ldr	r3, [r3, #20]
 8004102:	4904      	ldr	r1, [pc, #16]	; (8004114 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004104:	4313      	orrs	r3, r2
 8004106:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004108:	7bfb      	ldrb	r3, [r7, #15]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40021000 	.word	0x40021000

08004118 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e040      	b.n	80041ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800412e:	2b00      	cmp	r3, #0
 8004130:	d106      	bne.n	8004140 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f7fd ff7a 	bl	8002034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2224      	movs	r2, #36	; 0x24
 8004144:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0201 	bic.w	r2, r2, #1
 8004154:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415a:	2b00      	cmp	r3, #0
 800415c:	d002      	beq.n	8004164 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 ffc8 	bl	80050f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 fd0d 	bl	8004b84 <UART_SetConfig>
 800416a:	4603      	mov	r3, r0
 800416c:	2b01      	cmp	r3, #1
 800416e:	d101      	bne.n	8004174 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004170:	2301      	movs	r3, #1
 8004172:	e01b      	b.n	80041ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004182:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004192:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f042 0201 	orr.w	r2, r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f001 f847 	bl	8005238 <UART_CheckIdleState>
 80041aa:	4603      	mov	r3, r0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}

080041b4 <HAL_LIN_Init>:
  *          @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection
  *          @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d101      	bne.n	80041c8 <HAL_LIN_Init+0x14>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e05f      	b.n	8004288 <HAL_LIN_Init+0xd4>
  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
  /* Check the Break detection length parameter */
  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));

  /* LIN mode limited to 16-bit oversampling only */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041d0:	d101      	bne.n	80041d6 <HAL_LIN_Init+0x22>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e058      	b.n	8004288 <HAL_LIN_Init+0xd4>
  }
  /* LIN mode limited to 8-bit data length */
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d001      	beq.n	80041e2 <HAL_LIN_Init+0x2e>
  {
    return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e052      	b.n	8004288 <HAL_LIN_Init+0xd4>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d106      	bne.n	80041f8 <HAL_LIN_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fd ff1e 	bl	8002034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2224      	movs	r2, #36	; 0x24
 80041fc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0201 	bic.w	r2, r2, #1
 800420c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004212:	2b00      	cmp	r3, #0
 8004214:	d002      	beq.n	800421c <HAL_LIN_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 ff6c 	bl	80050f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 fcb1 	bl	8004b84 <UART_SetConfig>
 8004222:	4603      	mov	r3, r0
 8004224:	2b01      	cmp	r3, #1
 8004226:	d101      	bne.n	800422c <HAL_LIN_Init+0x78>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e02d      	b.n	8004288 <HAL_LIN_Init+0xd4>
  }

  /* In LIN mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800423a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800424a:	609a      	str	r2, [r3, #8]

  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800425a:	605a      	str	r2, [r3, #4]

  /* Set the USART LIN Break detection length. */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f023 0120 	bic.w	r1, r3, #32
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	430a      	orrs	r2, r1
 800426e:	605a      	str	r2, [r3, #4]

  __HAL_UART_ENABLE(huart);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 ffd9 	bl	8005238 <UART_CheckIdleState>
 8004286:	4603      	mov	r3, r0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08a      	sub	sp, #40	; 0x28
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042a4:	2b20      	cmp	r3, #32
 80042a6:	d178      	bne.n	800439a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d002      	beq.n	80042b4 <HAL_UART_Transmit+0x24>
 80042ae:	88fb      	ldrh	r3, [r7, #6]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e071      	b.n	800439c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2221      	movs	r2, #33	; 0x21
 80042c4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042c6:	f7fe f89d 	bl	8002404 <HAL_GetTick>
 80042ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	88fa      	ldrh	r2, [r7, #6]
 80042d0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	88fa      	ldrh	r2, [r7, #6]
 80042d8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e4:	d108      	bne.n	80042f8 <HAL_UART_Transmit+0x68>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d104      	bne.n	80042f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	61bb      	str	r3, [r7, #24]
 80042f6:	e003      	b.n	8004300 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004300:	e030      	b.n	8004364 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	9300      	str	r3, [sp, #0]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	2200      	movs	r2, #0
 800430a:	2180      	movs	r1, #128	; 0x80
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f001 f83b 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d004      	beq.n	8004322 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2220      	movs	r2, #32
 800431c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e03c      	b.n	800439c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10b      	bne.n	8004340 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	881a      	ldrh	r2, [r3, #0]
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004334:	b292      	uxth	r2, r2
 8004336:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004338:	69bb      	ldr	r3, [r7, #24]
 800433a:	3302      	adds	r3, #2
 800433c:	61bb      	str	r3, [r7, #24]
 800433e:	e008      	b.n	8004352 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	781a      	ldrb	r2, [r3, #0]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	b292      	uxth	r2, r2
 800434a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	3301      	adds	r3, #1
 8004350:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004358:	b29b      	uxth	r3, r3
 800435a:	3b01      	subs	r3, #1
 800435c:	b29a      	uxth	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800436a:	b29b      	uxth	r3, r3
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1c8      	bne.n	8004302 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	9300      	str	r3, [sp, #0]
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	2200      	movs	r2, #0
 8004378:	2140      	movs	r1, #64	; 0x40
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f001 f804 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d004      	beq.n	8004390 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2220      	movs	r2, #32
 800438a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e005      	b.n	800439c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2220      	movs	r2, #32
 8004394:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004396:	2300      	movs	r3, #0
 8004398:	e000      	b.n	800439c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800439a:	2302      	movs	r3, #2
  }
}
 800439c:	4618      	mov	r0, r3
 800439e:	3720      	adds	r7, #32
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b08a      	sub	sp, #40	; 0x28
 80043a8:	af02      	add	r7, sp, #8
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80043ba:	2b20      	cmp	r3, #32
 80043bc:	f040 80b6 	bne.w	800452c <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d002      	beq.n	80043cc <HAL_UART_Receive+0x28>
 80043c6:	88fb      	ldrh	r3, [r7, #6]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d101      	bne.n	80043d0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e0ae      	b.n	800452e <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2200      	movs	r2, #0
 80043d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2222      	movs	r2, #34	; 0x22
 80043dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2200      	movs	r2, #0
 80043e4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043e6:	f7fe f80d 	bl	8002404 <HAL_GetTick>
 80043ea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	88fa      	ldrh	r2, [r7, #6]
 80043f0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	88fa      	ldrh	r2, [r7, #6]
 80043f8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004404:	d10e      	bne.n	8004424 <HAL_UART_Receive+0x80>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	691b      	ldr	r3, [r3, #16]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d105      	bne.n	800441a <HAL_UART_Receive+0x76>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004414:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004418:	e02d      	b.n	8004476 <HAL_UART_Receive+0xd2>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	22ff      	movs	r2, #255	; 0xff
 800441e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004422:	e028      	b.n	8004476 <HAL_UART_Receive+0xd2>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10d      	bne.n	8004448 <HAL_UART_Receive+0xa4>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d104      	bne.n	800443e <HAL_UART_Receive+0x9a>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	22ff      	movs	r2, #255	; 0xff
 8004438:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800443c:	e01b      	b.n	8004476 <HAL_UART_Receive+0xd2>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	227f      	movs	r2, #127	; 0x7f
 8004442:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004446:	e016      	b.n	8004476 <HAL_UART_Receive+0xd2>
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004450:	d10d      	bne.n	800446e <HAL_UART_Receive+0xca>
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	691b      	ldr	r3, [r3, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d104      	bne.n	8004464 <HAL_UART_Receive+0xc0>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	227f      	movs	r2, #127	; 0x7f
 800445e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004462:	e008      	b.n	8004476 <HAL_UART_Receive+0xd2>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	223f      	movs	r2, #63	; 0x3f
 8004468:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800446c:	e003      	b.n	8004476 <HAL_UART_Receive+0xd2>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2200      	movs	r2, #0
 8004472:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800447c:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004486:	d108      	bne.n	800449a <HAL_UART_Receive+0xf6>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	691b      	ldr	r3, [r3, #16]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d104      	bne.n	800449a <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004490:	2300      	movs	r3, #0
 8004492:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	61bb      	str	r3, [r7, #24]
 8004498:	e003      	b.n	80044a2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800449e:	2300      	movs	r3, #0
 80044a0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80044a2:	e037      	b.n	8004514 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	2200      	movs	r2, #0
 80044ac:	2120      	movs	r1, #32
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f000 ff6a 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 80044b4:	4603      	mov	r3, r0
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2220      	movs	r2, #32
 80044be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e033      	b.n	800452e <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80044c6:	69fb      	ldr	r3, [r7, #28]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d10c      	bne.n	80044e6 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	8a7b      	ldrh	r3, [r7, #18]
 80044d6:	4013      	ands	r3, r2
 80044d8:	b29a      	uxth	r2, r3
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	3302      	adds	r3, #2
 80044e2:	61bb      	str	r3, [r7, #24]
 80044e4:	e00d      	b.n	8004502 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	8a7b      	ldrh	r3, [r7, #18]
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	4013      	ands	r3, r2
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	3301      	adds	r3, #1
 8004500:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004508:	b29b      	uxth	r3, r3
 800450a:	3b01      	subs	r3, #1
 800450c:	b29a      	uxth	r2, r3
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800451a:	b29b      	uxth	r3, r3
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1c1      	bne.n	80044a4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2220      	movs	r2, #32
 8004524:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004528:	2300      	movs	r3, #0
 800452a:	e000      	b.n	800452e <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 800452c:	2302      	movs	r3, #2
  }
}
 800452e:	4618      	mov	r0, r3
 8004530:	3720      	adds	r7, #32
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b0ba      	sub	sp, #232	; 0xe8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	69db      	ldr	r3, [r3, #28]
 8004546:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800455e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004562:	f640 030f 	movw	r3, #2063	; 0x80f
 8004566:	4013      	ands	r3, r2
 8004568:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800456c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d115      	bne.n	80045a0 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004574:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004578:	f003 0320 	and.w	r3, r3, #32
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00f      	beq.n	80045a0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004580:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004584:	f003 0320 	and.w	r3, r3, #32
 8004588:	2b00      	cmp	r3, #0
 800458a:	d009      	beq.n	80045a0 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 82ca 	beq.w	8004b2a <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	4798      	blx	r3
      }
      return;
 800459e:	e2c4      	b.n	8004b2a <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80045a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 8117 	beq.w	80047d8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80045aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d106      	bne.n	80045c4 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80045b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80045ba:	4b85      	ldr	r3, [pc, #532]	; (80047d0 <HAL_UART_IRQHandler+0x298>)
 80045bc:	4013      	ands	r3, r2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f000 810a 	beq.w	80047d8 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80045c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d011      	beq.n	80045f4 <HAL_UART_IRQHandler+0xbc>
 80045d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00b      	beq.n	80045f4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2201      	movs	r2, #1
 80045e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045ea:	f043 0201 	orr.w	r2, r3, #1
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80045f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d011      	beq.n	8004624 <HAL_UART_IRQHandler+0xec>
 8004600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00b      	beq.n	8004624 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2202      	movs	r2, #2
 8004612:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800461a:	f043 0204 	orr.w	r2, r3, #4
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004624:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d011      	beq.n	8004654 <HAL_UART_IRQHandler+0x11c>
 8004630:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00b      	beq.n	8004654 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2204      	movs	r2, #4
 8004642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800464a:	f043 0202 	orr.w	r2, r3, #2
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d017      	beq.n	8004690 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004660:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004664:	f003 0320 	and.w	r3, r3, #32
 8004668:	2b00      	cmp	r3, #0
 800466a:	d105      	bne.n	8004678 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800466c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004670:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00b      	beq.n	8004690 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	2208      	movs	r2, #8
 800467e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004686:	f043 0208 	orr.w	r2, r3, #8
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004690:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004694:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004698:	2b00      	cmp	r3, #0
 800469a:	d012      	beq.n	80046c2 <HAL_UART_IRQHandler+0x18a>
 800469c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00c      	beq.n	80046c2 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046b8:	f043 0220 	orr.w	r2, r3, #32
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	f000 8230 	beq.w	8004b2e <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80046ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00d      	beq.n	80046f6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046de:	f003 0320 	and.w	r3, r3, #32
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800470a:	2b40      	cmp	r3, #64	; 0x40
 800470c:	d005      	beq.n	800471a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800470e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004712:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004716:	2b00      	cmp	r3, #0
 8004718:	d04f      	beq.n	80047ba <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f000 fea1 	bl	8005462 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800472a:	2b40      	cmp	r3, #64	; 0x40
 800472c:	d141      	bne.n	80047b2 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3308      	adds	r3, #8
 8004734:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004738:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800473c:	e853 3f00 	ldrex	r3, [r3]
 8004740:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004744:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004748:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800474c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3308      	adds	r3, #8
 8004756:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800475a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800475e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004762:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004766:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800476a:	e841 2300 	strex	r3, r2, [r1]
 800476e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004772:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1d9      	bne.n	800472e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800477e:	2b00      	cmp	r3, #0
 8004780:	d013      	beq.n	80047aa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004786:	4a13      	ldr	r2, [pc, #76]	; (80047d4 <HAL_UART_IRQHandler+0x29c>)
 8004788:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800478e:	4618      	mov	r0, r3
 8004790:	f7fd ffb7 	bl	8002702 <HAL_DMA_Abort_IT>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d017      	beq.n	80047ca <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800479e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80047a4:	4610      	mov	r0, r2
 80047a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a8:	e00f      	b.n	80047ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f9d4 	bl	8004b58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b0:	e00b      	b.n	80047ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f000 f9d0 	bl	8004b58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047b8:	e007      	b.n	80047ca <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f000 f9cc 	bl	8004b58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80047c8:	e1b1      	b.n	8004b2e <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047ca:	bf00      	nop
    return;
 80047cc:	e1af      	b.n	8004b2e <HAL_UART_IRQHandler+0x5f6>
 80047ce:	bf00      	nop
 80047d0:	04000120 	.word	0x04000120
 80047d4:	0800552b 	.word	0x0800552b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047dc:	2b01      	cmp	r3, #1
 80047de:	f040 816a 	bne.w	8004ab6 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80047e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80047e6:	f003 0310 	and.w	r3, r3, #16
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	f000 8163 	beq.w	8004ab6 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80047f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047f4:	f003 0310 	and.w	r3, r3, #16
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 815c 	beq.w	8004ab6 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2210      	movs	r2, #16
 8004804:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004810:	2b40      	cmp	r3, #64	; 0x40
 8004812:	f040 80d4 	bne.w	80049be <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	685b      	ldr	r3, [r3, #4]
 800481e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004822:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 80ad 	beq.w	8004986 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004832:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004836:	429a      	cmp	r2, r3
 8004838:	f080 80a5 	bcs.w	8004986 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004842:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0320 	and.w	r3, r3, #32
 8004852:	2b00      	cmp	r3, #0
 8004854:	f040 8086 	bne.w	8004964 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004860:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004864:	e853 3f00 	ldrex	r3, [r3]
 8004868:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800486c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004874:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	461a      	mov	r2, r3
 800487e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004882:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004886:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800488e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004892:	e841 2300 	strex	r3, r2, [r1]
 8004896:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800489a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1da      	bne.n	8004858 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3308      	adds	r3, #8
 80048a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ac:	e853 3f00 	ldrex	r3, [r3]
 80048b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80048b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80048b4:	f023 0301 	bic.w	r3, r3, #1
 80048b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	3308      	adds	r3, #8
 80048c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80048c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80048ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80048ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80048d2:	e841 2300 	strex	r3, r2, [r1]
 80048d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80048d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1e1      	bne.n	80048a2 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	3308      	adds	r3, #8
 80048e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048e8:	e853 3f00 	ldrex	r3, [r3]
 80048ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80048ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3308      	adds	r3, #8
 80048fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8004902:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004904:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004906:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004908:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800490a:	e841 2300 	strex	r3, r2, [r1]
 800490e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004910:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1e3      	bne.n	80048de <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800492a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800492c:	e853 3f00 	ldrex	r3, [r3]
 8004930:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004932:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004934:	f023 0310 	bic.w	r3, r3, #16
 8004938:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	461a      	mov	r2, r3
 8004942:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004946:	65bb      	str	r3, [r7, #88]	; 0x58
 8004948:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800494c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800494e:	e841 2300 	strex	r3, r2, [r1]
 8004952:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004954:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004956:	2b00      	cmp	r3, #0
 8004958:	d1e4      	bne.n	8004924 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800495e:	4618      	mov	r0, r3
 8004960:	f7fd fe91 	bl	8002686 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2202      	movs	r2, #2
 8004968:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004976:	b29b      	uxth	r3, r3
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	b29b      	uxth	r3, r3
 800497c:	4619      	mov	r1, r3
 800497e:	6878      	ldr	r0, [r7, #4]
 8004980:	f000 f8f4 	bl	8004b6c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004984:	e0d5      	b.n	8004b32 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800498c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004990:	429a      	cmp	r2, r3
 8004992:	f040 80ce 	bne.w	8004b32 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 0320 	and.w	r3, r3, #32
 80049a2:	2b20      	cmp	r3, #32
 80049a4:	f040 80c5 	bne.w	8004b32 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2202      	movs	r2, #2
 80049ac:	665a      	str	r2, [r3, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80049b4:	4619      	mov	r1, r3
 80049b6:	6878      	ldr	r0, [r7, #4]
 80049b8:	f000 f8d8 	bl	8004b6c <HAL_UARTEx_RxEventCallback>
      return;
 80049bc:	e0b9      	b.n	8004b32 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 80ab 	beq.w	8004b36 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 80049e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f000 80a6 	beq.w	8004b36 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049f2:	e853 3f00 	ldrex	r3, [r3]
 80049f6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80049f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049fa:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80049fe:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	461a      	mov	r2, r3
 8004a08:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004a0c:	647b      	str	r3, [r7, #68]	; 0x44
 8004a0e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a14:	e841 2300 	strex	r3, r2, [r1]
 8004a18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d1e4      	bne.n	80049ea <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	3308      	adds	r3, #8
 8004a26:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	e853 3f00 	ldrex	r3, [r3]
 8004a2e:	623b      	str	r3, [r7, #32]
   return(result);
 8004a30:	6a3b      	ldr	r3, [r7, #32]
 8004a32:	f023 0301 	bic.w	r3, r3, #1
 8004a36:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3308      	adds	r3, #8
 8004a40:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004a44:	633a      	str	r2, [r7, #48]	; 0x30
 8004a46:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a48:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004a4a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a4c:	e841 2300 	strex	r3, r2, [r1]
 8004a50:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e3      	bne.n	8004a20 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	e853 3f00 	ldrex	r3, [r3]
 8004a78:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f023 0310 	bic.w	r3, r3, #16
 8004a80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	461a      	mov	r2, r3
 8004a8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004a8e:	61fb      	str	r3, [r7, #28]
 8004a90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a92:	69b9      	ldr	r1, [r7, #24]
 8004a94:	69fa      	ldr	r2, [r7, #28]
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	617b      	str	r3, [r7, #20]
   return(result);
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1e4      	bne.n	8004a6c <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004aa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004aac:	4619      	mov	r1, r3
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 f85c 	bl	8004b6c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004ab4:	e03f      	b.n	8004b36 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004aba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d00e      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x5a8>
 8004ac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d008      	beq.n	8004ae0 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004ad6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 fd66 	bl	80055aa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ade:	e02d      	b.n	8004b3c <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d00e      	beq.n	8004b0a <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d008      	beq.n	8004b0a <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d01c      	beq.n	8004b3a <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	4798      	blx	r3
    }
    return;
 8004b08:	e017      	b.n	8004b3a <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d012      	beq.n	8004b3c <HAL_UART_IRQHandler+0x604>
 8004b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d00c      	beq.n	8004b3c <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fd17 	bl	8005556 <UART_EndTransmit_IT>
    return;
 8004b28:	e008      	b.n	8004b3c <HAL_UART_IRQHandler+0x604>
      return;
 8004b2a:	bf00      	nop
 8004b2c:	e006      	b.n	8004b3c <HAL_UART_IRQHandler+0x604>
    return;
 8004b2e:	bf00      	nop
 8004b30:	e004      	b.n	8004b3c <HAL_UART_IRQHandler+0x604>
      return;
 8004b32:	bf00      	nop
 8004b34:	e002      	b.n	8004b3c <HAL_UART_IRQHandler+0x604>
      return;
 8004b36:	bf00      	nop
 8004b38:	e000      	b.n	8004b3c <HAL_UART_IRQHandler+0x604>
    return;
 8004b3a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004b3c:	37e8      	adds	r7, #232	; 0xe8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop

08004b44 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b083      	sub	sp, #12
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004b4c:	bf00      	nop
 8004b4e:	370c      	adds	r7, #12
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	460b      	mov	r3, r1
 8004b76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b88:	b08a      	sub	sp, #40	; 0x28
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	689a      	ldr	r2, [r3, #8]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	691b      	ldr	r3, [r3, #16]
 8004b9c:	431a      	orrs	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	69db      	ldr	r3, [r3, #28]
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	4ba4      	ldr	r3, [pc, #656]	; (8004e44 <UART_SetConfig+0x2c0>)
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	68fa      	ldr	r2, [r7, #12]
 8004bb8:	6812      	ldr	r2, [r2, #0]
 8004bba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004bbc:	430b      	orrs	r3, r1
 8004bbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	430a      	orrs	r2, r1
 8004bd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	699b      	ldr	r3, [r3, #24]
 8004bda:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a99      	ldr	r2, [pc, #612]	; (8004e48 <UART_SetConfig+0x2c4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d004      	beq.n	8004bf0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bec:	4313      	orrs	r3, r2
 8004bee:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c00:	430a      	orrs	r2, r1
 8004c02:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a90      	ldr	r2, [pc, #576]	; (8004e4c <UART_SetConfig+0x2c8>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d126      	bne.n	8004c5c <UART_SetConfig+0xd8>
 8004c0e:	4b90      	ldr	r3, [pc, #576]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c14:	f003 0303 	and.w	r3, r3, #3
 8004c18:	2b03      	cmp	r3, #3
 8004c1a:	d81b      	bhi.n	8004c54 <UART_SetConfig+0xd0>
 8004c1c:	a201      	add	r2, pc, #4	; (adr r2, 8004c24 <UART_SetConfig+0xa0>)
 8004c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c22:	bf00      	nop
 8004c24:	08004c35 	.word	0x08004c35
 8004c28:	08004c45 	.word	0x08004c45
 8004c2c:	08004c3d 	.word	0x08004c3d
 8004c30:	08004c4d 	.word	0x08004c4d
 8004c34:	2301      	movs	r3, #1
 8004c36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c3a:	e116      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c42:	e112      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004c44:	2304      	movs	r3, #4
 8004c46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c4a:	e10e      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004c4c:	2308      	movs	r3, #8
 8004c4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c52:	e10a      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004c54:	2310      	movs	r3, #16
 8004c56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c5a:	e106      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a7c      	ldr	r2, [pc, #496]	; (8004e54 <UART_SetConfig+0x2d0>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d138      	bne.n	8004cd8 <UART_SetConfig+0x154>
 8004c66:	4b7a      	ldr	r3, [pc, #488]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004c68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c6c:	f003 030c 	and.w	r3, r3, #12
 8004c70:	2b0c      	cmp	r3, #12
 8004c72:	d82d      	bhi.n	8004cd0 <UART_SetConfig+0x14c>
 8004c74:	a201      	add	r2, pc, #4	; (adr r2, 8004c7c <UART_SetConfig+0xf8>)
 8004c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7a:	bf00      	nop
 8004c7c:	08004cb1 	.word	0x08004cb1
 8004c80:	08004cd1 	.word	0x08004cd1
 8004c84:	08004cd1 	.word	0x08004cd1
 8004c88:	08004cd1 	.word	0x08004cd1
 8004c8c:	08004cc1 	.word	0x08004cc1
 8004c90:	08004cd1 	.word	0x08004cd1
 8004c94:	08004cd1 	.word	0x08004cd1
 8004c98:	08004cd1 	.word	0x08004cd1
 8004c9c:	08004cb9 	.word	0x08004cb9
 8004ca0:	08004cd1 	.word	0x08004cd1
 8004ca4:	08004cd1 	.word	0x08004cd1
 8004ca8:	08004cd1 	.word	0x08004cd1
 8004cac:	08004cc9 	.word	0x08004cc9
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cb6:	e0d8      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004cb8:	2302      	movs	r3, #2
 8004cba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cbe:	e0d4      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004cc0:	2304      	movs	r3, #4
 8004cc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cc6:	e0d0      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004cc8:	2308      	movs	r3, #8
 8004cca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cce:	e0cc      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004cd0:	2310      	movs	r3, #16
 8004cd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004cd6:	e0c8      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a5e      	ldr	r2, [pc, #376]	; (8004e58 <UART_SetConfig+0x2d4>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d125      	bne.n	8004d2e <UART_SetConfig+0x1aa>
 8004ce2:	4b5b      	ldr	r3, [pc, #364]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004cec:	2b30      	cmp	r3, #48	; 0x30
 8004cee:	d016      	beq.n	8004d1e <UART_SetConfig+0x19a>
 8004cf0:	2b30      	cmp	r3, #48	; 0x30
 8004cf2:	d818      	bhi.n	8004d26 <UART_SetConfig+0x1a2>
 8004cf4:	2b20      	cmp	r3, #32
 8004cf6:	d00a      	beq.n	8004d0e <UART_SetConfig+0x18a>
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d814      	bhi.n	8004d26 <UART_SetConfig+0x1a2>
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <UART_SetConfig+0x182>
 8004d00:	2b10      	cmp	r3, #16
 8004d02:	d008      	beq.n	8004d16 <UART_SetConfig+0x192>
 8004d04:	e00f      	b.n	8004d26 <UART_SetConfig+0x1a2>
 8004d06:	2300      	movs	r3, #0
 8004d08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d0c:	e0ad      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d0e:	2302      	movs	r3, #2
 8004d10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d14:	e0a9      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d16:	2304      	movs	r3, #4
 8004d18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d1c:	e0a5      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d1e:	2308      	movs	r3, #8
 8004d20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d24:	e0a1      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d26:	2310      	movs	r3, #16
 8004d28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d2c:	e09d      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a4a      	ldr	r2, [pc, #296]	; (8004e5c <UART_SetConfig+0x2d8>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d125      	bne.n	8004d84 <UART_SetConfig+0x200>
 8004d38:	4b45      	ldr	r3, [pc, #276]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d42:	2bc0      	cmp	r3, #192	; 0xc0
 8004d44:	d016      	beq.n	8004d74 <UART_SetConfig+0x1f0>
 8004d46:	2bc0      	cmp	r3, #192	; 0xc0
 8004d48:	d818      	bhi.n	8004d7c <UART_SetConfig+0x1f8>
 8004d4a:	2b80      	cmp	r3, #128	; 0x80
 8004d4c:	d00a      	beq.n	8004d64 <UART_SetConfig+0x1e0>
 8004d4e:	2b80      	cmp	r3, #128	; 0x80
 8004d50:	d814      	bhi.n	8004d7c <UART_SetConfig+0x1f8>
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d002      	beq.n	8004d5c <UART_SetConfig+0x1d8>
 8004d56:	2b40      	cmp	r3, #64	; 0x40
 8004d58:	d008      	beq.n	8004d6c <UART_SetConfig+0x1e8>
 8004d5a:	e00f      	b.n	8004d7c <UART_SetConfig+0x1f8>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d62:	e082      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d64:	2302      	movs	r3, #2
 8004d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d6a:	e07e      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d6c:	2304      	movs	r3, #4
 8004d6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d72:	e07a      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d74:	2308      	movs	r3, #8
 8004d76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d7a:	e076      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d7c:	2310      	movs	r3, #16
 8004d7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d82:	e072      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a35      	ldr	r2, [pc, #212]	; (8004e60 <UART_SetConfig+0x2dc>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d12a      	bne.n	8004de4 <UART_SetConfig+0x260>
 8004d8e:	4b30      	ldr	r3, [pc, #192]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d9c:	d01a      	beq.n	8004dd4 <UART_SetConfig+0x250>
 8004d9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004da2:	d81b      	bhi.n	8004ddc <UART_SetConfig+0x258>
 8004da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004da8:	d00c      	beq.n	8004dc4 <UART_SetConfig+0x240>
 8004daa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dae:	d815      	bhi.n	8004ddc <UART_SetConfig+0x258>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <UART_SetConfig+0x238>
 8004db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004db8:	d008      	beq.n	8004dcc <UART_SetConfig+0x248>
 8004dba:	e00f      	b.n	8004ddc <UART_SetConfig+0x258>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dc2:	e052      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dca:	e04e      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004dcc:	2304      	movs	r3, #4
 8004dce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dd2:	e04a      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004dd4:	2308      	movs	r3, #8
 8004dd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dda:	e046      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004ddc:	2310      	movs	r3, #16
 8004dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004de2:	e042      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a17      	ldr	r2, [pc, #92]	; (8004e48 <UART_SetConfig+0x2c4>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d13a      	bne.n	8004e64 <UART_SetConfig+0x2e0>
 8004dee:	4b18      	ldr	r3, [pc, #96]	; (8004e50 <UART_SetConfig+0x2cc>)
 8004df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004df4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004df8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004dfc:	d01a      	beq.n	8004e34 <UART_SetConfig+0x2b0>
 8004dfe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e02:	d81b      	bhi.n	8004e3c <UART_SetConfig+0x2b8>
 8004e04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e08:	d00c      	beq.n	8004e24 <UART_SetConfig+0x2a0>
 8004e0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e0e:	d815      	bhi.n	8004e3c <UART_SetConfig+0x2b8>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <UART_SetConfig+0x298>
 8004e14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e18:	d008      	beq.n	8004e2c <UART_SetConfig+0x2a8>
 8004e1a:	e00f      	b.n	8004e3c <UART_SetConfig+0x2b8>
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e22:	e022      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004e24:	2302      	movs	r3, #2
 8004e26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e2a:	e01e      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e32:	e01a      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004e34:	2308      	movs	r3, #8
 8004e36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e3a:	e016      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004e3c:	2310      	movs	r3, #16
 8004e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e42:	e012      	b.n	8004e6a <UART_SetConfig+0x2e6>
 8004e44:	efff69f3 	.word	0xefff69f3
 8004e48:	40008000 	.word	0x40008000
 8004e4c:	40013800 	.word	0x40013800
 8004e50:	40021000 	.word	0x40021000
 8004e54:	40004400 	.word	0x40004400
 8004e58:	40004800 	.word	0x40004800
 8004e5c:	40004c00 	.word	0x40004c00
 8004e60:	40005000 	.word	0x40005000
 8004e64:	2310      	movs	r3, #16
 8004e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a9f      	ldr	r2, [pc, #636]	; (80050ec <UART_SetConfig+0x568>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d17a      	bne.n	8004f6a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	d824      	bhi.n	8004ec6 <UART_SetConfig+0x342>
 8004e7c:	a201      	add	r2, pc, #4	; (adr r2, 8004e84 <UART_SetConfig+0x300>)
 8004e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e82:	bf00      	nop
 8004e84:	08004ea9 	.word	0x08004ea9
 8004e88:	08004ec7 	.word	0x08004ec7
 8004e8c:	08004eb1 	.word	0x08004eb1
 8004e90:	08004ec7 	.word	0x08004ec7
 8004e94:	08004eb7 	.word	0x08004eb7
 8004e98:	08004ec7 	.word	0x08004ec7
 8004e9c:	08004ec7 	.word	0x08004ec7
 8004ea0:	08004ec7 	.word	0x08004ec7
 8004ea4:	08004ebf 	.word	0x08004ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ea8:	f7fe fbee 	bl	8003688 <HAL_RCC_GetPCLK1Freq>
 8004eac:	61f8      	str	r0, [r7, #28]
        break;
 8004eae:	e010      	b.n	8004ed2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004eb0:	4b8f      	ldr	r3, [pc, #572]	; (80050f0 <UART_SetConfig+0x56c>)
 8004eb2:	61fb      	str	r3, [r7, #28]
        break;
 8004eb4:	e00d      	b.n	8004ed2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eb6:	f7fe fb4f 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 8004eba:	61f8      	str	r0, [r7, #28]
        break;
 8004ebc:	e009      	b.n	8004ed2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ebe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ec2:	61fb      	str	r3, [r7, #28]
        break;
 8004ec4:	e005      	b.n	8004ed2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004ed0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004ed2:	69fb      	ldr	r3, [r7, #28]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f000 80fb 	beq.w	80050d0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	005b      	lsls	r3, r3, #1
 8004ee2:	4413      	add	r3, r2
 8004ee4:	69fa      	ldr	r2, [r7, #28]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d305      	bcc.n	8004ef6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004ef0:	69fa      	ldr	r2, [r7, #28]
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d903      	bls.n	8004efe <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004efc:	e0e8      	b.n	80050d0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	2200      	movs	r2, #0
 8004f02:	461c      	mov	r4, r3
 8004f04:	4615      	mov	r5, r2
 8004f06:	f04f 0200 	mov.w	r2, #0
 8004f0a:	f04f 0300 	mov.w	r3, #0
 8004f0e:	022b      	lsls	r3, r5, #8
 8004f10:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004f14:	0222      	lsls	r2, r4, #8
 8004f16:	68f9      	ldr	r1, [r7, #12]
 8004f18:	6849      	ldr	r1, [r1, #4]
 8004f1a:	0849      	lsrs	r1, r1, #1
 8004f1c:	2000      	movs	r0, #0
 8004f1e:	4688      	mov	r8, r1
 8004f20:	4681      	mov	r9, r0
 8004f22:	eb12 0a08 	adds.w	sl, r2, r8
 8004f26:	eb43 0b09 	adc.w	fp, r3, r9
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	603b      	str	r3, [r7, #0]
 8004f32:	607a      	str	r2, [r7, #4]
 8004f34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004f38:	4650      	mov	r0, sl
 8004f3a:	4659      	mov	r1, fp
 8004f3c:	f7fb f998 	bl	8000270 <__aeabi_uldivmod>
 8004f40:	4602      	mov	r2, r0
 8004f42:	460b      	mov	r3, r1
 8004f44:	4613      	mov	r3, r2
 8004f46:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f4e:	d308      	bcc.n	8004f62 <UART_SetConfig+0x3de>
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f56:	d204      	bcs.n	8004f62 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	69ba      	ldr	r2, [r7, #24]
 8004f5e:	60da      	str	r2, [r3, #12]
 8004f60:	e0b6      	b.n	80050d0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004f68:	e0b2      	b.n	80050d0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f72:	d15e      	bne.n	8005032 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004f74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004f78:	2b08      	cmp	r3, #8
 8004f7a:	d828      	bhi.n	8004fce <UART_SetConfig+0x44a>
 8004f7c:	a201      	add	r2, pc, #4	; (adr r2, 8004f84 <UART_SetConfig+0x400>)
 8004f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f82:	bf00      	nop
 8004f84:	08004fa9 	.word	0x08004fa9
 8004f88:	08004fb1 	.word	0x08004fb1
 8004f8c:	08004fb9 	.word	0x08004fb9
 8004f90:	08004fcf 	.word	0x08004fcf
 8004f94:	08004fbf 	.word	0x08004fbf
 8004f98:	08004fcf 	.word	0x08004fcf
 8004f9c:	08004fcf 	.word	0x08004fcf
 8004fa0:	08004fcf 	.word	0x08004fcf
 8004fa4:	08004fc7 	.word	0x08004fc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fa8:	f7fe fb6e 	bl	8003688 <HAL_RCC_GetPCLK1Freq>
 8004fac:	61f8      	str	r0, [r7, #28]
        break;
 8004fae:	e014      	b.n	8004fda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fb0:	f7fe fb80 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 8004fb4:	61f8      	str	r0, [r7, #28]
        break;
 8004fb6:	e010      	b.n	8004fda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fb8:	4b4d      	ldr	r3, [pc, #308]	; (80050f0 <UART_SetConfig+0x56c>)
 8004fba:	61fb      	str	r3, [r7, #28]
        break;
 8004fbc:	e00d      	b.n	8004fda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fbe:	f7fe facb 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 8004fc2:	61f8      	str	r0, [r7, #28]
        break;
 8004fc4:	e009      	b.n	8004fda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fca:	61fb      	str	r3, [r7, #28]
        break;
 8004fcc:	e005      	b.n	8004fda <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004fd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d077      	beq.n	80050d0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	005a      	lsls	r2, r3, #1
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	085b      	lsrs	r3, r3, #1
 8004fea:	441a      	add	r2, r3
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	2b0f      	cmp	r3, #15
 8004ffa:	d916      	bls.n	800502a <UART_SetConfig+0x4a6>
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005002:	d212      	bcs.n	800502a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	b29b      	uxth	r3, r3
 8005008:	f023 030f 	bic.w	r3, r3, #15
 800500c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	085b      	lsrs	r3, r3, #1
 8005012:	b29b      	uxth	r3, r3
 8005014:	f003 0307 	and.w	r3, r3, #7
 8005018:	b29a      	uxth	r2, r3
 800501a:	8afb      	ldrh	r3, [r7, #22]
 800501c:	4313      	orrs	r3, r2
 800501e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	8afa      	ldrh	r2, [r7, #22]
 8005026:	60da      	str	r2, [r3, #12]
 8005028:	e052      	b.n	80050d0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005030:	e04e      	b.n	80050d0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005032:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005036:	2b08      	cmp	r3, #8
 8005038:	d827      	bhi.n	800508a <UART_SetConfig+0x506>
 800503a:	a201      	add	r2, pc, #4	; (adr r2, 8005040 <UART_SetConfig+0x4bc>)
 800503c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005040:	08005065 	.word	0x08005065
 8005044:	0800506d 	.word	0x0800506d
 8005048:	08005075 	.word	0x08005075
 800504c:	0800508b 	.word	0x0800508b
 8005050:	0800507b 	.word	0x0800507b
 8005054:	0800508b 	.word	0x0800508b
 8005058:	0800508b 	.word	0x0800508b
 800505c:	0800508b 	.word	0x0800508b
 8005060:	08005083 	.word	0x08005083
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005064:	f7fe fb10 	bl	8003688 <HAL_RCC_GetPCLK1Freq>
 8005068:	61f8      	str	r0, [r7, #28]
        break;
 800506a:	e014      	b.n	8005096 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800506c:	f7fe fb22 	bl	80036b4 <HAL_RCC_GetPCLK2Freq>
 8005070:	61f8      	str	r0, [r7, #28]
        break;
 8005072:	e010      	b.n	8005096 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005074:	4b1e      	ldr	r3, [pc, #120]	; (80050f0 <UART_SetConfig+0x56c>)
 8005076:	61fb      	str	r3, [r7, #28]
        break;
 8005078:	e00d      	b.n	8005096 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800507a:	f7fe fa6d 	bl	8003558 <HAL_RCC_GetSysClockFreq>
 800507e:	61f8      	str	r0, [r7, #28]
        break;
 8005080:	e009      	b.n	8005096 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005082:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005086:	61fb      	str	r3, [r7, #28]
        break;
 8005088:	e005      	b.n	8005096 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005094:	bf00      	nop
    }

    if (pclk != 0U)
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d019      	beq.n	80050d0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	085a      	lsrs	r2, r3, #1
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	441a      	add	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050b0:	69bb      	ldr	r3, [r7, #24]
 80050b2:	2b0f      	cmp	r3, #15
 80050b4:	d909      	bls.n	80050ca <UART_SetConfig+0x546>
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050bc:	d205      	bcs.n	80050ca <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60da      	str	r2, [r3, #12]
 80050c8:	e002      	b.n	80050d0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80050dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3728      	adds	r7, #40	; 0x28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050ea:	bf00      	nop
 80050ec:	40008000 	.word	0x40008000
 80050f0:	00f42400 	.word	0x00f42400

080050f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005100:	f003 0308 	and.w	r3, r3, #8
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00a      	beq.n	800511e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	430a      	orrs	r2, r1
 800513e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005144:	f003 0302 	and.w	r3, r3, #2
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	430a      	orrs	r2, r1
 8005160:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005166:	f003 0304 	and.w	r3, r3, #4
 800516a:	2b00      	cmp	r3, #0
 800516c:	d00a      	beq.n	8005184 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	430a      	orrs	r2, r1
 8005182:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005188:	f003 0310 	and.w	r3, r3, #16
 800518c:	2b00      	cmp	r3, #0
 800518e:	d00a      	beq.n	80051a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	430a      	orrs	r2, r1
 80051a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00a      	beq.n	80051c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01a      	beq.n	800520a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051f2:	d10a      	bne.n	800520a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	605a      	str	r2, [r3, #4]
  }
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b098      	sub	sp, #96	; 0x60
 800523c:	af02      	add	r7, sp, #8
 800523e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005248:	f7fd f8dc 	bl	8002404 <HAL_GetTick>
 800524c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0308 	and.w	r3, r3, #8
 8005258:	2b08      	cmp	r3, #8
 800525a:	d12e      	bne.n	80052ba <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800525c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005260:	9300      	str	r3, [sp, #0]
 8005262:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005264:	2200      	movs	r2, #0
 8005266:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 f88c 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d021      	beq.n	80052ba <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527e:	e853 3f00 	ldrex	r3, [r3]
 8005282:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005286:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800528a:	653b      	str	r3, [r7, #80]	; 0x50
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	461a      	mov	r2, r3
 8005292:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005294:	647b      	str	r3, [r7, #68]	; 0x44
 8005296:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005298:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800529a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800529c:	e841 2300 	strex	r3, r2, [r1]
 80052a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d1e6      	bne.n	8005276 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2220      	movs	r2, #32
 80052ac:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2200      	movs	r2, #0
 80052b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e062      	b.n	8005380 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d149      	bne.n	800535c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052cc:	9300      	str	r3, [sp, #0]
 80052ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052d0:	2200      	movs	r2, #0
 80052d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052d6:	6878      	ldr	r0, [r7, #4]
 80052d8:	f000 f856 	bl	8005388 <UART_WaitOnFlagUntilTimeout>
 80052dc:	4603      	mov	r3, r0
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d03c      	beq.n	800535c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ea:	e853 3f00 	ldrex	r3, [r3]
 80052ee:	623b      	str	r3, [r7, #32]
   return(result);
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80052f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	461a      	mov	r2, r3
 80052fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005300:	633b      	str	r3, [r7, #48]	; 0x30
 8005302:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005304:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005306:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005308:	e841 2300 	strex	r3, r2, [r1]
 800530c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800530e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1e6      	bne.n	80052e2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	3308      	adds	r3, #8
 800531a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	e853 3f00 	ldrex	r3, [r3]
 8005322:	60fb      	str	r3, [r7, #12]
   return(result);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f023 0301 	bic.w	r3, r3, #1
 800532a:	64bb      	str	r3, [r7, #72]	; 0x48
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	3308      	adds	r3, #8
 8005332:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005334:	61fa      	str	r2, [r7, #28]
 8005336:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005338:	69b9      	ldr	r1, [r7, #24]
 800533a:	69fa      	ldr	r2, [r7, #28]
 800533c:	e841 2300 	strex	r3, r2, [r1]
 8005340:	617b      	str	r3, [r7, #20]
   return(result);
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1e5      	bne.n	8005314 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2220      	movs	r2, #32
 800534c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e011      	b.n	8005380 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2220      	movs	r2, #32
 8005360:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2220      	movs	r2, #32
 8005366:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3758      	adds	r7, #88	; 0x58
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005398:	e04f      	b.n	800543a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d04b      	beq.n	800543a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a2:	f7fd f82f 	bl	8002404 <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	69ba      	ldr	r2, [r7, #24]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d302      	bcc.n	80053b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d101      	bne.n	80053bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e04e      	b.n	800545a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0304 	and.w	r3, r3, #4
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d037      	beq.n	800543a <UART_WaitOnFlagUntilTimeout+0xb2>
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	2b80      	cmp	r3, #128	; 0x80
 80053ce:	d034      	beq.n	800543a <UART_WaitOnFlagUntilTimeout+0xb2>
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	2b40      	cmp	r3, #64	; 0x40
 80053d4:	d031      	beq.n	800543a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	69db      	ldr	r3, [r3, #28]
 80053dc:	f003 0308 	and.w	r3, r3, #8
 80053e0:	2b08      	cmp	r3, #8
 80053e2:	d110      	bne.n	8005406 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2208      	movs	r2, #8
 80053ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 f838 	bl	8005462 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2208      	movs	r2, #8
 80053f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e029      	b.n	800545a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	69db      	ldr	r3, [r3, #28]
 800540c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005410:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005414:	d111      	bne.n	800543a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800541e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f000 f81e 	bl	8005462 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2220      	movs	r2, #32
 800542a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2200      	movs	r2, #0
 8005432:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e00f      	b.n	800545a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	69da      	ldr	r2, [r3, #28]
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	4013      	ands	r3, r2
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	429a      	cmp	r2, r3
 8005448:	bf0c      	ite	eq
 800544a:	2301      	moveq	r3, #1
 800544c:	2300      	movne	r3, #0
 800544e:	b2db      	uxtb	r3, r3
 8005450:	461a      	mov	r2, r3
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	429a      	cmp	r2, r3
 8005456:	d0a0      	beq.n	800539a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3710      	adds	r7, #16
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005462:	b480      	push	{r7}
 8005464:	b095      	sub	sp, #84	; 0x54
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800547a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800547e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	461a      	mov	r2, r3
 8005486:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005488:	643b      	str	r3, [r7, #64]	; 0x40
 800548a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800548e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005490:	e841 2300 	strex	r3, r2, [r1]
 8005494:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1e6      	bne.n	800546a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	3308      	adds	r3, #8
 80054a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a4:	6a3b      	ldr	r3, [r7, #32]
 80054a6:	e853 3f00 	ldrex	r3, [r3]
 80054aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80054ac:	69fb      	ldr	r3, [r7, #28]
 80054ae:	f023 0301 	bic.w	r3, r3, #1
 80054b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3308      	adds	r3, #8
 80054ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054c4:	e841 2300 	strex	r3, r2, [r1]
 80054c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d1e5      	bne.n	800549c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d118      	bne.n	800550a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	e853 3f00 	ldrex	r3, [r3]
 80054e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f023 0310 	bic.w	r3, r3, #16
 80054ec:	647b      	str	r3, [r7, #68]	; 0x44
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	461a      	mov	r2, r3
 80054f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054f6:	61bb      	str	r3, [r7, #24]
 80054f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fa:	6979      	ldr	r1, [r7, #20]
 80054fc:	69ba      	ldr	r2, [r7, #24]
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	613b      	str	r3, [r7, #16]
   return(result);
 8005504:	693b      	ldr	r3, [r7, #16]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1e6      	bne.n	80054d8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2220      	movs	r2, #32
 800550e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2200      	movs	r2, #0
 800551c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800551e:	bf00      	nop
 8005520:	3754      	adds	r7, #84	; 0x54
 8005522:	46bd      	mov	sp, r7
 8005524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005528:	4770      	bx	lr

0800552a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800552a:	b580      	push	{r7, lr}
 800552c:	b084      	sub	sp, #16
 800552e:	af00      	add	r7, sp, #0
 8005530:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005536:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005548:	68f8      	ldr	r0, [r7, #12]
 800554a:	f7ff fb05 	bl	8004b58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800554e:	bf00      	nop
 8005550:	3710      	adds	r7, #16
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}

08005556 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005556:	b580      	push	{r7, lr}
 8005558:	b088      	sub	sp, #32
 800555a:	af00      	add	r7, sp, #0
 800555c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	e853 3f00 	ldrex	r3, [r3]
 800556a:	60bb      	str	r3, [r7, #8]
   return(result);
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005572:	61fb      	str	r3, [r7, #28]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	69fb      	ldr	r3, [r7, #28]
 800557c:	61bb      	str	r3, [r7, #24]
 800557e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005580:	6979      	ldr	r1, [r7, #20]
 8005582:	69ba      	ldr	r2, [r7, #24]
 8005584:	e841 2300 	strex	r3, r2, [r1]
 8005588:	613b      	str	r3, [r7, #16]
   return(result);
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1e6      	bne.n	800555e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2220      	movs	r2, #32
 8005594:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f7ff fad1 	bl	8004b44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055a2:	bf00      	nop
 80055a4:	3720      	adds	r7, #32
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b083      	sub	sp, #12
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80055b2:	bf00      	nop
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr

080055be <_ZdlPvj>:
 80055be:	f000 b817 	b.w	80055f0 <_ZdlPv>

080055c2 <_Znwj>:
 80055c2:	2801      	cmp	r0, #1
 80055c4:	bf38      	it	cc
 80055c6:	2001      	movcc	r0, #1
 80055c8:	b510      	push	{r4, lr}
 80055ca:	4604      	mov	r4, r0
 80055cc:	4620      	mov	r0, r4
 80055ce:	f000 f821 	bl	8005614 <malloc>
 80055d2:	b100      	cbz	r0, 80055d6 <_Znwj+0x14>
 80055d4:	bd10      	pop	{r4, pc}
 80055d6:	f000 f80d 	bl	80055f4 <_ZSt15get_new_handlerv>
 80055da:	b908      	cbnz	r0, 80055e0 <_Znwj+0x1e>
 80055dc:	f000 f812 	bl	8005604 <abort>
 80055e0:	4780      	blx	r0
 80055e2:	e7f3      	b.n	80055cc <_Znwj+0xa>

080055e4 <_ZSt17__throw_bad_allocv>:
 80055e4:	b508      	push	{r3, lr}
 80055e6:	f000 f80d 	bl	8005604 <abort>

080055ea <_ZSt20__throw_length_errorPKc>:
 80055ea:	b508      	push	{r3, lr}
 80055ec:	f000 f80a 	bl	8005604 <abort>

080055f0 <_ZdlPv>:
 80055f0:	f000 b818 	b.w	8005624 <free>

080055f4 <_ZSt15get_new_handlerv>:
 80055f4:	4b02      	ldr	r3, [pc, #8]	; (8005600 <_ZSt15get_new_handlerv+0xc>)
 80055f6:	6818      	ldr	r0, [r3, #0]
 80055f8:	f3bf 8f5b 	dmb	ish
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	20000114 	.word	0x20000114

08005604 <abort>:
 8005604:	b508      	push	{r3, lr}
 8005606:	2006      	movs	r0, #6
 8005608:	f000 fb08 	bl	8005c1c <raise>
 800560c:	2001      	movs	r0, #1
 800560e:	f7fc fdc3 	bl	8002198 <_exit>
	...

08005614 <malloc>:
 8005614:	4b02      	ldr	r3, [pc, #8]	; (8005620 <malloc+0xc>)
 8005616:	4601      	mov	r1, r0
 8005618:	6818      	ldr	r0, [r3, #0]
 800561a:	f000 b82b 	b.w	8005674 <_malloc_r>
 800561e:	bf00      	nop
 8005620:	20000064 	.word	0x20000064

08005624 <free>:
 8005624:	4b02      	ldr	r3, [pc, #8]	; (8005630 <free+0xc>)
 8005626:	4601      	mov	r1, r0
 8005628:	6818      	ldr	r0, [r3, #0]
 800562a:	f000 bb95 	b.w	8005d58 <_free_r>
 800562e:	bf00      	nop
 8005630:	20000064 	.word	0x20000064

08005634 <sbrk_aligned>:
 8005634:	b570      	push	{r4, r5, r6, lr}
 8005636:	4e0e      	ldr	r6, [pc, #56]	; (8005670 <sbrk_aligned+0x3c>)
 8005638:	460c      	mov	r4, r1
 800563a:	6831      	ldr	r1, [r6, #0]
 800563c:	4605      	mov	r5, r0
 800563e:	b911      	cbnz	r1, 8005646 <sbrk_aligned+0x12>
 8005640:	f000 fb3c 	bl	8005cbc <_sbrk_r>
 8005644:	6030      	str	r0, [r6, #0]
 8005646:	4621      	mov	r1, r4
 8005648:	4628      	mov	r0, r5
 800564a:	f000 fb37 	bl	8005cbc <_sbrk_r>
 800564e:	1c43      	adds	r3, r0, #1
 8005650:	d00a      	beq.n	8005668 <sbrk_aligned+0x34>
 8005652:	1cc4      	adds	r4, r0, #3
 8005654:	f024 0403 	bic.w	r4, r4, #3
 8005658:	42a0      	cmp	r0, r4
 800565a:	d007      	beq.n	800566c <sbrk_aligned+0x38>
 800565c:	1a21      	subs	r1, r4, r0
 800565e:	4628      	mov	r0, r5
 8005660:	f000 fb2c 	bl	8005cbc <_sbrk_r>
 8005664:	3001      	adds	r0, #1
 8005666:	d101      	bne.n	800566c <sbrk_aligned+0x38>
 8005668:	f04f 34ff 	mov.w	r4, #4294967295
 800566c:	4620      	mov	r0, r4
 800566e:	bd70      	pop	{r4, r5, r6, pc}
 8005670:	2000011c 	.word	0x2000011c

08005674 <_malloc_r>:
 8005674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005678:	1ccd      	adds	r5, r1, #3
 800567a:	f025 0503 	bic.w	r5, r5, #3
 800567e:	3508      	adds	r5, #8
 8005680:	2d0c      	cmp	r5, #12
 8005682:	bf38      	it	cc
 8005684:	250c      	movcc	r5, #12
 8005686:	2d00      	cmp	r5, #0
 8005688:	4607      	mov	r7, r0
 800568a:	db01      	blt.n	8005690 <_malloc_r+0x1c>
 800568c:	42a9      	cmp	r1, r5
 800568e:	d905      	bls.n	800569c <_malloc_r+0x28>
 8005690:	230c      	movs	r3, #12
 8005692:	603b      	str	r3, [r7, #0]
 8005694:	2600      	movs	r6, #0
 8005696:	4630      	mov	r0, r6
 8005698:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800569c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005770 <_malloc_r+0xfc>
 80056a0:	f000 f868 	bl	8005774 <__malloc_lock>
 80056a4:	f8d8 3000 	ldr.w	r3, [r8]
 80056a8:	461c      	mov	r4, r3
 80056aa:	bb5c      	cbnz	r4, 8005704 <_malloc_r+0x90>
 80056ac:	4629      	mov	r1, r5
 80056ae:	4638      	mov	r0, r7
 80056b0:	f7ff ffc0 	bl	8005634 <sbrk_aligned>
 80056b4:	1c43      	adds	r3, r0, #1
 80056b6:	4604      	mov	r4, r0
 80056b8:	d155      	bne.n	8005766 <_malloc_r+0xf2>
 80056ba:	f8d8 4000 	ldr.w	r4, [r8]
 80056be:	4626      	mov	r6, r4
 80056c0:	2e00      	cmp	r6, #0
 80056c2:	d145      	bne.n	8005750 <_malloc_r+0xdc>
 80056c4:	2c00      	cmp	r4, #0
 80056c6:	d048      	beq.n	800575a <_malloc_r+0xe6>
 80056c8:	6823      	ldr	r3, [r4, #0]
 80056ca:	4631      	mov	r1, r6
 80056cc:	4638      	mov	r0, r7
 80056ce:	eb04 0903 	add.w	r9, r4, r3
 80056d2:	f000 faf3 	bl	8005cbc <_sbrk_r>
 80056d6:	4581      	cmp	r9, r0
 80056d8:	d13f      	bne.n	800575a <_malloc_r+0xe6>
 80056da:	6821      	ldr	r1, [r4, #0]
 80056dc:	1a6d      	subs	r5, r5, r1
 80056de:	4629      	mov	r1, r5
 80056e0:	4638      	mov	r0, r7
 80056e2:	f7ff ffa7 	bl	8005634 <sbrk_aligned>
 80056e6:	3001      	adds	r0, #1
 80056e8:	d037      	beq.n	800575a <_malloc_r+0xe6>
 80056ea:	6823      	ldr	r3, [r4, #0]
 80056ec:	442b      	add	r3, r5
 80056ee:	6023      	str	r3, [r4, #0]
 80056f0:	f8d8 3000 	ldr.w	r3, [r8]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d038      	beq.n	800576a <_malloc_r+0xf6>
 80056f8:	685a      	ldr	r2, [r3, #4]
 80056fa:	42a2      	cmp	r2, r4
 80056fc:	d12b      	bne.n	8005756 <_malloc_r+0xe2>
 80056fe:	2200      	movs	r2, #0
 8005700:	605a      	str	r2, [r3, #4]
 8005702:	e00f      	b.n	8005724 <_malloc_r+0xb0>
 8005704:	6822      	ldr	r2, [r4, #0]
 8005706:	1b52      	subs	r2, r2, r5
 8005708:	d41f      	bmi.n	800574a <_malloc_r+0xd6>
 800570a:	2a0b      	cmp	r2, #11
 800570c:	d917      	bls.n	800573e <_malloc_r+0xca>
 800570e:	1961      	adds	r1, r4, r5
 8005710:	42a3      	cmp	r3, r4
 8005712:	6025      	str	r5, [r4, #0]
 8005714:	bf18      	it	ne
 8005716:	6059      	strne	r1, [r3, #4]
 8005718:	6863      	ldr	r3, [r4, #4]
 800571a:	bf08      	it	eq
 800571c:	f8c8 1000 	streq.w	r1, [r8]
 8005720:	5162      	str	r2, [r4, r5]
 8005722:	604b      	str	r3, [r1, #4]
 8005724:	4638      	mov	r0, r7
 8005726:	f104 060b 	add.w	r6, r4, #11
 800572a:	f000 f829 	bl	8005780 <__malloc_unlock>
 800572e:	f026 0607 	bic.w	r6, r6, #7
 8005732:	1d23      	adds	r3, r4, #4
 8005734:	1af2      	subs	r2, r6, r3
 8005736:	d0ae      	beq.n	8005696 <_malloc_r+0x22>
 8005738:	1b9b      	subs	r3, r3, r6
 800573a:	50a3      	str	r3, [r4, r2]
 800573c:	e7ab      	b.n	8005696 <_malloc_r+0x22>
 800573e:	42a3      	cmp	r3, r4
 8005740:	6862      	ldr	r2, [r4, #4]
 8005742:	d1dd      	bne.n	8005700 <_malloc_r+0x8c>
 8005744:	f8c8 2000 	str.w	r2, [r8]
 8005748:	e7ec      	b.n	8005724 <_malloc_r+0xb0>
 800574a:	4623      	mov	r3, r4
 800574c:	6864      	ldr	r4, [r4, #4]
 800574e:	e7ac      	b.n	80056aa <_malloc_r+0x36>
 8005750:	4634      	mov	r4, r6
 8005752:	6876      	ldr	r6, [r6, #4]
 8005754:	e7b4      	b.n	80056c0 <_malloc_r+0x4c>
 8005756:	4613      	mov	r3, r2
 8005758:	e7cc      	b.n	80056f4 <_malloc_r+0x80>
 800575a:	230c      	movs	r3, #12
 800575c:	603b      	str	r3, [r7, #0]
 800575e:	4638      	mov	r0, r7
 8005760:	f000 f80e 	bl	8005780 <__malloc_unlock>
 8005764:	e797      	b.n	8005696 <_malloc_r+0x22>
 8005766:	6025      	str	r5, [r4, #0]
 8005768:	e7dc      	b.n	8005724 <_malloc_r+0xb0>
 800576a:	605b      	str	r3, [r3, #4]
 800576c:	deff      	udf	#255	; 0xff
 800576e:	bf00      	nop
 8005770:	20000118 	.word	0x20000118

08005774 <__malloc_lock>:
 8005774:	4801      	ldr	r0, [pc, #4]	; (800577c <__malloc_lock+0x8>)
 8005776:	f000 baed 	b.w	8005d54 <__retarget_lock_acquire_recursive>
 800577a:	bf00      	nop
 800577c:	20000260 	.word	0x20000260

08005780 <__malloc_unlock>:
 8005780:	4801      	ldr	r0, [pc, #4]	; (8005788 <__malloc_unlock+0x8>)
 8005782:	f000 bae8 	b.w	8005d56 <__retarget_lock_release_recursive>
 8005786:	bf00      	nop
 8005788:	20000260 	.word	0x20000260

0800578c <std>:
 800578c:	2300      	movs	r3, #0
 800578e:	b510      	push	{r4, lr}
 8005790:	4604      	mov	r4, r0
 8005792:	e9c0 3300 	strd	r3, r3, [r0]
 8005796:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800579a:	6083      	str	r3, [r0, #8]
 800579c:	8181      	strh	r1, [r0, #12]
 800579e:	6643      	str	r3, [r0, #100]	; 0x64
 80057a0:	81c2      	strh	r2, [r0, #14]
 80057a2:	6183      	str	r3, [r0, #24]
 80057a4:	4619      	mov	r1, r3
 80057a6:	2208      	movs	r2, #8
 80057a8:	305c      	adds	r0, #92	; 0x5c
 80057aa:	f000 fa07 	bl	8005bbc <memset>
 80057ae:	4b05      	ldr	r3, [pc, #20]	; (80057c4 <std+0x38>)
 80057b0:	6263      	str	r3, [r4, #36]	; 0x24
 80057b2:	4b05      	ldr	r3, [pc, #20]	; (80057c8 <std+0x3c>)
 80057b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80057b6:	4b05      	ldr	r3, [pc, #20]	; (80057cc <std+0x40>)
 80057b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057ba:	4b05      	ldr	r3, [pc, #20]	; (80057d0 <std+0x44>)
 80057bc:	6224      	str	r4, [r4, #32]
 80057be:	6323      	str	r3, [r4, #48]	; 0x30
 80057c0:	bd10      	pop	{r4, pc}
 80057c2:	bf00      	nop
 80057c4:	080059d9 	.word	0x080059d9
 80057c8:	080059fb 	.word	0x080059fb
 80057cc:	08005a33 	.word	0x08005a33
 80057d0:	08005a57 	.word	0x08005a57

080057d4 <stdio_exit_handler>:
 80057d4:	4a02      	ldr	r2, [pc, #8]	; (80057e0 <stdio_exit_handler+0xc>)
 80057d6:	4903      	ldr	r1, [pc, #12]	; (80057e4 <stdio_exit_handler+0x10>)
 80057d8:	4803      	ldr	r0, [pc, #12]	; (80057e8 <stdio_exit_handler+0x14>)
 80057da:	f000 b869 	b.w	80058b0 <_fwalk_sglue>
 80057de:	bf00      	nop
 80057e0:	2000000c 	.word	0x2000000c
 80057e4:	080064a5 	.word	0x080064a5
 80057e8:	20000018 	.word	0x20000018

080057ec <cleanup_stdio>:
 80057ec:	6841      	ldr	r1, [r0, #4]
 80057ee:	4b0c      	ldr	r3, [pc, #48]	; (8005820 <cleanup_stdio+0x34>)
 80057f0:	4299      	cmp	r1, r3
 80057f2:	b510      	push	{r4, lr}
 80057f4:	4604      	mov	r4, r0
 80057f6:	d001      	beq.n	80057fc <cleanup_stdio+0x10>
 80057f8:	f000 fe54 	bl	80064a4 <_fflush_r>
 80057fc:	68a1      	ldr	r1, [r4, #8]
 80057fe:	4b09      	ldr	r3, [pc, #36]	; (8005824 <cleanup_stdio+0x38>)
 8005800:	4299      	cmp	r1, r3
 8005802:	d002      	beq.n	800580a <cleanup_stdio+0x1e>
 8005804:	4620      	mov	r0, r4
 8005806:	f000 fe4d 	bl	80064a4 <_fflush_r>
 800580a:	68e1      	ldr	r1, [r4, #12]
 800580c:	4b06      	ldr	r3, [pc, #24]	; (8005828 <cleanup_stdio+0x3c>)
 800580e:	4299      	cmp	r1, r3
 8005810:	d004      	beq.n	800581c <cleanup_stdio+0x30>
 8005812:	4620      	mov	r0, r4
 8005814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005818:	f000 be44 	b.w	80064a4 <_fflush_r>
 800581c:	bd10      	pop	{r4, pc}
 800581e:	bf00      	nop
 8005820:	20000120 	.word	0x20000120
 8005824:	20000188 	.word	0x20000188
 8005828:	200001f0 	.word	0x200001f0

0800582c <global_stdio_init.part.0>:
 800582c:	b510      	push	{r4, lr}
 800582e:	4b0b      	ldr	r3, [pc, #44]	; (800585c <global_stdio_init.part.0+0x30>)
 8005830:	4c0b      	ldr	r4, [pc, #44]	; (8005860 <global_stdio_init.part.0+0x34>)
 8005832:	4a0c      	ldr	r2, [pc, #48]	; (8005864 <global_stdio_init.part.0+0x38>)
 8005834:	601a      	str	r2, [r3, #0]
 8005836:	4620      	mov	r0, r4
 8005838:	2200      	movs	r2, #0
 800583a:	2104      	movs	r1, #4
 800583c:	f7ff ffa6 	bl	800578c <std>
 8005840:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005844:	2201      	movs	r2, #1
 8005846:	2109      	movs	r1, #9
 8005848:	f7ff ffa0 	bl	800578c <std>
 800584c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005850:	2202      	movs	r2, #2
 8005852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005856:	2112      	movs	r1, #18
 8005858:	f7ff bf98 	b.w	800578c <std>
 800585c:	20000258 	.word	0x20000258
 8005860:	20000120 	.word	0x20000120
 8005864:	080057d5 	.word	0x080057d5

08005868 <__sfp_lock_acquire>:
 8005868:	4801      	ldr	r0, [pc, #4]	; (8005870 <__sfp_lock_acquire+0x8>)
 800586a:	f000 ba73 	b.w	8005d54 <__retarget_lock_acquire_recursive>
 800586e:	bf00      	nop
 8005870:	20000261 	.word	0x20000261

08005874 <__sfp_lock_release>:
 8005874:	4801      	ldr	r0, [pc, #4]	; (800587c <__sfp_lock_release+0x8>)
 8005876:	f000 ba6e 	b.w	8005d56 <__retarget_lock_release_recursive>
 800587a:	bf00      	nop
 800587c:	20000261 	.word	0x20000261

08005880 <__sinit>:
 8005880:	b510      	push	{r4, lr}
 8005882:	4604      	mov	r4, r0
 8005884:	f7ff fff0 	bl	8005868 <__sfp_lock_acquire>
 8005888:	6a23      	ldr	r3, [r4, #32]
 800588a:	b11b      	cbz	r3, 8005894 <__sinit+0x14>
 800588c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005890:	f7ff bff0 	b.w	8005874 <__sfp_lock_release>
 8005894:	4b04      	ldr	r3, [pc, #16]	; (80058a8 <__sinit+0x28>)
 8005896:	6223      	str	r3, [r4, #32]
 8005898:	4b04      	ldr	r3, [pc, #16]	; (80058ac <__sinit+0x2c>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d1f5      	bne.n	800588c <__sinit+0xc>
 80058a0:	f7ff ffc4 	bl	800582c <global_stdio_init.part.0>
 80058a4:	e7f2      	b.n	800588c <__sinit+0xc>
 80058a6:	bf00      	nop
 80058a8:	080057ed 	.word	0x080057ed
 80058ac:	20000258 	.word	0x20000258

080058b0 <_fwalk_sglue>:
 80058b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058b4:	4607      	mov	r7, r0
 80058b6:	4688      	mov	r8, r1
 80058b8:	4614      	mov	r4, r2
 80058ba:	2600      	movs	r6, #0
 80058bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058c0:	f1b9 0901 	subs.w	r9, r9, #1
 80058c4:	d505      	bpl.n	80058d2 <_fwalk_sglue+0x22>
 80058c6:	6824      	ldr	r4, [r4, #0]
 80058c8:	2c00      	cmp	r4, #0
 80058ca:	d1f7      	bne.n	80058bc <_fwalk_sglue+0xc>
 80058cc:	4630      	mov	r0, r6
 80058ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058d2:	89ab      	ldrh	r3, [r5, #12]
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d907      	bls.n	80058e8 <_fwalk_sglue+0x38>
 80058d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058dc:	3301      	adds	r3, #1
 80058de:	d003      	beq.n	80058e8 <_fwalk_sglue+0x38>
 80058e0:	4629      	mov	r1, r5
 80058e2:	4638      	mov	r0, r7
 80058e4:	47c0      	blx	r8
 80058e6:	4306      	orrs	r6, r0
 80058e8:	3568      	adds	r5, #104	; 0x68
 80058ea:	e7e9      	b.n	80058c0 <_fwalk_sglue+0x10>

080058ec <iprintf>:
 80058ec:	b40f      	push	{r0, r1, r2, r3}
 80058ee:	b507      	push	{r0, r1, r2, lr}
 80058f0:	4906      	ldr	r1, [pc, #24]	; (800590c <iprintf+0x20>)
 80058f2:	ab04      	add	r3, sp, #16
 80058f4:	6808      	ldr	r0, [r1, #0]
 80058f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80058fa:	6881      	ldr	r1, [r0, #8]
 80058fc:	9301      	str	r3, [sp, #4]
 80058fe:	f000 faa1 	bl	8005e44 <_vfiprintf_r>
 8005902:	b003      	add	sp, #12
 8005904:	f85d eb04 	ldr.w	lr, [sp], #4
 8005908:	b004      	add	sp, #16
 800590a:	4770      	bx	lr
 800590c:	20000064 	.word	0x20000064

08005910 <putchar>:
 8005910:	4b02      	ldr	r3, [pc, #8]	; (800591c <putchar+0xc>)
 8005912:	4601      	mov	r1, r0
 8005914:	6818      	ldr	r0, [r3, #0]
 8005916:	6882      	ldr	r2, [r0, #8]
 8005918:	f000 be4e 	b.w	80065b8 <_putc_r>
 800591c:	20000064 	.word	0x20000064

08005920 <_puts_r>:
 8005920:	6a03      	ldr	r3, [r0, #32]
 8005922:	b570      	push	{r4, r5, r6, lr}
 8005924:	6884      	ldr	r4, [r0, #8]
 8005926:	4605      	mov	r5, r0
 8005928:	460e      	mov	r6, r1
 800592a:	b90b      	cbnz	r3, 8005930 <_puts_r+0x10>
 800592c:	f7ff ffa8 	bl	8005880 <__sinit>
 8005930:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005932:	07db      	lsls	r3, r3, #31
 8005934:	d405      	bmi.n	8005942 <_puts_r+0x22>
 8005936:	89a3      	ldrh	r3, [r4, #12]
 8005938:	0598      	lsls	r0, r3, #22
 800593a:	d402      	bmi.n	8005942 <_puts_r+0x22>
 800593c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800593e:	f000 fa09 	bl	8005d54 <__retarget_lock_acquire_recursive>
 8005942:	89a3      	ldrh	r3, [r4, #12]
 8005944:	0719      	lsls	r1, r3, #28
 8005946:	d513      	bpl.n	8005970 <_puts_r+0x50>
 8005948:	6923      	ldr	r3, [r4, #16]
 800594a:	b18b      	cbz	r3, 8005970 <_puts_r+0x50>
 800594c:	3e01      	subs	r6, #1
 800594e:	68a3      	ldr	r3, [r4, #8]
 8005950:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005954:	3b01      	subs	r3, #1
 8005956:	60a3      	str	r3, [r4, #8]
 8005958:	b9e9      	cbnz	r1, 8005996 <_puts_r+0x76>
 800595a:	2b00      	cmp	r3, #0
 800595c:	da2e      	bge.n	80059bc <_puts_r+0x9c>
 800595e:	4622      	mov	r2, r4
 8005960:	210a      	movs	r1, #10
 8005962:	4628      	mov	r0, r5
 8005964:	f000 f87b 	bl	8005a5e <__swbuf_r>
 8005968:	3001      	adds	r0, #1
 800596a:	d007      	beq.n	800597c <_puts_r+0x5c>
 800596c:	250a      	movs	r5, #10
 800596e:	e007      	b.n	8005980 <_puts_r+0x60>
 8005970:	4621      	mov	r1, r4
 8005972:	4628      	mov	r0, r5
 8005974:	f000 f8b0 	bl	8005ad8 <__swsetup_r>
 8005978:	2800      	cmp	r0, #0
 800597a:	d0e7      	beq.n	800594c <_puts_r+0x2c>
 800597c:	f04f 35ff 	mov.w	r5, #4294967295
 8005980:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005982:	07da      	lsls	r2, r3, #31
 8005984:	d405      	bmi.n	8005992 <_puts_r+0x72>
 8005986:	89a3      	ldrh	r3, [r4, #12]
 8005988:	059b      	lsls	r3, r3, #22
 800598a:	d402      	bmi.n	8005992 <_puts_r+0x72>
 800598c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800598e:	f000 f9e2 	bl	8005d56 <__retarget_lock_release_recursive>
 8005992:	4628      	mov	r0, r5
 8005994:	bd70      	pop	{r4, r5, r6, pc}
 8005996:	2b00      	cmp	r3, #0
 8005998:	da04      	bge.n	80059a4 <_puts_r+0x84>
 800599a:	69a2      	ldr	r2, [r4, #24]
 800599c:	429a      	cmp	r2, r3
 800599e:	dc06      	bgt.n	80059ae <_puts_r+0x8e>
 80059a0:	290a      	cmp	r1, #10
 80059a2:	d004      	beq.n	80059ae <_puts_r+0x8e>
 80059a4:	6823      	ldr	r3, [r4, #0]
 80059a6:	1c5a      	adds	r2, r3, #1
 80059a8:	6022      	str	r2, [r4, #0]
 80059aa:	7019      	strb	r1, [r3, #0]
 80059ac:	e7cf      	b.n	800594e <_puts_r+0x2e>
 80059ae:	4622      	mov	r2, r4
 80059b0:	4628      	mov	r0, r5
 80059b2:	f000 f854 	bl	8005a5e <__swbuf_r>
 80059b6:	3001      	adds	r0, #1
 80059b8:	d1c9      	bne.n	800594e <_puts_r+0x2e>
 80059ba:	e7df      	b.n	800597c <_puts_r+0x5c>
 80059bc:	6823      	ldr	r3, [r4, #0]
 80059be:	250a      	movs	r5, #10
 80059c0:	1c5a      	adds	r2, r3, #1
 80059c2:	6022      	str	r2, [r4, #0]
 80059c4:	701d      	strb	r5, [r3, #0]
 80059c6:	e7db      	b.n	8005980 <_puts_r+0x60>

080059c8 <puts>:
 80059c8:	4b02      	ldr	r3, [pc, #8]	; (80059d4 <puts+0xc>)
 80059ca:	4601      	mov	r1, r0
 80059cc:	6818      	ldr	r0, [r3, #0]
 80059ce:	f7ff bfa7 	b.w	8005920 <_puts_r>
 80059d2:	bf00      	nop
 80059d4:	20000064 	.word	0x20000064

080059d8 <__sread>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	460c      	mov	r4, r1
 80059dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059e0:	f000 f946 	bl	8005c70 <_read_r>
 80059e4:	2800      	cmp	r0, #0
 80059e6:	bfab      	itete	ge
 80059e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80059ea:	89a3      	ldrhlt	r3, [r4, #12]
 80059ec:	181b      	addge	r3, r3, r0
 80059ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80059f2:	bfac      	ite	ge
 80059f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80059f6:	81a3      	strhlt	r3, [r4, #12]
 80059f8:	bd10      	pop	{r4, pc}

080059fa <__swrite>:
 80059fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059fe:	461f      	mov	r7, r3
 8005a00:	898b      	ldrh	r3, [r1, #12]
 8005a02:	05db      	lsls	r3, r3, #23
 8005a04:	4605      	mov	r5, r0
 8005a06:	460c      	mov	r4, r1
 8005a08:	4616      	mov	r6, r2
 8005a0a:	d505      	bpl.n	8005a18 <__swrite+0x1e>
 8005a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a10:	2302      	movs	r3, #2
 8005a12:	2200      	movs	r2, #0
 8005a14:	f000 f91a 	bl	8005c4c <_lseek_r>
 8005a18:	89a3      	ldrh	r3, [r4, #12]
 8005a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a22:	81a3      	strh	r3, [r4, #12]
 8005a24:	4632      	mov	r2, r6
 8005a26:	463b      	mov	r3, r7
 8005a28:	4628      	mov	r0, r5
 8005a2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a2e:	f000 b955 	b.w	8005cdc <_write_r>

08005a32 <__sseek>:
 8005a32:	b510      	push	{r4, lr}
 8005a34:	460c      	mov	r4, r1
 8005a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a3a:	f000 f907 	bl	8005c4c <_lseek_r>
 8005a3e:	1c43      	adds	r3, r0, #1
 8005a40:	89a3      	ldrh	r3, [r4, #12]
 8005a42:	bf15      	itete	ne
 8005a44:	6560      	strne	r0, [r4, #84]	; 0x54
 8005a46:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005a4a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005a4e:	81a3      	strheq	r3, [r4, #12]
 8005a50:	bf18      	it	ne
 8005a52:	81a3      	strhne	r3, [r4, #12]
 8005a54:	bd10      	pop	{r4, pc}

08005a56 <__sclose>:
 8005a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a5a:	f000 b8e7 	b.w	8005c2c <_close_r>

08005a5e <__swbuf_r>:
 8005a5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a60:	460e      	mov	r6, r1
 8005a62:	4614      	mov	r4, r2
 8005a64:	4605      	mov	r5, r0
 8005a66:	b118      	cbz	r0, 8005a70 <__swbuf_r+0x12>
 8005a68:	6a03      	ldr	r3, [r0, #32]
 8005a6a:	b90b      	cbnz	r3, 8005a70 <__swbuf_r+0x12>
 8005a6c:	f7ff ff08 	bl	8005880 <__sinit>
 8005a70:	69a3      	ldr	r3, [r4, #24]
 8005a72:	60a3      	str	r3, [r4, #8]
 8005a74:	89a3      	ldrh	r3, [r4, #12]
 8005a76:	071a      	lsls	r2, r3, #28
 8005a78:	d525      	bpl.n	8005ac6 <__swbuf_r+0x68>
 8005a7a:	6923      	ldr	r3, [r4, #16]
 8005a7c:	b31b      	cbz	r3, 8005ac6 <__swbuf_r+0x68>
 8005a7e:	6823      	ldr	r3, [r4, #0]
 8005a80:	6922      	ldr	r2, [r4, #16]
 8005a82:	1a98      	subs	r0, r3, r2
 8005a84:	6963      	ldr	r3, [r4, #20]
 8005a86:	b2f6      	uxtb	r6, r6
 8005a88:	4283      	cmp	r3, r0
 8005a8a:	4637      	mov	r7, r6
 8005a8c:	dc04      	bgt.n	8005a98 <__swbuf_r+0x3a>
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4628      	mov	r0, r5
 8005a92:	f000 fd07 	bl	80064a4 <_fflush_r>
 8005a96:	b9e0      	cbnz	r0, 8005ad2 <__swbuf_r+0x74>
 8005a98:	68a3      	ldr	r3, [r4, #8]
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	60a3      	str	r3, [r4, #8]
 8005a9e:	6823      	ldr	r3, [r4, #0]
 8005aa0:	1c5a      	adds	r2, r3, #1
 8005aa2:	6022      	str	r2, [r4, #0]
 8005aa4:	701e      	strb	r6, [r3, #0]
 8005aa6:	6962      	ldr	r2, [r4, #20]
 8005aa8:	1c43      	adds	r3, r0, #1
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d004      	beq.n	8005ab8 <__swbuf_r+0x5a>
 8005aae:	89a3      	ldrh	r3, [r4, #12]
 8005ab0:	07db      	lsls	r3, r3, #31
 8005ab2:	d506      	bpl.n	8005ac2 <__swbuf_r+0x64>
 8005ab4:	2e0a      	cmp	r6, #10
 8005ab6:	d104      	bne.n	8005ac2 <__swbuf_r+0x64>
 8005ab8:	4621      	mov	r1, r4
 8005aba:	4628      	mov	r0, r5
 8005abc:	f000 fcf2 	bl	80064a4 <_fflush_r>
 8005ac0:	b938      	cbnz	r0, 8005ad2 <__swbuf_r+0x74>
 8005ac2:	4638      	mov	r0, r7
 8005ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	4628      	mov	r0, r5
 8005aca:	f000 f805 	bl	8005ad8 <__swsetup_r>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d0d5      	beq.n	8005a7e <__swbuf_r+0x20>
 8005ad2:	f04f 37ff 	mov.w	r7, #4294967295
 8005ad6:	e7f4      	b.n	8005ac2 <__swbuf_r+0x64>

08005ad8 <__swsetup_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4b2a      	ldr	r3, [pc, #168]	; (8005b84 <__swsetup_r+0xac>)
 8005adc:	4605      	mov	r5, r0
 8005ade:	6818      	ldr	r0, [r3, #0]
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	b118      	cbz	r0, 8005aec <__swsetup_r+0x14>
 8005ae4:	6a03      	ldr	r3, [r0, #32]
 8005ae6:	b90b      	cbnz	r3, 8005aec <__swsetup_r+0x14>
 8005ae8:	f7ff feca 	bl	8005880 <__sinit>
 8005aec:	89a3      	ldrh	r3, [r4, #12]
 8005aee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005af2:	0718      	lsls	r0, r3, #28
 8005af4:	d422      	bmi.n	8005b3c <__swsetup_r+0x64>
 8005af6:	06d9      	lsls	r1, r3, #27
 8005af8:	d407      	bmi.n	8005b0a <__swsetup_r+0x32>
 8005afa:	2309      	movs	r3, #9
 8005afc:	602b      	str	r3, [r5, #0]
 8005afe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005b02:	81a3      	strh	r3, [r4, #12]
 8005b04:	f04f 30ff 	mov.w	r0, #4294967295
 8005b08:	e034      	b.n	8005b74 <__swsetup_r+0x9c>
 8005b0a:	0758      	lsls	r0, r3, #29
 8005b0c:	d512      	bpl.n	8005b34 <__swsetup_r+0x5c>
 8005b0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b10:	b141      	cbz	r1, 8005b24 <__swsetup_r+0x4c>
 8005b12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b16:	4299      	cmp	r1, r3
 8005b18:	d002      	beq.n	8005b20 <__swsetup_r+0x48>
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	f000 f91c 	bl	8005d58 <_free_r>
 8005b20:	2300      	movs	r3, #0
 8005b22:	6363      	str	r3, [r4, #52]	; 0x34
 8005b24:	89a3      	ldrh	r3, [r4, #12]
 8005b26:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b2a:	81a3      	strh	r3, [r4, #12]
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	6063      	str	r3, [r4, #4]
 8005b30:	6923      	ldr	r3, [r4, #16]
 8005b32:	6023      	str	r3, [r4, #0]
 8005b34:	89a3      	ldrh	r3, [r4, #12]
 8005b36:	f043 0308 	orr.w	r3, r3, #8
 8005b3a:	81a3      	strh	r3, [r4, #12]
 8005b3c:	6923      	ldr	r3, [r4, #16]
 8005b3e:	b94b      	cbnz	r3, 8005b54 <__swsetup_r+0x7c>
 8005b40:	89a3      	ldrh	r3, [r4, #12]
 8005b42:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b4a:	d003      	beq.n	8005b54 <__swsetup_r+0x7c>
 8005b4c:	4621      	mov	r1, r4
 8005b4e:	4628      	mov	r0, r5
 8005b50:	f000 fcf6 	bl	8006540 <__smakebuf_r>
 8005b54:	89a0      	ldrh	r0, [r4, #12]
 8005b56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b5a:	f010 0301 	ands.w	r3, r0, #1
 8005b5e:	d00a      	beq.n	8005b76 <__swsetup_r+0x9e>
 8005b60:	2300      	movs	r3, #0
 8005b62:	60a3      	str	r3, [r4, #8]
 8005b64:	6963      	ldr	r3, [r4, #20]
 8005b66:	425b      	negs	r3, r3
 8005b68:	61a3      	str	r3, [r4, #24]
 8005b6a:	6923      	ldr	r3, [r4, #16]
 8005b6c:	b943      	cbnz	r3, 8005b80 <__swsetup_r+0xa8>
 8005b6e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b72:	d1c4      	bne.n	8005afe <__swsetup_r+0x26>
 8005b74:	bd38      	pop	{r3, r4, r5, pc}
 8005b76:	0781      	lsls	r1, r0, #30
 8005b78:	bf58      	it	pl
 8005b7a:	6963      	ldrpl	r3, [r4, #20]
 8005b7c:	60a3      	str	r3, [r4, #8]
 8005b7e:	e7f4      	b.n	8005b6a <__swsetup_r+0x92>
 8005b80:	2000      	movs	r0, #0
 8005b82:	e7f7      	b.n	8005b74 <__swsetup_r+0x9c>
 8005b84:	20000064 	.word	0x20000064

08005b88 <memmove>:
 8005b88:	4288      	cmp	r0, r1
 8005b8a:	b510      	push	{r4, lr}
 8005b8c:	eb01 0402 	add.w	r4, r1, r2
 8005b90:	d902      	bls.n	8005b98 <memmove+0x10>
 8005b92:	4284      	cmp	r4, r0
 8005b94:	4623      	mov	r3, r4
 8005b96:	d807      	bhi.n	8005ba8 <memmove+0x20>
 8005b98:	1e43      	subs	r3, r0, #1
 8005b9a:	42a1      	cmp	r1, r4
 8005b9c:	d008      	beq.n	8005bb0 <memmove+0x28>
 8005b9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ba2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ba6:	e7f8      	b.n	8005b9a <memmove+0x12>
 8005ba8:	4402      	add	r2, r0
 8005baa:	4601      	mov	r1, r0
 8005bac:	428a      	cmp	r2, r1
 8005bae:	d100      	bne.n	8005bb2 <memmove+0x2a>
 8005bb0:	bd10      	pop	{r4, pc}
 8005bb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bba:	e7f7      	b.n	8005bac <memmove+0x24>

08005bbc <memset>:
 8005bbc:	4402      	add	r2, r0
 8005bbe:	4603      	mov	r3, r0
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d100      	bne.n	8005bc6 <memset+0xa>
 8005bc4:	4770      	bx	lr
 8005bc6:	f803 1b01 	strb.w	r1, [r3], #1
 8005bca:	e7f9      	b.n	8005bc0 <memset+0x4>

08005bcc <_raise_r>:
 8005bcc:	291f      	cmp	r1, #31
 8005bce:	b538      	push	{r3, r4, r5, lr}
 8005bd0:	4604      	mov	r4, r0
 8005bd2:	460d      	mov	r5, r1
 8005bd4:	d904      	bls.n	8005be0 <_raise_r+0x14>
 8005bd6:	2316      	movs	r3, #22
 8005bd8:	6003      	str	r3, [r0, #0]
 8005bda:	f04f 30ff 	mov.w	r0, #4294967295
 8005bde:	bd38      	pop	{r3, r4, r5, pc}
 8005be0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005be2:	b112      	cbz	r2, 8005bea <_raise_r+0x1e>
 8005be4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005be8:	b94b      	cbnz	r3, 8005bfe <_raise_r+0x32>
 8005bea:	4620      	mov	r0, r4
 8005bec:	f000 f864 	bl	8005cb8 <_getpid_r>
 8005bf0:	462a      	mov	r2, r5
 8005bf2:	4601      	mov	r1, r0
 8005bf4:	4620      	mov	r0, r4
 8005bf6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bfa:	f000 b84b 	b.w	8005c94 <_kill_r>
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d00a      	beq.n	8005c18 <_raise_r+0x4c>
 8005c02:	1c59      	adds	r1, r3, #1
 8005c04:	d103      	bne.n	8005c0e <_raise_r+0x42>
 8005c06:	2316      	movs	r3, #22
 8005c08:	6003      	str	r3, [r0, #0]
 8005c0a:	2001      	movs	r0, #1
 8005c0c:	e7e7      	b.n	8005bde <_raise_r+0x12>
 8005c0e:	2400      	movs	r4, #0
 8005c10:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005c14:	4628      	mov	r0, r5
 8005c16:	4798      	blx	r3
 8005c18:	2000      	movs	r0, #0
 8005c1a:	e7e0      	b.n	8005bde <_raise_r+0x12>

08005c1c <raise>:
 8005c1c:	4b02      	ldr	r3, [pc, #8]	; (8005c28 <raise+0xc>)
 8005c1e:	4601      	mov	r1, r0
 8005c20:	6818      	ldr	r0, [r3, #0]
 8005c22:	f7ff bfd3 	b.w	8005bcc <_raise_r>
 8005c26:	bf00      	nop
 8005c28:	20000064 	.word	0x20000064

08005c2c <_close_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	4d06      	ldr	r5, [pc, #24]	; (8005c48 <_close_r+0x1c>)
 8005c30:	2300      	movs	r3, #0
 8005c32:	4604      	mov	r4, r0
 8005c34:	4608      	mov	r0, r1
 8005c36:	602b      	str	r3, [r5, #0]
 8005c38:	f7fc fad5 	bl	80021e6 <_close>
 8005c3c:	1c43      	adds	r3, r0, #1
 8005c3e:	d102      	bne.n	8005c46 <_close_r+0x1a>
 8005c40:	682b      	ldr	r3, [r5, #0]
 8005c42:	b103      	cbz	r3, 8005c46 <_close_r+0x1a>
 8005c44:	6023      	str	r3, [r4, #0]
 8005c46:	bd38      	pop	{r3, r4, r5, pc}
 8005c48:	2000025c 	.word	0x2000025c

08005c4c <_lseek_r>:
 8005c4c:	b538      	push	{r3, r4, r5, lr}
 8005c4e:	4d07      	ldr	r5, [pc, #28]	; (8005c6c <_lseek_r+0x20>)
 8005c50:	4604      	mov	r4, r0
 8005c52:	4608      	mov	r0, r1
 8005c54:	4611      	mov	r1, r2
 8005c56:	2200      	movs	r2, #0
 8005c58:	602a      	str	r2, [r5, #0]
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	f7fc faea 	bl	8002234 <_lseek>
 8005c60:	1c43      	adds	r3, r0, #1
 8005c62:	d102      	bne.n	8005c6a <_lseek_r+0x1e>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	b103      	cbz	r3, 8005c6a <_lseek_r+0x1e>
 8005c68:	6023      	str	r3, [r4, #0]
 8005c6a:	bd38      	pop	{r3, r4, r5, pc}
 8005c6c:	2000025c 	.word	0x2000025c

08005c70 <_read_r>:
 8005c70:	b538      	push	{r3, r4, r5, lr}
 8005c72:	4d07      	ldr	r5, [pc, #28]	; (8005c90 <_read_r+0x20>)
 8005c74:	4604      	mov	r4, r0
 8005c76:	4608      	mov	r0, r1
 8005c78:	4611      	mov	r1, r2
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	602a      	str	r2, [r5, #0]
 8005c7e:	461a      	mov	r2, r3
 8005c80:	f7fc fa94 	bl	80021ac <_read>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d102      	bne.n	8005c8e <_read_r+0x1e>
 8005c88:	682b      	ldr	r3, [r5, #0]
 8005c8a:	b103      	cbz	r3, 8005c8e <_read_r+0x1e>
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	bd38      	pop	{r3, r4, r5, pc}
 8005c90:	2000025c 	.word	0x2000025c

08005c94 <_kill_r>:
 8005c94:	b538      	push	{r3, r4, r5, lr}
 8005c96:	4d07      	ldr	r5, [pc, #28]	; (8005cb4 <_kill_r+0x20>)
 8005c98:	2300      	movs	r3, #0
 8005c9a:	4604      	mov	r4, r0
 8005c9c:	4608      	mov	r0, r1
 8005c9e:	4611      	mov	r1, r2
 8005ca0:	602b      	str	r3, [r5, #0]
 8005ca2:	f7fc fa69 	bl	8002178 <_kill>
 8005ca6:	1c43      	adds	r3, r0, #1
 8005ca8:	d102      	bne.n	8005cb0 <_kill_r+0x1c>
 8005caa:	682b      	ldr	r3, [r5, #0]
 8005cac:	b103      	cbz	r3, 8005cb0 <_kill_r+0x1c>
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	bd38      	pop	{r3, r4, r5, pc}
 8005cb2:	bf00      	nop
 8005cb4:	2000025c 	.word	0x2000025c

08005cb8 <_getpid_r>:
 8005cb8:	f7fc ba56 	b.w	8002168 <_getpid>

08005cbc <_sbrk_r>:
 8005cbc:	b538      	push	{r3, r4, r5, lr}
 8005cbe:	4d06      	ldr	r5, [pc, #24]	; (8005cd8 <_sbrk_r+0x1c>)
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	4604      	mov	r4, r0
 8005cc4:	4608      	mov	r0, r1
 8005cc6:	602b      	str	r3, [r5, #0]
 8005cc8:	f7fc fac2 	bl	8002250 <_sbrk>
 8005ccc:	1c43      	adds	r3, r0, #1
 8005cce:	d102      	bne.n	8005cd6 <_sbrk_r+0x1a>
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	b103      	cbz	r3, 8005cd6 <_sbrk_r+0x1a>
 8005cd4:	6023      	str	r3, [r4, #0]
 8005cd6:	bd38      	pop	{r3, r4, r5, pc}
 8005cd8:	2000025c 	.word	0x2000025c

08005cdc <_write_r>:
 8005cdc:	b538      	push	{r3, r4, r5, lr}
 8005cde:	4d07      	ldr	r5, [pc, #28]	; (8005cfc <_write_r+0x20>)
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	4608      	mov	r0, r1
 8005ce4:	4611      	mov	r1, r2
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	602a      	str	r2, [r5, #0]
 8005cea:	461a      	mov	r2, r3
 8005cec:	f7fb ff18 	bl	8001b20 <_write>
 8005cf0:	1c43      	adds	r3, r0, #1
 8005cf2:	d102      	bne.n	8005cfa <_write_r+0x1e>
 8005cf4:	682b      	ldr	r3, [r5, #0]
 8005cf6:	b103      	cbz	r3, 8005cfa <_write_r+0x1e>
 8005cf8:	6023      	str	r3, [r4, #0]
 8005cfa:	bd38      	pop	{r3, r4, r5, pc}
 8005cfc:	2000025c 	.word	0x2000025c

08005d00 <__errno>:
 8005d00:	4b01      	ldr	r3, [pc, #4]	; (8005d08 <__errno+0x8>)
 8005d02:	6818      	ldr	r0, [r3, #0]
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	20000064 	.word	0x20000064

08005d0c <__libc_init_array>:
 8005d0c:	b570      	push	{r4, r5, r6, lr}
 8005d0e:	4d0d      	ldr	r5, [pc, #52]	; (8005d44 <__libc_init_array+0x38>)
 8005d10:	4c0d      	ldr	r4, [pc, #52]	; (8005d48 <__libc_init_array+0x3c>)
 8005d12:	1b64      	subs	r4, r4, r5
 8005d14:	10a4      	asrs	r4, r4, #2
 8005d16:	2600      	movs	r6, #0
 8005d18:	42a6      	cmp	r6, r4
 8005d1a:	d109      	bne.n	8005d30 <__libc_init_array+0x24>
 8005d1c:	4d0b      	ldr	r5, [pc, #44]	; (8005d4c <__libc_init_array+0x40>)
 8005d1e:	4c0c      	ldr	r4, [pc, #48]	; (8005d50 <__libc_init_array+0x44>)
 8005d20:	f000 fca0 	bl	8006664 <_init>
 8005d24:	1b64      	subs	r4, r4, r5
 8005d26:	10a4      	asrs	r4, r4, #2
 8005d28:	2600      	movs	r6, #0
 8005d2a:	42a6      	cmp	r6, r4
 8005d2c:	d105      	bne.n	8005d3a <__libc_init_array+0x2e>
 8005d2e:	bd70      	pop	{r4, r5, r6, pc}
 8005d30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d34:	4798      	blx	r3
 8005d36:	3601      	adds	r6, #1
 8005d38:	e7ee      	b.n	8005d18 <__libc_init_array+0xc>
 8005d3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d3e:	4798      	blx	r3
 8005d40:	3601      	adds	r6, #1
 8005d42:	e7f2      	b.n	8005d2a <__libc_init_array+0x1e>
 8005d44:	080069fc 	.word	0x080069fc
 8005d48:	080069fc 	.word	0x080069fc
 8005d4c:	080069fc 	.word	0x080069fc
 8005d50:	08006a00 	.word	0x08006a00

08005d54 <__retarget_lock_acquire_recursive>:
 8005d54:	4770      	bx	lr

08005d56 <__retarget_lock_release_recursive>:
 8005d56:	4770      	bx	lr

08005d58 <_free_r>:
 8005d58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d5a:	2900      	cmp	r1, #0
 8005d5c:	d044      	beq.n	8005de8 <_free_r+0x90>
 8005d5e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d62:	9001      	str	r0, [sp, #4]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f1a1 0404 	sub.w	r4, r1, #4
 8005d6a:	bfb8      	it	lt
 8005d6c:	18e4      	addlt	r4, r4, r3
 8005d6e:	f7ff fd01 	bl	8005774 <__malloc_lock>
 8005d72:	4a1e      	ldr	r2, [pc, #120]	; (8005dec <_free_r+0x94>)
 8005d74:	9801      	ldr	r0, [sp, #4]
 8005d76:	6813      	ldr	r3, [r2, #0]
 8005d78:	b933      	cbnz	r3, 8005d88 <_free_r+0x30>
 8005d7a:	6063      	str	r3, [r4, #4]
 8005d7c:	6014      	str	r4, [r2, #0]
 8005d7e:	b003      	add	sp, #12
 8005d80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d84:	f7ff bcfc 	b.w	8005780 <__malloc_unlock>
 8005d88:	42a3      	cmp	r3, r4
 8005d8a:	d908      	bls.n	8005d9e <_free_r+0x46>
 8005d8c:	6825      	ldr	r5, [r4, #0]
 8005d8e:	1961      	adds	r1, r4, r5
 8005d90:	428b      	cmp	r3, r1
 8005d92:	bf01      	itttt	eq
 8005d94:	6819      	ldreq	r1, [r3, #0]
 8005d96:	685b      	ldreq	r3, [r3, #4]
 8005d98:	1949      	addeq	r1, r1, r5
 8005d9a:	6021      	streq	r1, [r4, #0]
 8005d9c:	e7ed      	b.n	8005d7a <_free_r+0x22>
 8005d9e:	461a      	mov	r2, r3
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	b10b      	cbz	r3, 8005da8 <_free_r+0x50>
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	d9fa      	bls.n	8005d9e <_free_r+0x46>
 8005da8:	6811      	ldr	r1, [r2, #0]
 8005daa:	1855      	adds	r5, r2, r1
 8005dac:	42a5      	cmp	r5, r4
 8005dae:	d10b      	bne.n	8005dc8 <_free_r+0x70>
 8005db0:	6824      	ldr	r4, [r4, #0]
 8005db2:	4421      	add	r1, r4
 8005db4:	1854      	adds	r4, r2, r1
 8005db6:	42a3      	cmp	r3, r4
 8005db8:	6011      	str	r1, [r2, #0]
 8005dba:	d1e0      	bne.n	8005d7e <_free_r+0x26>
 8005dbc:	681c      	ldr	r4, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	6053      	str	r3, [r2, #4]
 8005dc2:	440c      	add	r4, r1
 8005dc4:	6014      	str	r4, [r2, #0]
 8005dc6:	e7da      	b.n	8005d7e <_free_r+0x26>
 8005dc8:	d902      	bls.n	8005dd0 <_free_r+0x78>
 8005dca:	230c      	movs	r3, #12
 8005dcc:	6003      	str	r3, [r0, #0]
 8005dce:	e7d6      	b.n	8005d7e <_free_r+0x26>
 8005dd0:	6825      	ldr	r5, [r4, #0]
 8005dd2:	1961      	adds	r1, r4, r5
 8005dd4:	428b      	cmp	r3, r1
 8005dd6:	bf04      	itt	eq
 8005dd8:	6819      	ldreq	r1, [r3, #0]
 8005dda:	685b      	ldreq	r3, [r3, #4]
 8005ddc:	6063      	str	r3, [r4, #4]
 8005dde:	bf04      	itt	eq
 8005de0:	1949      	addeq	r1, r1, r5
 8005de2:	6021      	streq	r1, [r4, #0]
 8005de4:	6054      	str	r4, [r2, #4]
 8005de6:	e7ca      	b.n	8005d7e <_free_r+0x26>
 8005de8:	b003      	add	sp, #12
 8005dea:	bd30      	pop	{r4, r5, pc}
 8005dec:	20000118 	.word	0x20000118

08005df0 <__sfputc_r>:
 8005df0:	6893      	ldr	r3, [r2, #8]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	b410      	push	{r4}
 8005df8:	6093      	str	r3, [r2, #8]
 8005dfa:	da08      	bge.n	8005e0e <__sfputc_r+0x1e>
 8005dfc:	6994      	ldr	r4, [r2, #24]
 8005dfe:	42a3      	cmp	r3, r4
 8005e00:	db01      	blt.n	8005e06 <__sfputc_r+0x16>
 8005e02:	290a      	cmp	r1, #10
 8005e04:	d103      	bne.n	8005e0e <__sfputc_r+0x1e>
 8005e06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e0a:	f7ff be28 	b.w	8005a5e <__swbuf_r>
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	1c58      	adds	r0, r3, #1
 8005e12:	6010      	str	r0, [r2, #0]
 8005e14:	7019      	strb	r1, [r3, #0]
 8005e16:	4608      	mov	r0, r1
 8005e18:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <__sfputs_r>:
 8005e1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e20:	4606      	mov	r6, r0
 8005e22:	460f      	mov	r7, r1
 8005e24:	4614      	mov	r4, r2
 8005e26:	18d5      	adds	r5, r2, r3
 8005e28:	42ac      	cmp	r4, r5
 8005e2a:	d101      	bne.n	8005e30 <__sfputs_r+0x12>
 8005e2c:	2000      	movs	r0, #0
 8005e2e:	e007      	b.n	8005e40 <__sfputs_r+0x22>
 8005e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e34:	463a      	mov	r2, r7
 8005e36:	4630      	mov	r0, r6
 8005e38:	f7ff ffda 	bl	8005df0 <__sfputc_r>
 8005e3c:	1c43      	adds	r3, r0, #1
 8005e3e:	d1f3      	bne.n	8005e28 <__sfputs_r+0xa>
 8005e40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005e44 <_vfiprintf_r>:
 8005e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e48:	460d      	mov	r5, r1
 8005e4a:	b09d      	sub	sp, #116	; 0x74
 8005e4c:	4614      	mov	r4, r2
 8005e4e:	4698      	mov	r8, r3
 8005e50:	4606      	mov	r6, r0
 8005e52:	b118      	cbz	r0, 8005e5c <_vfiprintf_r+0x18>
 8005e54:	6a03      	ldr	r3, [r0, #32]
 8005e56:	b90b      	cbnz	r3, 8005e5c <_vfiprintf_r+0x18>
 8005e58:	f7ff fd12 	bl	8005880 <__sinit>
 8005e5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e5e:	07d9      	lsls	r1, r3, #31
 8005e60:	d405      	bmi.n	8005e6e <_vfiprintf_r+0x2a>
 8005e62:	89ab      	ldrh	r3, [r5, #12]
 8005e64:	059a      	lsls	r2, r3, #22
 8005e66:	d402      	bmi.n	8005e6e <_vfiprintf_r+0x2a>
 8005e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e6a:	f7ff ff73 	bl	8005d54 <__retarget_lock_acquire_recursive>
 8005e6e:	89ab      	ldrh	r3, [r5, #12]
 8005e70:	071b      	lsls	r3, r3, #28
 8005e72:	d501      	bpl.n	8005e78 <_vfiprintf_r+0x34>
 8005e74:	692b      	ldr	r3, [r5, #16]
 8005e76:	b99b      	cbnz	r3, 8005ea0 <_vfiprintf_r+0x5c>
 8005e78:	4629      	mov	r1, r5
 8005e7a:	4630      	mov	r0, r6
 8005e7c:	f7ff fe2c 	bl	8005ad8 <__swsetup_r>
 8005e80:	b170      	cbz	r0, 8005ea0 <_vfiprintf_r+0x5c>
 8005e82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e84:	07dc      	lsls	r4, r3, #31
 8005e86:	d504      	bpl.n	8005e92 <_vfiprintf_r+0x4e>
 8005e88:	f04f 30ff 	mov.w	r0, #4294967295
 8005e8c:	b01d      	add	sp, #116	; 0x74
 8005e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e92:	89ab      	ldrh	r3, [r5, #12]
 8005e94:	0598      	lsls	r0, r3, #22
 8005e96:	d4f7      	bmi.n	8005e88 <_vfiprintf_r+0x44>
 8005e98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e9a:	f7ff ff5c 	bl	8005d56 <__retarget_lock_release_recursive>
 8005e9e:	e7f3      	b.n	8005e88 <_vfiprintf_r+0x44>
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ea4:	2320      	movs	r3, #32
 8005ea6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005eaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8005eae:	2330      	movs	r3, #48	; 0x30
 8005eb0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006064 <_vfiprintf_r+0x220>
 8005eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005eb8:	f04f 0901 	mov.w	r9, #1
 8005ebc:	4623      	mov	r3, r4
 8005ebe:	469a      	mov	sl, r3
 8005ec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ec4:	b10a      	cbz	r2, 8005eca <_vfiprintf_r+0x86>
 8005ec6:	2a25      	cmp	r2, #37	; 0x25
 8005ec8:	d1f9      	bne.n	8005ebe <_vfiprintf_r+0x7a>
 8005eca:	ebba 0b04 	subs.w	fp, sl, r4
 8005ece:	d00b      	beq.n	8005ee8 <_vfiprintf_r+0xa4>
 8005ed0:	465b      	mov	r3, fp
 8005ed2:	4622      	mov	r2, r4
 8005ed4:	4629      	mov	r1, r5
 8005ed6:	4630      	mov	r0, r6
 8005ed8:	f7ff ffa1 	bl	8005e1e <__sfputs_r>
 8005edc:	3001      	adds	r0, #1
 8005ede:	f000 80a9 	beq.w	8006034 <_vfiprintf_r+0x1f0>
 8005ee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ee4:	445a      	add	r2, fp
 8005ee6:	9209      	str	r2, [sp, #36]	; 0x24
 8005ee8:	f89a 3000 	ldrb.w	r3, [sl]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f000 80a1 	beq.w	8006034 <_vfiprintf_r+0x1f0>
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005efc:	f10a 0a01 	add.w	sl, sl, #1
 8005f00:	9304      	str	r3, [sp, #16]
 8005f02:	9307      	str	r3, [sp, #28]
 8005f04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005f08:	931a      	str	r3, [sp, #104]	; 0x68
 8005f0a:	4654      	mov	r4, sl
 8005f0c:	2205      	movs	r2, #5
 8005f0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f12:	4854      	ldr	r0, [pc, #336]	; (8006064 <_vfiprintf_r+0x220>)
 8005f14:	f7fa f95c 	bl	80001d0 <memchr>
 8005f18:	9a04      	ldr	r2, [sp, #16]
 8005f1a:	b9d8      	cbnz	r0, 8005f54 <_vfiprintf_r+0x110>
 8005f1c:	06d1      	lsls	r1, r2, #27
 8005f1e:	bf44      	itt	mi
 8005f20:	2320      	movmi	r3, #32
 8005f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f26:	0713      	lsls	r3, r2, #28
 8005f28:	bf44      	itt	mi
 8005f2a:	232b      	movmi	r3, #43	; 0x2b
 8005f2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f30:	f89a 3000 	ldrb.w	r3, [sl]
 8005f34:	2b2a      	cmp	r3, #42	; 0x2a
 8005f36:	d015      	beq.n	8005f64 <_vfiprintf_r+0x120>
 8005f38:	9a07      	ldr	r2, [sp, #28]
 8005f3a:	4654      	mov	r4, sl
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	f04f 0c0a 	mov.w	ip, #10
 8005f42:	4621      	mov	r1, r4
 8005f44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f48:	3b30      	subs	r3, #48	; 0x30
 8005f4a:	2b09      	cmp	r3, #9
 8005f4c:	d94d      	bls.n	8005fea <_vfiprintf_r+0x1a6>
 8005f4e:	b1b0      	cbz	r0, 8005f7e <_vfiprintf_r+0x13a>
 8005f50:	9207      	str	r2, [sp, #28]
 8005f52:	e014      	b.n	8005f7e <_vfiprintf_r+0x13a>
 8005f54:	eba0 0308 	sub.w	r3, r0, r8
 8005f58:	fa09 f303 	lsl.w	r3, r9, r3
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	9304      	str	r3, [sp, #16]
 8005f60:	46a2      	mov	sl, r4
 8005f62:	e7d2      	b.n	8005f0a <_vfiprintf_r+0xc6>
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	1d19      	adds	r1, r3, #4
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	9103      	str	r1, [sp, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	bfbb      	ittet	lt
 8005f70:	425b      	neglt	r3, r3
 8005f72:	f042 0202 	orrlt.w	r2, r2, #2
 8005f76:	9307      	strge	r3, [sp, #28]
 8005f78:	9307      	strlt	r3, [sp, #28]
 8005f7a:	bfb8      	it	lt
 8005f7c:	9204      	strlt	r2, [sp, #16]
 8005f7e:	7823      	ldrb	r3, [r4, #0]
 8005f80:	2b2e      	cmp	r3, #46	; 0x2e
 8005f82:	d10c      	bne.n	8005f9e <_vfiprintf_r+0x15a>
 8005f84:	7863      	ldrb	r3, [r4, #1]
 8005f86:	2b2a      	cmp	r3, #42	; 0x2a
 8005f88:	d134      	bne.n	8005ff4 <_vfiprintf_r+0x1b0>
 8005f8a:	9b03      	ldr	r3, [sp, #12]
 8005f8c:	1d1a      	adds	r2, r3, #4
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	9203      	str	r2, [sp, #12]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	bfb8      	it	lt
 8005f96:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f9a:	3402      	adds	r4, #2
 8005f9c:	9305      	str	r3, [sp, #20]
 8005f9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006074 <_vfiprintf_r+0x230>
 8005fa2:	7821      	ldrb	r1, [r4, #0]
 8005fa4:	2203      	movs	r2, #3
 8005fa6:	4650      	mov	r0, sl
 8005fa8:	f7fa f912 	bl	80001d0 <memchr>
 8005fac:	b138      	cbz	r0, 8005fbe <_vfiprintf_r+0x17a>
 8005fae:	9b04      	ldr	r3, [sp, #16]
 8005fb0:	eba0 000a 	sub.w	r0, r0, sl
 8005fb4:	2240      	movs	r2, #64	; 0x40
 8005fb6:	4082      	lsls	r2, r0
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	3401      	adds	r4, #1
 8005fbc:	9304      	str	r3, [sp, #16]
 8005fbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc2:	4829      	ldr	r0, [pc, #164]	; (8006068 <_vfiprintf_r+0x224>)
 8005fc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fc8:	2206      	movs	r2, #6
 8005fca:	f7fa f901 	bl	80001d0 <memchr>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	d03f      	beq.n	8006052 <_vfiprintf_r+0x20e>
 8005fd2:	4b26      	ldr	r3, [pc, #152]	; (800606c <_vfiprintf_r+0x228>)
 8005fd4:	bb1b      	cbnz	r3, 800601e <_vfiprintf_r+0x1da>
 8005fd6:	9b03      	ldr	r3, [sp, #12]
 8005fd8:	3307      	adds	r3, #7
 8005fda:	f023 0307 	bic.w	r3, r3, #7
 8005fde:	3308      	adds	r3, #8
 8005fe0:	9303      	str	r3, [sp, #12]
 8005fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe4:	443b      	add	r3, r7
 8005fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8005fe8:	e768      	b.n	8005ebc <_vfiprintf_r+0x78>
 8005fea:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fee:	460c      	mov	r4, r1
 8005ff0:	2001      	movs	r0, #1
 8005ff2:	e7a6      	b.n	8005f42 <_vfiprintf_r+0xfe>
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	3401      	adds	r4, #1
 8005ff8:	9305      	str	r3, [sp, #20]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	f04f 0c0a 	mov.w	ip, #10
 8006000:	4620      	mov	r0, r4
 8006002:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006006:	3a30      	subs	r2, #48	; 0x30
 8006008:	2a09      	cmp	r2, #9
 800600a:	d903      	bls.n	8006014 <_vfiprintf_r+0x1d0>
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0c6      	beq.n	8005f9e <_vfiprintf_r+0x15a>
 8006010:	9105      	str	r1, [sp, #20]
 8006012:	e7c4      	b.n	8005f9e <_vfiprintf_r+0x15a>
 8006014:	fb0c 2101 	mla	r1, ip, r1, r2
 8006018:	4604      	mov	r4, r0
 800601a:	2301      	movs	r3, #1
 800601c:	e7f0      	b.n	8006000 <_vfiprintf_r+0x1bc>
 800601e:	ab03      	add	r3, sp, #12
 8006020:	9300      	str	r3, [sp, #0]
 8006022:	462a      	mov	r2, r5
 8006024:	4b12      	ldr	r3, [pc, #72]	; (8006070 <_vfiprintf_r+0x22c>)
 8006026:	a904      	add	r1, sp, #16
 8006028:	4630      	mov	r0, r6
 800602a:	f3af 8000 	nop.w
 800602e:	4607      	mov	r7, r0
 8006030:	1c78      	adds	r0, r7, #1
 8006032:	d1d6      	bne.n	8005fe2 <_vfiprintf_r+0x19e>
 8006034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006036:	07d9      	lsls	r1, r3, #31
 8006038:	d405      	bmi.n	8006046 <_vfiprintf_r+0x202>
 800603a:	89ab      	ldrh	r3, [r5, #12]
 800603c:	059a      	lsls	r2, r3, #22
 800603e:	d402      	bmi.n	8006046 <_vfiprintf_r+0x202>
 8006040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006042:	f7ff fe88 	bl	8005d56 <__retarget_lock_release_recursive>
 8006046:	89ab      	ldrh	r3, [r5, #12]
 8006048:	065b      	lsls	r3, r3, #25
 800604a:	f53f af1d 	bmi.w	8005e88 <_vfiprintf_r+0x44>
 800604e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006050:	e71c      	b.n	8005e8c <_vfiprintf_r+0x48>
 8006052:	ab03      	add	r3, sp, #12
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	462a      	mov	r2, r5
 8006058:	4b05      	ldr	r3, [pc, #20]	; (8006070 <_vfiprintf_r+0x22c>)
 800605a:	a904      	add	r1, sp, #16
 800605c:	4630      	mov	r0, r6
 800605e:	f000 f879 	bl	8006154 <_printf_i>
 8006062:	e7e4      	b.n	800602e <_vfiprintf_r+0x1ea>
 8006064:	080069c0 	.word	0x080069c0
 8006068:	080069ca 	.word	0x080069ca
 800606c:	00000000 	.word	0x00000000
 8006070:	08005e1f 	.word	0x08005e1f
 8006074:	080069c6 	.word	0x080069c6

08006078 <_printf_common>:
 8006078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800607c:	4616      	mov	r6, r2
 800607e:	4699      	mov	r9, r3
 8006080:	688a      	ldr	r2, [r1, #8]
 8006082:	690b      	ldr	r3, [r1, #16]
 8006084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006088:	4293      	cmp	r3, r2
 800608a:	bfb8      	it	lt
 800608c:	4613      	movlt	r3, r2
 800608e:	6033      	str	r3, [r6, #0]
 8006090:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006094:	4607      	mov	r7, r0
 8006096:	460c      	mov	r4, r1
 8006098:	b10a      	cbz	r2, 800609e <_printf_common+0x26>
 800609a:	3301      	adds	r3, #1
 800609c:	6033      	str	r3, [r6, #0]
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	0699      	lsls	r1, r3, #26
 80060a2:	bf42      	ittt	mi
 80060a4:	6833      	ldrmi	r3, [r6, #0]
 80060a6:	3302      	addmi	r3, #2
 80060a8:	6033      	strmi	r3, [r6, #0]
 80060aa:	6825      	ldr	r5, [r4, #0]
 80060ac:	f015 0506 	ands.w	r5, r5, #6
 80060b0:	d106      	bne.n	80060c0 <_printf_common+0x48>
 80060b2:	f104 0a19 	add.w	sl, r4, #25
 80060b6:	68e3      	ldr	r3, [r4, #12]
 80060b8:	6832      	ldr	r2, [r6, #0]
 80060ba:	1a9b      	subs	r3, r3, r2
 80060bc:	42ab      	cmp	r3, r5
 80060be:	dc26      	bgt.n	800610e <_printf_common+0x96>
 80060c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060c4:	1e13      	subs	r3, r2, #0
 80060c6:	6822      	ldr	r2, [r4, #0]
 80060c8:	bf18      	it	ne
 80060ca:	2301      	movne	r3, #1
 80060cc:	0692      	lsls	r2, r2, #26
 80060ce:	d42b      	bmi.n	8006128 <_printf_common+0xb0>
 80060d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060d4:	4649      	mov	r1, r9
 80060d6:	4638      	mov	r0, r7
 80060d8:	47c0      	blx	r8
 80060da:	3001      	adds	r0, #1
 80060dc:	d01e      	beq.n	800611c <_printf_common+0xa4>
 80060de:	6823      	ldr	r3, [r4, #0]
 80060e0:	6922      	ldr	r2, [r4, #16]
 80060e2:	f003 0306 	and.w	r3, r3, #6
 80060e6:	2b04      	cmp	r3, #4
 80060e8:	bf02      	ittt	eq
 80060ea:	68e5      	ldreq	r5, [r4, #12]
 80060ec:	6833      	ldreq	r3, [r6, #0]
 80060ee:	1aed      	subeq	r5, r5, r3
 80060f0:	68a3      	ldr	r3, [r4, #8]
 80060f2:	bf0c      	ite	eq
 80060f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060f8:	2500      	movne	r5, #0
 80060fa:	4293      	cmp	r3, r2
 80060fc:	bfc4      	itt	gt
 80060fe:	1a9b      	subgt	r3, r3, r2
 8006100:	18ed      	addgt	r5, r5, r3
 8006102:	2600      	movs	r6, #0
 8006104:	341a      	adds	r4, #26
 8006106:	42b5      	cmp	r5, r6
 8006108:	d11a      	bne.n	8006140 <_printf_common+0xc8>
 800610a:	2000      	movs	r0, #0
 800610c:	e008      	b.n	8006120 <_printf_common+0xa8>
 800610e:	2301      	movs	r3, #1
 8006110:	4652      	mov	r2, sl
 8006112:	4649      	mov	r1, r9
 8006114:	4638      	mov	r0, r7
 8006116:	47c0      	blx	r8
 8006118:	3001      	adds	r0, #1
 800611a:	d103      	bne.n	8006124 <_printf_common+0xac>
 800611c:	f04f 30ff 	mov.w	r0, #4294967295
 8006120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006124:	3501      	adds	r5, #1
 8006126:	e7c6      	b.n	80060b6 <_printf_common+0x3e>
 8006128:	18e1      	adds	r1, r4, r3
 800612a:	1c5a      	adds	r2, r3, #1
 800612c:	2030      	movs	r0, #48	; 0x30
 800612e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006132:	4422      	add	r2, r4
 8006134:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006138:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800613c:	3302      	adds	r3, #2
 800613e:	e7c7      	b.n	80060d0 <_printf_common+0x58>
 8006140:	2301      	movs	r3, #1
 8006142:	4622      	mov	r2, r4
 8006144:	4649      	mov	r1, r9
 8006146:	4638      	mov	r0, r7
 8006148:	47c0      	blx	r8
 800614a:	3001      	adds	r0, #1
 800614c:	d0e6      	beq.n	800611c <_printf_common+0xa4>
 800614e:	3601      	adds	r6, #1
 8006150:	e7d9      	b.n	8006106 <_printf_common+0x8e>
	...

08006154 <_printf_i>:
 8006154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006158:	7e0f      	ldrb	r7, [r1, #24]
 800615a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800615c:	2f78      	cmp	r7, #120	; 0x78
 800615e:	4691      	mov	r9, r2
 8006160:	4680      	mov	r8, r0
 8006162:	460c      	mov	r4, r1
 8006164:	469a      	mov	sl, r3
 8006166:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800616a:	d807      	bhi.n	800617c <_printf_i+0x28>
 800616c:	2f62      	cmp	r7, #98	; 0x62
 800616e:	d80a      	bhi.n	8006186 <_printf_i+0x32>
 8006170:	2f00      	cmp	r7, #0
 8006172:	f000 80d4 	beq.w	800631e <_printf_i+0x1ca>
 8006176:	2f58      	cmp	r7, #88	; 0x58
 8006178:	f000 80c0 	beq.w	80062fc <_printf_i+0x1a8>
 800617c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006180:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006184:	e03a      	b.n	80061fc <_printf_i+0xa8>
 8006186:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800618a:	2b15      	cmp	r3, #21
 800618c:	d8f6      	bhi.n	800617c <_printf_i+0x28>
 800618e:	a101      	add	r1, pc, #4	; (adr r1, 8006194 <_printf_i+0x40>)
 8006190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006194:	080061ed 	.word	0x080061ed
 8006198:	08006201 	.word	0x08006201
 800619c:	0800617d 	.word	0x0800617d
 80061a0:	0800617d 	.word	0x0800617d
 80061a4:	0800617d 	.word	0x0800617d
 80061a8:	0800617d 	.word	0x0800617d
 80061ac:	08006201 	.word	0x08006201
 80061b0:	0800617d 	.word	0x0800617d
 80061b4:	0800617d 	.word	0x0800617d
 80061b8:	0800617d 	.word	0x0800617d
 80061bc:	0800617d 	.word	0x0800617d
 80061c0:	08006305 	.word	0x08006305
 80061c4:	0800622d 	.word	0x0800622d
 80061c8:	080062bf 	.word	0x080062bf
 80061cc:	0800617d 	.word	0x0800617d
 80061d0:	0800617d 	.word	0x0800617d
 80061d4:	08006327 	.word	0x08006327
 80061d8:	0800617d 	.word	0x0800617d
 80061dc:	0800622d 	.word	0x0800622d
 80061e0:	0800617d 	.word	0x0800617d
 80061e4:	0800617d 	.word	0x0800617d
 80061e8:	080062c7 	.word	0x080062c7
 80061ec:	682b      	ldr	r3, [r5, #0]
 80061ee:	1d1a      	adds	r2, r3, #4
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	602a      	str	r2, [r5, #0]
 80061f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061fc:	2301      	movs	r3, #1
 80061fe:	e09f      	b.n	8006340 <_printf_i+0x1ec>
 8006200:	6820      	ldr	r0, [r4, #0]
 8006202:	682b      	ldr	r3, [r5, #0]
 8006204:	0607      	lsls	r7, r0, #24
 8006206:	f103 0104 	add.w	r1, r3, #4
 800620a:	6029      	str	r1, [r5, #0]
 800620c:	d501      	bpl.n	8006212 <_printf_i+0xbe>
 800620e:	681e      	ldr	r6, [r3, #0]
 8006210:	e003      	b.n	800621a <_printf_i+0xc6>
 8006212:	0646      	lsls	r6, r0, #25
 8006214:	d5fb      	bpl.n	800620e <_printf_i+0xba>
 8006216:	f9b3 6000 	ldrsh.w	r6, [r3]
 800621a:	2e00      	cmp	r6, #0
 800621c:	da03      	bge.n	8006226 <_printf_i+0xd2>
 800621e:	232d      	movs	r3, #45	; 0x2d
 8006220:	4276      	negs	r6, r6
 8006222:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006226:	485a      	ldr	r0, [pc, #360]	; (8006390 <_printf_i+0x23c>)
 8006228:	230a      	movs	r3, #10
 800622a:	e012      	b.n	8006252 <_printf_i+0xfe>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	6820      	ldr	r0, [r4, #0]
 8006230:	1d19      	adds	r1, r3, #4
 8006232:	6029      	str	r1, [r5, #0]
 8006234:	0605      	lsls	r5, r0, #24
 8006236:	d501      	bpl.n	800623c <_printf_i+0xe8>
 8006238:	681e      	ldr	r6, [r3, #0]
 800623a:	e002      	b.n	8006242 <_printf_i+0xee>
 800623c:	0641      	lsls	r1, r0, #25
 800623e:	d5fb      	bpl.n	8006238 <_printf_i+0xe4>
 8006240:	881e      	ldrh	r6, [r3, #0]
 8006242:	4853      	ldr	r0, [pc, #332]	; (8006390 <_printf_i+0x23c>)
 8006244:	2f6f      	cmp	r7, #111	; 0x6f
 8006246:	bf0c      	ite	eq
 8006248:	2308      	moveq	r3, #8
 800624a:	230a      	movne	r3, #10
 800624c:	2100      	movs	r1, #0
 800624e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006252:	6865      	ldr	r5, [r4, #4]
 8006254:	60a5      	str	r5, [r4, #8]
 8006256:	2d00      	cmp	r5, #0
 8006258:	bfa2      	ittt	ge
 800625a:	6821      	ldrge	r1, [r4, #0]
 800625c:	f021 0104 	bicge.w	r1, r1, #4
 8006260:	6021      	strge	r1, [r4, #0]
 8006262:	b90e      	cbnz	r6, 8006268 <_printf_i+0x114>
 8006264:	2d00      	cmp	r5, #0
 8006266:	d04b      	beq.n	8006300 <_printf_i+0x1ac>
 8006268:	4615      	mov	r5, r2
 800626a:	fbb6 f1f3 	udiv	r1, r6, r3
 800626e:	fb03 6711 	mls	r7, r3, r1, r6
 8006272:	5dc7      	ldrb	r7, [r0, r7]
 8006274:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006278:	4637      	mov	r7, r6
 800627a:	42bb      	cmp	r3, r7
 800627c:	460e      	mov	r6, r1
 800627e:	d9f4      	bls.n	800626a <_printf_i+0x116>
 8006280:	2b08      	cmp	r3, #8
 8006282:	d10b      	bne.n	800629c <_printf_i+0x148>
 8006284:	6823      	ldr	r3, [r4, #0]
 8006286:	07de      	lsls	r6, r3, #31
 8006288:	d508      	bpl.n	800629c <_printf_i+0x148>
 800628a:	6923      	ldr	r3, [r4, #16]
 800628c:	6861      	ldr	r1, [r4, #4]
 800628e:	4299      	cmp	r1, r3
 8006290:	bfde      	ittt	le
 8006292:	2330      	movle	r3, #48	; 0x30
 8006294:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006298:	f105 35ff 	addle.w	r5, r5, #4294967295
 800629c:	1b52      	subs	r2, r2, r5
 800629e:	6122      	str	r2, [r4, #16]
 80062a0:	f8cd a000 	str.w	sl, [sp]
 80062a4:	464b      	mov	r3, r9
 80062a6:	aa03      	add	r2, sp, #12
 80062a8:	4621      	mov	r1, r4
 80062aa:	4640      	mov	r0, r8
 80062ac:	f7ff fee4 	bl	8006078 <_printf_common>
 80062b0:	3001      	adds	r0, #1
 80062b2:	d14a      	bne.n	800634a <_printf_i+0x1f6>
 80062b4:	f04f 30ff 	mov.w	r0, #4294967295
 80062b8:	b004      	add	sp, #16
 80062ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062be:	6823      	ldr	r3, [r4, #0]
 80062c0:	f043 0320 	orr.w	r3, r3, #32
 80062c4:	6023      	str	r3, [r4, #0]
 80062c6:	4833      	ldr	r0, [pc, #204]	; (8006394 <_printf_i+0x240>)
 80062c8:	2778      	movs	r7, #120	; 0x78
 80062ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80062ce:	6823      	ldr	r3, [r4, #0]
 80062d0:	6829      	ldr	r1, [r5, #0]
 80062d2:	061f      	lsls	r7, r3, #24
 80062d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80062d8:	d402      	bmi.n	80062e0 <_printf_i+0x18c>
 80062da:	065f      	lsls	r7, r3, #25
 80062dc:	bf48      	it	mi
 80062de:	b2b6      	uxthmi	r6, r6
 80062e0:	07df      	lsls	r7, r3, #31
 80062e2:	bf48      	it	mi
 80062e4:	f043 0320 	orrmi.w	r3, r3, #32
 80062e8:	6029      	str	r1, [r5, #0]
 80062ea:	bf48      	it	mi
 80062ec:	6023      	strmi	r3, [r4, #0]
 80062ee:	b91e      	cbnz	r6, 80062f8 <_printf_i+0x1a4>
 80062f0:	6823      	ldr	r3, [r4, #0]
 80062f2:	f023 0320 	bic.w	r3, r3, #32
 80062f6:	6023      	str	r3, [r4, #0]
 80062f8:	2310      	movs	r3, #16
 80062fa:	e7a7      	b.n	800624c <_printf_i+0xf8>
 80062fc:	4824      	ldr	r0, [pc, #144]	; (8006390 <_printf_i+0x23c>)
 80062fe:	e7e4      	b.n	80062ca <_printf_i+0x176>
 8006300:	4615      	mov	r5, r2
 8006302:	e7bd      	b.n	8006280 <_printf_i+0x12c>
 8006304:	682b      	ldr	r3, [r5, #0]
 8006306:	6826      	ldr	r6, [r4, #0]
 8006308:	6961      	ldr	r1, [r4, #20]
 800630a:	1d18      	adds	r0, r3, #4
 800630c:	6028      	str	r0, [r5, #0]
 800630e:	0635      	lsls	r5, r6, #24
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	d501      	bpl.n	8006318 <_printf_i+0x1c4>
 8006314:	6019      	str	r1, [r3, #0]
 8006316:	e002      	b.n	800631e <_printf_i+0x1ca>
 8006318:	0670      	lsls	r0, r6, #25
 800631a:	d5fb      	bpl.n	8006314 <_printf_i+0x1c0>
 800631c:	8019      	strh	r1, [r3, #0]
 800631e:	2300      	movs	r3, #0
 8006320:	6123      	str	r3, [r4, #16]
 8006322:	4615      	mov	r5, r2
 8006324:	e7bc      	b.n	80062a0 <_printf_i+0x14c>
 8006326:	682b      	ldr	r3, [r5, #0]
 8006328:	1d1a      	adds	r2, r3, #4
 800632a:	602a      	str	r2, [r5, #0]
 800632c:	681d      	ldr	r5, [r3, #0]
 800632e:	6862      	ldr	r2, [r4, #4]
 8006330:	2100      	movs	r1, #0
 8006332:	4628      	mov	r0, r5
 8006334:	f7f9 ff4c 	bl	80001d0 <memchr>
 8006338:	b108      	cbz	r0, 800633e <_printf_i+0x1ea>
 800633a:	1b40      	subs	r0, r0, r5
 800633c:	6060      	str	r0, [r4, #4]
 800633e:	6863      	ldr	r3, [r4, #4]
 8006340:	6123      	str	r3, [r4, #16]
 8006342:	2300      	movs	r3, #0
 8006344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006348:	e7aa      	b.n	80062a0 <_printf_i+0x14c>
 800634a:	6923      	ldr	r3, [r4, #16]
 800634c:	462a      	mov	r2, r5
 800634e:	4649      	mov	r1, r9
 8006350:	4640      	mov	r0, r8
 8006352:	47d0      	blx	sl
 8006354:	3001      	adds	r0, #1
 8006356:	d0ad      	beq.n	80062b4 <_printf_i+0x160>
 8006358:	6823      	ldr	r3, [r4, #0]
 800635a:	079b      	lsls	r3, r3, #30
 800635c:	d413      	bmi.n	8006386 <_printf_i+0x232>
 800635e:	68e0      	ldr	r0, [r4, #12]
 8006360:	9b03      	ldr	r3, [sp, #12]
 8006362:	4298      	cmp	r0, r3
 8006364:	bfb8      	it	lt
 8006366:	4618      	movlt	r0, r3
 8006368:	e7a6      	b.n	80062b8 <_printf_i+0x164>
 800636a:	2301      	movs	r3, #1
 800636c:	4632      	mov	r2, r6
 800636e:	4649      	mov	r1, r9
 8006370:	4640      	mov	r0, r8
 8006372:	47d0      	blx	sl
 8006374:	3001      	adds	r0, #1
 8006376:	d09d      	beq.n	80062b4 <_printf_i+0x160>
 8006378:	3501      	adds	r5, #1
 800637a:	68e3      	ldr	r3, [r4, #12]
 800637c:	9903      	ldr	r1, [sp, #12]
 800637e:	1a5b      	subs	r3, r3, r1
 8006380:	42ab      	cmp	r3, r5
 8006382:	dcf2      	bgt.n	800636a <_printf_i+0x216>
 8006384:	e7eb      	b.n	800635e <_printf_i+0x20a>
 8006386:	2500      	movs	r5, #0
 8006388:	f104 0619 	add.w	r6, r4, #25
 800638c:	e7f5      	b.n	800637a <_printf_i+0x226>
 800638e:	bf00      	nop
 8006390:	080069d1 	.word	0x080069d1
 8006394:	080069e2 	.word	0x080069e2

08006398 <__sflush_r>:
 8006398:	898a      	ldrh	r2, [r1, #12]
 800639a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800639e:	4605      	mov	r5, r0
 80063a0:	0710      	lsls	r0, r2, #28
 80063a2:	460c      	mov	r4, r1
 80063a4:	d458      	bmi.n	8006458 <__sflush_r+0xc0>
 80063a6:	684b      	ldr	r3, [r1, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	dc05      	bgt.n	80063b8 <__sflush_r+0x20>
 80063ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	dc02      	bgt.n	80063b8 <__sflush_r+0x20>
 80063b2:	2000      	movs	r0, #0
 80063b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063ba:	2e00      	cmp	r6, #0
 80063bc:	d0f9      	beq.n	80063b2 <__sflush_r+0x1a>
 80063be:	2300      	movs	r3, #0
 80063c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063c4:	682f      	ldr	r7, [r5, #0]
 80063c6:	6a21      	ldr	r1, [r4, #32]
 80063c8:	602b      	str	r3, [r5, #0]
 80063ca:	d032      	beq.n	8006432 <__sflush_r+0x9a>
 80063cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063ce:	89a3      	ldrh	r3, [r4, #12]
 80063d0:	075a      	lsls	r2, r3, #29
 80063d2:	d505      	bpl.n	80063e0 <__sflush_r+0x48>
 80063d4:	6863      	ldr	r3, [r4, #4]
 80063d6:	1ac0      	subs	r0, r0, r3
 80063d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063da:	b10b      	cbz	r3, 80063e0 <__sflush_r+0x48>
 80063dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063de:	1ac0      	subs	r0, r0, r3
 80063e0:	2300      	movs	r3, #0
 80063e2:	4602      	mov	r2, r0
 80063e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063e6:	6a21      	ldr	r1, [r4, #32]
 80063e8:	4628      	mov	r0, r5
 80063ea:	47b0      	blx	r6
 80063ec:	1c43      	adds	r3, r0, #1
 80063ee:	89a3      	ldrh	r3, [r4, #12]
 80063f0:	d106      	bne.n	8006400 <__sflush_r+0x68>
 80063f2:	6829      	ldr	r1, [r5, #0]
 80063f4:	291d      	cmp	r1, #29
 80063f6:	d82b      	bhi.n	8006450 <__sflush_r+0xb8>
 80063f8:	4a29      	ldr	r2, [pc, #164]	; (80064a0 <__sflush_r+0x108>)
 80063fa:	410a      	asrs	r2, r1
 80063fc:	07d6      	lsls	r6, r2, #31
 80063fe:	d427      	bmi.n	8006450 <__sflush_r+0xb8>
 8006400:	2200      	movs	r2, #0
 8006402:	6062      	str	r2, [r4, #4]
 8006404:	04d9      	lsls	r1, r3, #19
 8006406:	6922      	ldr	r2, [r4, #16]
 8006408:	6022      	str	r2, [r4, #0]
 800640a:	d504      	bpl.n	8006416 <__sflush_r+0x7e>
 800640c:	1c42      	adds	r2, r0, #1
 800640e:	d101      	bne.n	8006414 <__sflush_r+0x7c>
 8006410:	682b      	ldr	r3, [r5, #0]
 8006412:	b903      	cbnz	r3, 8006416 <__sflush_r+0x7e>
 8006414:	6560      	str	r0, [r4, #84]	; 0x54
 8006416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006418:	602f      	str	r7, [r5, #0]
 800641a:	2900      	cmp	r1, #0
 800641c:	d0c9      	beq.n	80063b2 <__sflush_r+0x1a>
 800641e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006422:	4299      	cmp	r1, r3
 8006424:	d002      	beq.n	800642c <__sflush_r+0x94>
 8006426:	4628      	mov	r0, r5
 8006428:	f7ff fc96 	bl	8005d58 <_free_r>
 800642c:	2000      	movs	r0, #0
 800642e:	6360      	str	r0, [r4, #52]	; 0x34
 8006430:	e7c0      	b.n	80063b4 <__sflush_r+0x1c>
 8006432:	2301      	movs	r3, #1
 8006434:	4628      	mov	r0, r5
 8006436:	47b0      	blx	r6
 8006438:	1c41      	adds	r1, r0, #1
 800643a:	d1c8      	bne.n	80063ce <__sflush_r+0x36>
 800643c:	682b      	ldr	r3, [r5, #0]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0c5      	beq.n	80063ce <__sflush_r+0x36>
 8006442:	2b1d      	cmp	r3, #29
 8006444:	d001      	beq.n	800644a <__sflush_r+0xb2>
 8006446:	2b16      	cmp	r3, #22
 8006448:	d101      	bne.n	800644e <__sflush_r+0xb6>
 800644a:	602f      	str	r7, [r5, #0]
 800644c:	e7b1      	b.n	80063b2 <__sflush_r+0x1a>
 800644e:	89a3      	ldrh	r3, [r4, #12]
 8006450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006454:	81a3      	strh	r3, [r4, #12]
 8006456:	e7ad      	b.n	80063b4 <__sflush_r+0x1c>
 8006458:	690f      	ldr	r7, [r1, #16]
 800645a:	2f00      	cmp	r7, #0
 800645c:	d0a9      	beq.n	80063b2 <__sflush_r+0x1a>
 800645e:	0793      	lsls	r3, r2, #30
 8006460:	680e      	ldr	r6, [r1, #0]
 8006462:	bf08      	it	eq
 8006464:	694b      	ldreq	r3, [r1, #20]
 8006466:	600f      	str	r7, [r1, #0]
 8006468:	bf18      	it	ne
 800646a:	2300      	movne	r3, #0
 800646c:	eba6 0807 	sub.w	r8, r6, r7
 8006470:	608b      	str	r3, [r1, #8]
 8006472:	f1b8 0f00 	cmp.w	r8, #0
 8006476:	dd9c      	ble.n	80063b2 <__sflush_r+0x1a>
 8006478:	6a21      	ldr	r1, [r4, #32]
 800647a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800647c:	4643      	mov	r3, r8
 800647e:	463a      	mov	r2, r7
 8006480:	4628      	mov	r0, r5
 8006482:	47b0      	blx	r6
 8006484:	2800      	cmp	r0, #0
 8006486:	dc06      	bgt.n	8006496 <__sflush_r+0xfe>
 8006488:	89a3      	ldrh	r3, [r4, #12]
 800648a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800648e:	81a3      	strh	r3, [r4, #12]
 8006490:	f04f 30ff 	mov.w	r0, #4294967295
 8006494:	e78e      	b.n	80063b4 <__sflush_r+0x1c>
 8006496:	4407      	add	r7, r0
 8006498:	eba8 0800 	sub.w	r8, r8, r0
 800649c:	e7e9      	b.n	8006472 <__sflush_r+0xda>
 800649e:	bf00      	nop
 80064a0:	dfbffffe 	.word	0xdfbffffe

080064a4 <_fflush_r>:
 80064a4:	b538      	push	{r3, r4, r5, lr}
 80064a6:	690b      	ldr	r3, [r1, #16]
 80064a8:	4605      	mov	r5, r0
 80064aa:	460c      	mov	r4, r1
 80064ac:	b913      	cbnz	r3, 80064b4 <_fflush_r+0x10>
 80064ae:	2500      	movs	r5, #0
 80064b0:	4628      	mov	r0, r5
 80064b2:	bd38      	pop	{r3, r4, r5, pc}
 80064b4:	b118      	cbz	r0, 80064be <_fflush_r+0x1a>
 80064b6:	6a03      	ldr	r3, [r0, #32]
 80064b8:	b90b      	cbnz	r3, 80064be <_fflush_r+0x1a>
 80064ba:	f7ff f9e1 	bl	8005880 <__sinit>
 80064be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d0f3      	beq.n	80064ae <_fflush_r+0xa>
 80064c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064c8:	07d0      	lsls	r0, r2, #31
 80064ca:	d404      	bmi.n	80064d6 <_fflush_r+0x32>
 80064cc:	0599      	lsls	r1, r3, #22
 80064ce:	d402      	bmi.n	80064d6 <_fflush_r+0x32>
 80064d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064d2:	f7ff fc3f 	bl	8005d54 <__retarget_lock_acquire_recursive>
 80064d6:	4628      	mov	r0, r5
 80064d8:	4621      	mov	r1, r4
 80064da:	f7ff ff5d 	bl	8006398 <__sflush_r>
 80064de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064e0:	07da      	lsls	r2, r3, #31
 80064e2:	4605      	mov	r5, r0
 80064e4:	d4e4      	bmi.n	80064b0 <_fflush_r+0xc>
 80064e6:	89a3      	ldrh	r3, [r4, #12]
 80064e8:	059b      	lsls	r3, r3, #22
 80064ea:	d4e1      	bmi.n	80064b0 <_fflush_r+0xc>
 80064ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ee:	f7ff fc32 	bl	8005d56 <__retarget_lock_release_recursive>
 80064f2:	e7dd      	b.n	80064b0 <_fflush_r+0xc>

080064f4 <__swhatbuf_r>:
 80064f4:	b570      	push	{r4, r5, r6, lr}
 80064f6:	460c      	mov	r4, r1
 80064f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064fc:	2900      	cmp	r1, #0
 80064fe:	b096      	sub	sp, #88	; 0x58
 8006500:	4615      	mov	r5, r2
 8006502:	461e      	mov	r6, r3
 8006504:	da0d      	bge.n	8006522 <__swhatbuf_r+0x2e>
 8006506:	89a3      	ldrh	r3, [r4, #12]
 8006508:	f013 0f80 	tst.w	r3, #128	; 0x80
 800650c:	f04f 0100 	mov.w	r1, #0
 8006510:	bf0c      	ite	eq
 8006512:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006516:	2340      	movne	r3, #64	; 0x40
 8006518:	2000      	movs	r0, #0
 800651a:	6031      	str	r1, [r6, #0]
 800651c:	602b      	str	r3, [r5, #0]
 800651e:	b016      	add	sp, #88	; 0x58
 8006520:	bd70      	pop	{r4, r5, r6, pc}
 8006522:	466a      	mov	r2, sp
 8006524:	f000 f87c 	bl	8006620 <_fstat_r>
 8006528:	2800      	cmp	r0, #0
 800652a:	dbec      	blt.n	8006506 <__swhatbuf_r+0x12>
 800652c:	9901      	ldr	r1, [sp, #4]
 800652e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006532:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006536:	4259      	negs	r1, r3
 8006538:	4159      	adcs	r1, r3
 800653a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800653e:	e7eb      	b.n	8006518 <__swhatbuf_r+0x24>

08006540 <__smakebuf_r>:
 8006540:	898b      	ldrh	r3, [r1, #12]
 8006542:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006544:	079d      	lsls	r5, r3, #30
 8006546:	4606      	mov	r6, r0
 8006548:	460c      	mov	r4, r1
 800654a:	d507      	bpl.n	800655c <__smakebuf_r+0x1c>
 800654c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	6123      	str	r3, [r4, #16]
 8006554:	2301      	movs	r3, #1
 8006556:	6163      	str	r3, [r4, #20]
 8006558:	b002      	add	sp, #8
 800655a:	bd70      	pop	{r4, r5, r6, pc}
 800655c:	ab01      	add	r3, sp, #4
 800655e:	466a      	mov	r2, sp
 8006560:	f7ff ffc8 	bl	80064f4 <__swhatbuf_r>
 8006564:	9900      	ldr	r1, [sp, #0]
 8006566:	4605      	mov	r5, r0
 8006568:	4630      	mov	r0, r6
 800656a:	f7ff f883 	bl	8005674 <_malloc_r>
 800656e:	b948      	cbnz	r0, 8006584 <__smakebuf_r+0x44>
 8006570:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006574:	059a      	lsls	r2, r3, #22
 8006576:	d4ef      	bmi.n	8006558 <__smakebuf_r+0x18>
 8006578:	f023 0303 	bic.w	r3, r3, #3
 800657c:	f043 0302 	orr.w	r3, r3, #2
 8006580:	81a3      	strh	r3, [r4, #12]
 8006582:	e7e3      	b.n	800654c <__smakebuf_r+0xc>
 8006584:	89a3      	ldrh	r3, [r4, #12]
 8006586:	6020      	str	r0, [r4, #0]
 8006588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800658c:	81a3      	strh	r3, [r4, #12]
 800658e:	9b00      	ldr	r3, [sp, #0]
 8006590:	6163      	str	r3, [r4, #20]
 8006592:	9b01      	ldr	r3, [sp, #4]
 8006594:	6120      	str	r0, [r4, #16]
 8006596:	b15b      	cbz	r3, 80065b0 <__smakebuf_r+0x70>
 8006598:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800659c:	4630      	mov	r0, r6
 800659e:	f000 f851 	bl	8006644 <_isatty_r>
 80065a2:	b128      	cbz	r0, 80065b0 <__smakebuf_r+0x70>
 80065a4:	89a3      	ldrh	r3, [r4, #12]
 80065a6:	f023 0303 	bic.w	r3, r3, #3
 80065aa:	f043 0301 	orr.w	r3, r3, #1
 80065ae:	81a3      	strh	r3, [r4, #12]
 80065b0:	89a3      	ldrh	r3, [r4, #12]
 80065b2:	431d      	orrs	r5, r3
 80065b4:	81a5      	strh	r5, [r4, #12]
 80065b6:	e7cf      	b.n	8006558 <__smakebuf_r+0x18>

080065b8 <_putc_r>:
 80065b8:	b570      	push	{r4, r5, r6, lr}
 80065ba:	460d      	mov	r5, r1
 80065bc:	4614      	mov	r4, r2
 80065be:	4606      	mov	r6, r0
 80065c0:	b118      	cbz	r0, 80065ca <_putc_r+0x12>
 80065c2:	6a03      	ldr	r3, [r0, #32]
 80065c4:	b90b      	cbnz	r3, 80065ca <_putc_r+0x12>
 80065c6:	f7ff f95b 	bl	8005880 <__sinit>
 80065ca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065cc:	07d8      	lsls	r0, r3, #31
 80065ce:	d405      	bmi.n	80065dc <_putc_r+0x24>
 80065d0:	89a3      	ldrh	r3, [r4, #12]
 80065d2:	0599      	lsls	r1, r3, #22
 80065d4:	d402      	bmi.n	80065dc <_putc_r+0x24>
 80065d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80065d8:	f7ff fbbc 	bl	8005d54 <__retarget_lock_acquire_recursive>
 80065dc:	68a3      	ldr	r3, [r4, #8]
 80065de:	3b01      	subs	r3, #1
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	60a3      	str	r3, [r4, #8]
 80065e4:	da05      	bge.n	80065f2 <_putc_r+0x3a>
 80065e6:	69a2      	ldr	r2, [r4, #24]
 80065e8:	4293      	cmp	r3, r2
 80065ea:	db12      	blt.n	8006612 <_putc_r+0x5a>
 80065ec:	b2eb      	uxtb	r3, r5
 80065ee:	2b0a      	cmp	r3, #10
 80065f0:	d00f      	beq.n	8006612 <_putc_r+0x5a>
 80065f2:	6823      	ldr	r3, [r4, #0]
 80065f4:	1c5a      	adds	r2, r3, #1
 80065f6:	6022      	str	r2, [r4, #0]
 80065f8:	701d      	strb	r5, [r3, #0]
 80065fa:	b2ed      	uxtb	r5, r5
 80065fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065fe:	07da      	lsls	r2, r3, #31
 8006600:	d405      	bmi.n	800660e <_putc_r+0x56>
 8006602:	89a3      	ldrh	r3, [r4, #12]
 8006604:	059b      	lsls	r3, r3, #22
 8006606:	d402      	bmi.n	800660e <_putc_r+0x56>
 8006608:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800660a:	f7ff fba4 	bl	8005d56 <__retarget_lock_release_recursive>
 800660e:	4628      	mov	r0, r5
 8006610:	bd70      	pop	{r4, r5, r6, pc}
 8006612:	4629      	mov	r1, r5
 8006614:	4622      	mov	r2, r4
 8006616:	4630      	mov	r0, r6
 8006618:	f7ff fa21 	bl	8005a5e <__swbuf_r>
 800661c:	4605      	mov	r5, r0
 800661e:	e7ed      	b.n	80065fc <_putc_r+0x44>

08006620 <_fstat_r>:
 8006620:	b538      	push	{r3, r4, r5, lr}
 8006622:	4d07      	ldr	r5, [pc, #28]	; (8006640 <_fstat_r+0x20>)
 8006624:	2300      	movs	r3, #0
 8006626:	4604      	mov	r4, r0
 8006628:	4608      	mov	r0, r1
 800662a:	4611      	mov	r1, r2
 800662c:	602b      	str	r3, [r5, #0]
 800662e:	f7fb fde6 	bl	80021fe <_fstat>
 8006632:	1c43      	adds	r3, r0, #1
 8006634:	d102      	bne.n	800663c <_fstat_r+0x1c>
 8006636:	682b      	ldr	r3, [r5, #0]
 8006638:	b103      	cbz	r3, 800663c <_fstat_r+0x1c>
 800663a:	6023      	str	r3, [r4, #0]
 800663c:	bd38      	pop	{r3, r4, r5, pc}
 800663e:	bf00      	nop
 8006640:	2000025c 	.word	0x2000025c

08006644 <_isatty_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4d06      	ldr	r5, [pc, #24]	; (8006660 <_isatty_r+0x1c>)
 8006648:	2300      	movs	r3, #0
 800664a:	4604      	mov	r4, r0
 800664c:	4608      	mov	r0, r1
 800664e:	602b      	str	r3, [r5, #0]
 8006650:	f7fb fde5 	bl	800221e <_isatty>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_isatty_r+0x1a>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_isatty_r+0x1a>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	2000025c 	.word	0x2000025c

08006664 <_init>:
 8006664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006666:	bf00      	nop
 8006668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800666a:	bc08      	pop	{r3}
 800666c:	469e      	mov	lr, r3
 800666e:	4770      	bx	lr

08006670 <_fini>:
 8006670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006672:	bf00      	nop
 8006674:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006676:	bc08      	pop	{r3}
 8006678:	469e      	mov	lr, r3
 800667a:	4770      	bx	lr
