<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1386</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1386-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1386.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-106&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:744px;left:68px;white-space:nowrap" class="ft02">35.6&#160;</p>
<p style="position:absolute;top:744px;left:147px;white-space:nowrap" class="ft02">MSRS&#160;IN THE INTEL</p>
<p style="position:absolute;top:746px;left:328px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:744px;left:341px;white-space:nowrap" class="ft02">&#160;MICROARCHITECTURE CODE NAME NEHALEM</p>
<p style="position:absolute;top:780px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1387.html">Table&#160;35-13</a>&#160;lists&#160;model-specific registers&#160;(MSRs) that are&#160;common&#160;for&#160;Intel</p>
<p style="position:absolute;top:777px;left:575px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:780px;left:586px;white-space:nowrap" class="ft03">&#160;microarchitecture code name&#160;</p>
<p style="position:absolute;top:796px;left:68px;white-space:nowrap" class="ft06">Nehalem. These&#160;include&#160;Intel&#160;Core&#160;i7&#160;and i5&#160;processor&#160;family. These&#160;processors&#160;have a&#160;CPUID signature&#160;with&#160;<br/>DisplayFamily_DisplayModel of 06_1AH, 06_1EH,&#160;06_1FH, 06_2EH,&#160;see<a href="o_fe12b1e2a880e0ce-1281.html">&#160;Table 35-1</a>.&#160;Additional&#160;MSRs specific to&#160;<br/>06_1AH, 06_1EH, 06_1FH are liste<a href="o_fe12b1e2a880e0ce-1404.html">d in Table 35-14</a>.&#160;Some&#160;MSRs&#160;listed in these&#160;tables&#160;are used by BIOS. More&#160;infor-<br/>mation&#160;about these MSR&#160;can be&#160;found at&#160;http://biosbits.org.<br/>The column “Scope” represents&#160;the package/core/thread&#160;scope&#160;of&#160;individual bit field&#160;of an MSR.&#160;“Thread”&#160;means&#160;<br/>this bit field&#160;must be&#160;programmed&#160;on&#160;each logical processor independently.&#160;“Core” means the&#160;bit&#160;field&#160;must&#160;be&#160;<br/>programmed on each processor core independently,&#160;logical&#160;processors in the same core&#160;will be affected&#160;by change&#160;<br/>of&#160;this bit on the other logical processor in the same core. “Package” means the&#160;bit field must be&#160;programmed once&#160;<br/>for each physical package.&#160;Change&#160;of a&#160;bit filed with a&#160;package scope will&#160;affect&#160;all logical processors in&#160;that&#160;phys-<br/>ical package.</p>
<p style="position:absolute;top:172px;left:80px;white-space:nowrap" class="ft03">C8FH</p>
<p style="position:absolute;top:172px;left:135px;white-space:nowrap" class="ft03">3215</p>
<p style="position:absolute;top:172px;left:185px;white-space:nowrap" class="ft03">IA32_PQR_ASSOC</p>
<p style="position:absolute;top:172px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:172px;left:448px;white-space:nowrap" class="ft03">Resource&#160;Association Register&#160;(R/W)</p>
<p style="position:absolute;top:196px;left:185px;white-space:nowrap" class="ft03">31:0</p>
<p style="position:absolute;top:196px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:220px;left:185px;white-space:nowrap" class="ft03">33:32</p>
<p style="position:absolute;top:220px;left:448px;white-space:nowrap" class="ft03">COS (R/W).&#160;</p>
<p style="position:absolute;top:244px;left:185px;white-space:nowrap" class="ft03">63: 34</p>
<p style="position:absolute;top:244px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:268px;left:79px;white-space:nowrap" class="ft03">D10H</p>
<p style="position:absolute;top:268px;left:135px;white-space:nowrap" class="ft03">3344</p>
<p style="position:absolute;top:268px;left:185px;white-space:nowrap" class="ft03">IA32_L2_QOS_MASK_0</p>
<p style="position:absolute;top:268px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:268px;left:448px;white-space:nowrap" class="ft08">L2&#160;Class&#160;Of&#160;Service&#160;Mask&#160;-&#160;COS&#160;0&#160;(R/W)<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0] &gt;=0</p>
<p style="position:absolute;top:313px;left:185px;white-space:nowrap" class="ft03">0:7</p>
<p style="position:absolute;top:313px;left:448px;white-space:nowrap" class="ft03">CBM:&#160;Bit vector&#160;of&#160;available&#160;L2&#160;ways for COS 0 enforcement</p>
<p style="position:absolute;top:337px;left:185px;white-space:nowrap" class="ft03">63:8</p>
<p style="position:absolute;top:337px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:361px;left:79px;white-space:nowrap" class="ft03">D11H</p>
<p style="position:absolute;top:361px;left:135px;white-space:nowrap" class="ft03">3345</p>
<p style="position:absolute;top:361px;left:185px;white-space:nowrap" class="ft03">IA32_L2_QOS_MASK_1</p>
<p style="position:absolute;top:361px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:361px;left:448px;white-space:nowrap" class="ft08">L2&#160;Class&#160;Of&#160;Service&#160;Mask&#160;-&#160;COS&#160;1&#160;(R/W)<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0] &gt;=1</p>
<p style="position:absolute;top:406px;left:185px;white-space:nowrap" class="ft03">0:7</p>
<p style="position:absolute;top:406px;left:448px;white-space:nowrap" class="ft03">CBM:&#160;Bit vector&#160;of&#160;available&#160;L2&#160;ways for COS 0 enforcement</p>
<p style="position:absolute;top:430px;left:185px;white-space:nowrap" class="ft03">63:8</p>
<p style="position:absolute;top:430px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:454px;left:79px;white-space:nowrap" class="ft03">D12H</p>
<p style="position:absolute;top:454px;left:135px;white-space:nowrap" class="ft03">3346</p>
<p style="position:absolute;top:454px;left:185px;white-space:nowrap" class="ft03">IA32_L2_QOS_MASK_2</p>
<p style="position:absolute;top:454px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:454px;left:448px;white-space:nowrap" class="ft08">L2&#160;Class&#160;Of&#160;Service&#160;Mask&#160;-&#160;COS&#160;2&#160;(R/W)<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0] &gt;=2</p>
<p style="position:absolute;top:499px;left:185px;white-space:nowrap" class="ft03">0:7</p>
<p style="position:absolute;top:499px;left:448px;white-space:nowrap" class="ft03">CBM:&#160;Bit vector&#160;of&#160;available&#160;L2&#160;ways for COS 0 enforcement</p>
<p style="position:absolute;top:523px;left:185px;white-space:nowrap" class="ft03">63:8</p>
<p style="position:absolute;top:523px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:547px;left:79px;white-space:nowrap" class="ft03">D13H</p>
<p style="position:absolute;top:547px;left:135px;white-space:nowrap" class="ft03">3347</p>
<p style="position:absolute;top:547px;left:185px;white-space:nowrap" class="ft03">IA32_L2_QOS_MASK_3</p>
<p style="position:absolute;top:547px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:547px;left:448px;white-space:nowrap" class="ft08">L2&#160;Class&#160;Of&#160;Service&#160;Mask&#160;-&#160;COS&#160;3&#160;(R/W).<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0] &gt;=3</p>
<p style="position:absolute;top:592px;left:185px;white-space:nowrap" class="ft03">0:19</p>
<p style="position:absolute;top:592px;left:448px;white-space:nowrap" class="ft03">CBM:&#160;Bit vector&#160;of&#160;available&#160;L2&#160;ways for COS 3 enforcement</p>
<p style="position:absolute;top:616px;left:185px;white-space:nowrap" class="ft03">63:20</p>
<p style="position:absolute;top:616px;left:448px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:640px;left:79px;white-space:nowrap" class="ft03">D90H</p>
<p style="position:absolute;top:640px;left:135px;white-space:nowrap" class="ft03">3472</p>
<p style="position:absolute;top:640px;left:185px;white-space:nowrap" class="ft03">IA32_BNDCFGS</p>
<p style="position:absolute;top:640px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:640px;left:448px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a></p>
<p style="position:absolute;top:664px;left:79px;white-space:nowrap" class="ft03">DA0H</p>
<p style="position:absolute;top:664px;left:135px;white-space:nowrap" class="ft03">3488</p>
<p style="position:absolute;top:664px;left:185px;white-space:nowrap" class="ft03">IA32_XSS</p>
<p style="position:absolute;top:664px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:664px;left:448px;white-space:nowrap" class="ft03">S<a href="o_fe12b1e2a880e0ce-1283.html">ee Table&#160;35-2.</a></p>
<p style="position:absolute;top:688px;left:74px;white-space:nowrap" class="ft03">See<a href="o_fe12b1e2a880e0ce-1348.html">&#160;Table 35-6, an</a><a href="o_fe12b1e2a880e0ce-1366.html">d Table&#160;35-12&#160;f</a>or MSR definitions applicable to&#160;processors&#160;with&#160;CPUID signature&#160;06_5CH.&#160;</p>
<p style="position:absolute;top:100px;left:74px;white-space:nowrap" class="ft05">Table 35-12. &#160;&#160;MSRs&#160;in Next&#160;Generation&#160;Intel Atom&#160;Processors Based&#160;on the Goldmont&#160;Microarchitecture (Contd.)</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:220px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:124px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:141px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:148px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:148px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
