(pcb /home/owen/Code/PlatformIO/FujiSim_Test1/KiCad7/FujiNet_Z80Bus_Adapters/ZXspectrum_Concept/..dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "7.0.2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  242000 -154000  42000 -154000  42000 -24000  242000 -24000
            242000 -154000)
    )
    (keepout "" (polygon F.Cu 0  42000 -24000  242000 -24000  242000 -26000  42000 -26000
            42000 -24000))
    (keepout "" (polygon B.Cu 0  42000 -24000  242000 -24000  242000 -26000  42000 -26000
            42000 -24000))
    (keepout "" (polygon F.Cu 0  42000 -152000  242000 -152000  242000 -154000  42000 -154000
            42000 -152000))
    (keepout "" (polygon B.Cu 0  42000 -152000  242000 -152000  242000 -154000  42000 -154000
            42000 -152000))
    (keepout "" (polygon F.Cu 0  42000 -26000  44000 -26000  44000 -152000  42000 -152000
            42000 -26000))
    (keepout "" (polygon B.Cu 0  42000 -26000  44000 -26000  44000 -152000  42000 -152000
            42000 -26000))
    (keepout "" (polygon F.Cu 0  240000 -26000  242000 -26000  242000 -152000  240000 -152000
            240000 -26000))
    (keepout "" (polygon B.Cu 0  240000 -26000  242000 -26000  242000 -152000  240000 -152000
            240000 -26000))
    (via "Via[0-1]_1000:500_um")
    (rule
      (width 400)
      (clearance 600.1)
      (clearance 600.1 (type default_smd))
      (clearance 150 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R2 222920.000000 -33500.000000 front 0.000000 (PN 22K))
      (place R1 233160.000000 -38500.000000 front 180.000000 (PN 22K))
      (place R3 115340.000000 -128000.000000 front 0.000000 (PN 22K))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x18_P2.54mm_Vertical
      (place RIO2 149026.488000 -145501.488000 front 180.000000 (PN Conn_01x18_Socket))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place IC4 221540.000000 -120000.000000 front -90.000000 (PN 74595N))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket"
      (place "Z80-LOCAL_DATA1" 154620.000000 -36000.000000 front -90.000000 (PN 74HC245N))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x24_P2.54mm_Vertical
      (place CACHE1 233041.488000 -119841.488000 front 180.000000 (PN Conn_01x24_Socket))
      (place GLUE2 139025.000000 -75800.000000 front 0.000000 (PN Conn_01x24_Socket))
    )
    (component "Diode_THT:D_T-1_P5.08mm_Horizontal"
      (place D10 201200.000000 -85900.000000 front 90.000000 (PN 1N4148))
      (place D9 83850.000000 -101810.000000 front -90.000000 (PN 1N4148))
      (place D1 220500.000000 -46000.000000 front 180.000000 (PN 1N4148))
      (place D11 66500.000000 -113870.000000 front 90.000000 (PN 1N4148))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place EX_SPI1 176500.000000 -49500.000000 front 180.000000 (PN PinSocket_2.54mm))
    )
    (component "Diode_THT:D_T-1_P5.08mm_Horizontal::1"
      (place D5 62000.000000 -139000.000000 front 180.000000 (PN 1N4148))
      (place D4 192920.000000 -43500.000000 front 0.000000 (PN 1N4148))
      (place D6 62000.000000 -134000.000000 front 180.000000 (PN 1N4148))
      (place D3 192920.000000 -39350.000000 front 0.000000 (PN 1N4148))
      (place D7 62000.000000 -129000.000000 front 180.000000 (PN 1N4148))
      (place D2 192920.000000 -35200.000000 front 0.000000 (PN 1N4148))
      (place D8 62080.000000 -124000.000000 front 180.000000 (PN 1N4148))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x14_P2.54mm_Vertical
      (place CACHE2 233041.488000 -145841.488000 front -90.000000 (PN Conn_01x14_Socket))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x26_P2.54mm_Vertical
      (place GLUE1 47025.000000 -75800.000000 front 0.000000 (PN Conn_01x26_Socket))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN3 66500.000000 -117680.000000 front -90.000000 (PN "4609M-101-103LF"))
      (place RN1 84000.000000 -97540.000000 front 90.000000 (PN LOCAL_CONTROL_BIAS))
      (place RN2 201200.000000 -89900.000000 front -90.000000 (PN "4609M-101-103LF"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x24_P2.54mm_Vertical::1
      (place RIO1 186026.488000 -145501.488000 front 180.000000 (PN Conn_01x24_Socket))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (place IC6 71200.000000 -122600.000000 front 0.000000 (PN 74595N))
      (place IC1 209700.000000 -88600.000000 front 0.000000 (PN 74HC165N))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (place IC8 116700.000000 -77260.000000 front 0.000000 (PN 74HC165N))
      (place IC10 116500.000000 -102920.000000 front 0.000000 (PN 74595N))
      (place IC3 57000.000000 -42420.000000 front 0.000000 (PN 74HC165N))
      (place IC5 96380.000000 -76920.000000 front 0.000000 (PN 74HC165N))
      (place IC9 96700.000000 -104260.000000 front 0.000000 (PN 74595N))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (place IC2 70880.000000 -76920.000000 front 0.000000 (PN 74HC244N))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place IC7 110700.000000 -139380.000000 front -90.000000 (PN 74HC32N))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x40_P2.54mm_Vertical
      (place J7 68320.000000 -28000.000000 front 90.000000 (PN "DIAG-HOST_SYSTEM_BUS"))
    )
    (component "esp32-wrover:FREENOVE_ESP32-WROVER-DEV"
      (place U1 214050.000000 -40500.000000 front -90.000000 (PN "FREENOVE_ESP32-WROVER-DEV"))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket::2"
      (place Z80_ADDRLOW1 86380.000000 -41460.000000 front 0.000000 (PN 74HC245N))
      (place Z80_ADDRHIGH1 109880.000000 -41420.000000 front 0.000000 (PN 74HC245N))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 120  1040 0  1810 0))
      (outline (path signal 120  1810 1370  1810 -1370))
      (outline (path signal 120  1810 -1370  8350 -1370))
      (outline (path signal 120  8350 1370  1810 1370))
      (outline (path signal 120  8350 -1370  8350 1370))
      (outline (path signal 120  9120 0  8350 0))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  11210 -1500))
      (outline (path signal 50  11210 1500  -1050 1500))
      (outline (path signal 50  11210 -1500  11210 1500))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  10160 0  8230 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x18_P2.54mm_Vertical
      (outline (path signal 100  1270 -44450  -1270 -44450))
      (outline (path signal 100  1270 635  1270 -44450))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 -44450  -1270 1270))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 50  1750 -44950  -1800 -44950))
      (outline (path signal 50  1750 1800  1750 -44950))
      (outline (path signal 50  -1800 -44950  -1800 1800))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  1330 -1270  1330 -44510))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  -1330 -44510  1330 -44510))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -44510))
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 0  3852.43 2372.43  3870 2330  3852.43 2287.57  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3852.43 372.426
            3870 330  3852.43 287.574  3810 270  3615.23 288.049  3427.08 341.579
            3251.98 428.77  3095.88 546.651  2964.1 691.207  2861.13 857.517
            2790.47 1039.92  2754.52 1232.2  2754.52 1427.8  2790.47 1620.08
            2861.13 1802.48  2964.1 1968.79  3095.88 2113.35  3251.98 2231.23
            3427.08 2318.42  3615.23 2371.95  3810 2390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 0  3852.43 2372.43  3870 2330  3852.43 2287.57  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3852.43 372.426
            3870 330  3852.43 287.574  3810 270  3615.23 288.049  3427.08 341.579
            3251.98 428.77  3095.88 546.651  2964.1 691.207  2861.13 857.517
            2790.47 1039.92  2754.52 1232.2  2754.52 1427.8  2790.47 1620.08
            2861.13 1802.48  2964.1 1968.79  3095.88 2113.35  3251.98 2231.23
            3427.08 2318.42  3615.23 2371.95  3810 2390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x24_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -59750))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -59750  1330 -59750))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -59750))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -60200  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -60200))
      (outline (path signal 50  1750 -60200  -1800 -60200))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -59690  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -59690))
      (outline (path signal 100  1270 -59690  -1270 -59690))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
    )
    (image "Diode_THT:D_T-1_P5.08mm_Horizontal"
      (outline (path signal 120  820 1420  4260 1420))
      (outline (path signal 120  820 1240  820 1420))
      (outline (path signal 120  820 -1240  820 -1420))
      (outline (path signal 120  820 -1420  4260 -1420))
      (outline (path signal 120  1300 1420  1300 -1420))
      (outline (path signal 120  1420 1420  1420 -1420))
      (outline (path signal 120  1540 1420  1540 -1420))
      (outline (path signal 120  4260 1420  4260 1240))
      (outline (path signal 120  4260 -1420  4260 -1240))
      (outline (path signal 50  -1250 1550  -1250 -1550))
      (outline (path signal 50  -1250 -1550  6330 -1550))
      (outline (path signal 50  6330 1550  -1250 1550))
      (outline (path signal 50  6330 -1550  6330 1550))
      (outline (path signal 100  0 0  940 0))
      (outline (path signal 100  940 1300  940 -1300))
      (outline (path signal 100  940 -1300  4140 -1300))
      (outline (path signal 100  1320 1300  1320 -1300))
      (outline (path signal 100  1420 1300  1420 -1300))
      (outline (path signal 100  1520 1300  1520 -1300))
      (outline (path signal 100  4140 1300  940 1300))
      (outline (path signal 100  4140 -1300  4140 1300))
      (outline (path signal 100  5080 0  4140 0))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 5080 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "Diode_THT:D_T-1_P5.08mm_Horizontal::1"
      (outline (path signal 100  5080 0  4140 0))
      (outline (path signal 100  4140 -1300  4140 1300))
      (outline (path signal 100  4140 1300  940 1300))
      (outline (path signal 100  1520 1300  1520 -1300))
      (outline (path signal 100  1420 1300  1420 -1300))
      (outline (path signal 100  1320 1300  1320 -1300))
      (outline (path signal 100  940 -1300  4140 -1300))
      (outline (path signal 100  940 1300  940 -1300))
      (outline (path signal 100  0 0  940 0))
      (outline (path signal 50  6330 -1550  6330 1550))
      (outline (path signal 50  6330 1550  -1250 1550))
      (outline (path signal 50  -1250 -1550  6330 -1550))
      (outline (path signal 50  -1250 1550  -1250 -1550))
      (outline (path signal 120  4260 -1420  4260 -1240))
      (outline (path signal 120  4260 1420  4260 1240))
      (outline (path signal 120  1540 1420  1540 -1420))
      (outline (path signal 120  1420 1420  1420 -1420))
      (outline (path signal 120  1300 1420  1300 -1420))
      (outline (path signal 120  820 -1420  4260 -1420))
      (outline (path signal 120  820 -1240  820 -1420))
      (outline (path signal 120  820 1240  820 1420))
      (outline (path signal 120  820 1420  4260 1420))
      (pin Oval[A]Pad_2000x2000_um 2 5080 0)
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x14_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -34350))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -34350  1330 -34350))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -34350))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -34800  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -34800))
      (outline (path signal 50  1750 -34800  -1800 -34800))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -34290  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -34290))
      (outline (path signal 100  1270 -34290  -1270 -34290))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x26_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -64830))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -64830  1330 -64830))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -64830))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -65250  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -65250))
      (outline (path signal 50  1750 -65250  -1800 -65250))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -64770  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -64770))
      (outline (path signal 100  1270 -64770  -1270 -64770))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 25 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 26 0 -63500)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x24_P2.54mm_Vertical::1
      (outline (path signal 100  1270 -59690  -1270 -59690))
      (outline (path signal 100  1270 635  1270 -59690))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 -59690  -1270 1270))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 50  1750 -60200  -1800 -60200))
      (outline (path signal 50  1750 1800  1750 -60200))
      (outline (path signal 50  -1800 -60200  -1800 1800))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  1330 -1270  1330 -59750))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  -1330 -59750  1330 -59750))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -59750))
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::1"
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -19110  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::1"
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 0  3852.43 2372.43  3870 2330  3852.43 2287.57  3810 2270  3626.61 2251.94
            3450.28 2198.45  3287.76 2111.58  3145.32 1994.68  3028.42 1852.24
            2941.55 1689.72  2888.06 1513.38  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3852.43 372.426
            3870 330  3852.43 287.574  3810 270  3615.23 288.049  3427.08 341.579
            3251.98 428.77  3095.88 546.651  2964.1 691.207  2861.13 857.517
            2790.47 1039.92  2754.52 1232.2  2754.52 1427.8  2790.47 1620.08
            2861.13 1802.48  2964.1 1968.79  3095.88 2113.35  3251.98 2231.23
            3427.08 2318.42  3615.23 2371.95  3810 2390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x40_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -100390))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -100390  1330 -100390))
      (outline (path signal 120  1330 -1270  1330 -100390))
      (outline (path signal 50  -1800 1800  -1800 -100850))
      (outline (path signal 50  -1800 -100850  1800 -100850))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -100850  1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -100330  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -100330))
      (outline (path signal 100  1270 -100330  -1270 -100330))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 17 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 18 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 19 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 20 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 21 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 22 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 23 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 24 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 25 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 26 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 27 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 28 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 29 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 30 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 31 0 -76200)
      (pin Oval[A]Pad_1700x1700_um 32 0 -78740)
      (pin Oval[A]Pad_1700x1700_um 33 0 -81280)
      (pin Oval[A]Pad_1700x1700_um 34 0 -83820)
      (pin Oval[A]Pad_1700x1700_um 35 0 -86360)
      (pin Oval[A]Pad_1700x1700_um 36 0 -88900)
      (pin Oval[A]Pad_1700x1700_um 37 0 -91440)
      (pin Oval[A]Pad_1700x1700_um 38 0 -93980)
      (pin Oval[A]Pad_1700x1700_um 39 0 -96520)
      (pin Oval[A]Pad_1700x1700_um 40 0 -99060)
    )
    (image "esp32-wrover:FREENOVE_ESP32-WROVER-DEV"
      (outline (path signal 50  13950 -27820  -13950 -27820))
      (outline (path signal 50  13950 25280  13950 -27820))
      (outline (path signal 50  -13950 -27820  -13950 25280))
      (outline (path signal 50  -13950 25280  13950 25280))
      (outline (path signal 120  14200 25530  4733.33 25530))
      (outline (path signal 120  14200 -28070  14200 25530))
      (outline (path signal 120  4733.33 25170  -4733.33 25170))
      (outline (path signal 120  4733.33 25530  4733.33 25170))
      (outline (path signal 120  -4733.33 25170  -4733.33 25530))
      (outline (path signal 120  -4733.33 25530  -14200 25530))
      (outline (path signal 120  -14200 25530  -14200 -28070))
      (outline (path signal 120  -14200 -28070  14200 -28070))
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 42 12500 24130)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 41 12500 21590)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 40 12500 19050)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 39 12500 16510)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 38 12500 13970)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 37 12500 11430)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 36 12500 8890)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 35 12500 6350)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 34 12500 3810)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 33 12500 1270)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 32 12500 -1270)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 31 12500 -3810)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 30 12500 -6350)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 29 12500 -8890)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 28 12500 -11430)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 27 12500 -13970)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 26 12500 -16510)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 25 12500 -19050)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 24 12500 -21590)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 23 12500 -24130)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 22 12500 -26670)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 21 -12500 -26670)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 20 -12500 -24130)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 19 -12500 -21590)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 18 -12500 -19050)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 17 -12500 -16510)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 16 -12500 -13970)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 15 -12500 -11430)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 14 -12500 -8890)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 13 -12500 -6350)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 12 -12500 -3810)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 11 -12500 -1270)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 10 -12500 1270)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 9 -12500 3810)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 8 -12500 6350)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 7 -12500 8890)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 6 -12500 11430)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 5 -12500 13970)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 4 -12500 16510)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 3 -12500 19050)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 2 -12500 21590)
      (pin Oval[A]Pad_1800x2400_um (rotate 270) 1 -12500 24130)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket::2"
      (outline (path signal 120  -1330 1390  -1330 -24250))
      (outline (path signal 120  -1330 -24250  8950 -24250))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -24250  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -24190  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x2400_um
      (shape (path F.Cu 1800  0 -300  0 300))
      (shape (path B.Cu 1800  0 -300  0 300))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_1000:500_um"
      (shape (circle F.Cu 1000))
      (shape (circle B.Cu 1000))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-K)"
      (pins D1-1 U1-35)
    )
    (net /SPI/Z80_CONTROL.RESET
      (pins D1-2 J7-10)
    )
    (net /SPI/Z80_CONTROL.WAIT
      (pins GLUE1-7 D7-2 IC3-4 D2-1 J7-6)
    )
    (net /CORE/ESP_INT
      (pins R2-2 D4-2 D3-2 D2-2 R1-1 U1-3)
    )
    (net /CORE/Z80_HARDLOCK_RESET
      (pins RIO2-15 GLUE2-3 D3-1)
    )
    (net /SPI/Z80_CONTROL.BUSACK
      (pins D4-1 IC3-5 J7-9)
    )
    (net /SPI/ESP_CONTROL.NMI
      (pins D5-1 RN3-9 IC6-7)
    )
    (net /SPI/Z80_CONTROL.NMI
      (pins D5-2 IC3-6 J7-7)
    )
    (net /SPI/ESP_CONTROL.ROMCS
      (pins GLUE1-16 RN3-8 IC6-6 D6-1)
    )
    (net /SPI/Z80_CONTROL.ROMCS
      (pins D6-2 J7-8)
    )
    (net /SPI/ESP_CONTROL.WAIT
      (pins RN3-7 IC6-5 D7-1)
    )
    (net /SPI/ESP_CONTROL.BUSRQ
      (pins GLUE1-15 RN3-6 IC6-4 IC2-1 D8-1)
    )
    (net /SPI/Z80_CONTROL.BUSRQ
      (pins GLUE1-6 IC3-3 J7-5 D8-2)
    )
    (net "Net-(D9-K)"
      (pins D9-1 RN1-1)
    )
    (net +5V
      (pins RIO2-1 IC4-16 "Z80-LOCAL_DATA1"-20 D10-2 EX_SPI1-5 D9-2 CACHE2-1 GLUE1-1
        IC6-16 IC8-16 IC10-16 D11-2 IC2-20 IC3-16 IC5-16 IC7-14 IC9-16 IC1-16 R1-2
        U1-20 Z80_ADDRLOW1-20 Z80_ADDRHIGH1-20 R3-1)
    )
    (net "Net-(D10-K)"
      (pins D10-1 RN2-1)
    )
    (net "Net-(D11-K)"
      (pins RN3-1 D11-1)
    )
    (net /CORE/EX_SS
      (pins EX_SPI1-1 U1-25)
    )
    (net /CORE/EX_SCK
      (pins EX_SPI1-2 U1-12)
    )
    (net /CORE/EX_MISO
      (pins EX_SPI1-3 U1-13)
    )
    (net /CORE/EX_MOSI
      (pins EX_SPI1-4 U1-15)
    )
    (net GND
      (pins R2-1 RIO2-18 IC4-8 "Z80-LOCAL_DATA1"-10 EX_SPI1-6 CACHE2-14 GLUE1-26 IC6-8
        IC8-8 IC10-8 IC2-10 IC3-8 IC5-8 IC7-13 IC7-12 IC7-10 IC7-9 IC7-7 IC7-5 IC7-4
        J7-40 IC9-8 IC1-10 IC1-8 U1-40 U1-34 U1-21 Z80_ADDRLOW1-10 Z80_ADDRHIGH1-10)
    )
    (net /CORE/ESP_SPI_INT.PL
      (pins IC8-1 IC3-1 IC5-1 IC1-1 U1-9)
    )
    (net /CORE/ESP_SPI_INT.SCK
      (pins IC4-11 IC6-11 IC8-2 IC10-11 IC3-2 IC5-2 IC9-11 IC1-2 U1-32)
    )
    (net "/CACHE connector/LOCAL_D4"
      (pins IC4-4 "Z80-LOCAL_DATA1"-14 CACHE1-5 RN2-6 IC1-3)
    )
    (net "/CACHE connector/LOCAL_D5"
      (pins IC4-5 "Z80-LOCAL_DATA1"-13 CACHE1-6 RN2-7 IC1-4)
    )
    (net "/CACHE connector/LOCAL_D6"
      (pins IC4-6 "Z80-LOCAL_DATA1"-12 CACHE1-7 RN2-8 IC1-5)
    )
    (net "/CACHE connector/LOCAL_D7"
      (pins IC4-7 "Z80-LOCAL_DATA1"-11 CACHE1-8 RN2-9 IC1-6)
    )
    (net "Net-(IC1-~{Q7})"
      (pins IC3-10 IC1-7)
    )
    (net "unconnected-(IC1-Q7-Pad9)"
      (pins IC1-9)
    )
    (net "/CACHE connector/LOCAL_D0"
      (pins IC4-15 "Z80-LOCAL_DATA1"-18 CACHE1-1 RN2-2 IC1-11)
    )
    (net "/CACHE connector/LOCAL_D1"
      (pins IC4-1 "Z80-LOCAL_DATA1"-17 CACHE1-2 RN2-3 IC1-12)
    )
    (net "/CACHE connector/LOCAL_D2"
      (pins IC4-2 "Z80-LOCAL_DATA1"-16 CACHE1-3 RN2-4 IC1-13)
    )
    (net "/CACHE connector/LOCAL_D3"
      (pins IC4-3 "Z80-LOCAL_DATA1"-15 CACHE1-4 RN2-5 IC1-14)
    )
    (net /CORE/ESP_SPI_INT.CE
      (pins IC8-15 IC3-15 IC5-15 IC1-15 U1-31)
    )
    (net /SPI/ESP_CONTROL.RD
      (pins RN3-2 IC6-15 IC2-17 IC2-2)
    )
    (net /SPI/Z80_CONTROL.RD
      (pins GLUE1-2 IC2-3 IC3-11 J7-1)
    )
    (net /SPI/ESP_CONTROL.WR+ESP_PULSE
      (pins IC2-15 IC2-4 IC7-3)
    )
    (net /SPI/Z80_CONTROL.WR
      (pins GLUE1-3 IC2-5 IC3-12 J7-2)
    )
    (net /SPI/ESP_CONTROL.IORQ
      (pins GLUE1-13 RN3-4 IC6-2 IC2-13 IC2-6)
    )
    (net /SPI/Z80_CONTROL.IORQ
      (pins GLUE1-4 IC2-7 IC3-13 J7-3)
    )
    (net /SPI/ESP_CONTROL.MEMRQ
      (pins GLUE1-14 RN3-5 IC6-3 IC2-11 IC2-8)
    )
    (net /SPI/Z80_CONTROL.MEMRQ
      (pins GLUE1-5 IC2-9 IC3-14 J7-4)
    )
    (net /SPI/LOCAL_CONTROL.MEMRQ
      (pins GLUE1-11 IC2-12 RN1-2)
    )
    (net /SPI/LOCAL_CONTROL.IORQ
      (pins GLUE1-10 IC2-14 RN1-3)
    )
    (net /SPI/LOCAL_CONTROL.WR
      (pins GLUE1-9 IC2-16 RN1-4)
    )
    (net /SPI/LOCAL_CONTROL.RD
      (pins GLUE1-8 IC2-18 RN1-5)
    )
    (net "/GLUE connector/!ESP_HARDLOCK"
      (pins GLUE1-21 IC2-19)
    )
    (net "Net-(IC3-~{Q7})"
      (pins IC3-7 IC5-10)
    )
    (net "unconnected-(IC3-Q7-Pad9)"
      (pins IC3-9)
    )
    (net "Net-(IC4-QH')"
      (pins IC4-9 IC6-14)
    )
    (net /CORE/ESP_SPI_INT.MR
      (pins IC4-10 IC6-10 IC10-10 IC9-10 R3-2)
    )
    (net /CORE/ESP_SPI_INT.STC
      (pins IC4-12 IC6-12 IC10-12 IC9-12 U1-10)
    )
    (net /SPI/ESP_CONTROL.WR
      (pins IC4-13 GLUE1-12 RN3-3 IC6-1 IC7-2)
    )
    (net /CORE/ESP_SPI_INT.MOSI
      (pins IC4-14 U1-39)
    )
    (net "/CACHE connector/LOCAL_A4"
      (pins CACHE1-13 IC5-3 IC9-4 Z80_ADDRLOW1-14)
    )
    (net "/CACHE connector/LOCAL_A5"
      (pins CACHE1-14 IC5-4 IC9-5 Z80_ADDRLOW1-13)
    )
    (net "/CACHE connector/LOCAL_A6"
      (pins CACHE1-15 IC5-5 IC9-6 Z80_ADDRLOW1-12)
    )
    (net "/CACHE connector/LOCAL_A7"
      (pins CACHE1-16 IC5-6 IC9-7 Z80_ADDRLOW1-11)
    )
    (net "Net-(IC5-~{Q7})"
      (pins IC8-10 IC5-7)
    )
    (net "unconnected-(IC5-Q7-Pad9)"
      (pins IC5-9)
    )
    (net "/CACHE connector/LOCAL_A0"
      (pins CACHE1-9 IC5-11 IC9-15 Z80_ADDRLOW1-18)
    )
    (net "/CACHE connector/LOCAL_A1"
      (pins CACHE1-10 IC5-12 IC9-1 Z80_ADDRLOW1-17)
    )
    (net "/CACHE connector/LOCAL_A2"
      (pins CACHE1-11 IC5-13 IC9-2 Z80_ADDRLOW1-16)
    )
    (net "/CACHE connector/LOCAL_A3"
      (pins CACHE1-12 IC5-14 IC9-3 Z80_ADDRLOW1-15)
    )
    (net "Net-(IC6-QH')"
      (pins IC6-9 IC9-14)
    )
    (net /CORE/ESP_SPI_INT.OE
      (pins IC6-13 IC10-13 IC9-13 U1-8)
    )
    (net /CORE/ESP_PULSE
      (pins IC7-1 U1-11)
    )
    (net "unconnected-(IC7-Pad6)"
      (pins IC7-6)
    )
    (net "unconnected-(IC7-Pad8)"
      (pins IC7-8)
    )
    (net "unconnected-(IC7-Pad11)"
      (pins IC7-11)
    )
    (net "/CACHE connector/LOCAL_A12"
      (pins CACHE1-21 IC8-3 IC10-4 Z80_ADDRHIGH1-14)
    )
    (net "/CACHE connector/LOCAL_A13"
      (pins CACHE1-22 IC8-4 IC10-5 Z80_ADDRHIGH1-13)
    )
    (net "/CACHE connector/LOCAL_A14"
      (pins CACHE1-23 IC8-5 IC10-6 Z80_ADDRHIGH1-12)
    )
    (net "/CACHE connector/LOCAL_A15"
      (pins CACHE1-24 IC8-6 IC10-7 Z80_ADDRHIGH1-11)
    )
    (net /CORE/ESP_SPI_INT.MISO
      (pins IC8-7 U1-33)
    )
    (net "unconnected-(IC8-Q7-Pad9)"
      (pins IC8-9)
    )
    (net "/CACHE connector/LOCAL_A8"
      (pins CACHE1-17 IC8-11 IC10-15 Z80_ADDRHIGH1-18)
    )
    (net "/CACHE connector/LOCAL_A9"
      (pins CACHE1-18 IC8-12 IC10-1 Z80_ADDRHIGH1-17)
    )
    (net "/CACHE connector/LOCAL_A10"
      (pins CACHE1-19 IC8-13 IC10-2 Z80_ADDRHIGH1-16)
    )
    (net "/CACHE connector/LOCAL_A11"
      (pins CACHE1-20 IC8-14 IC10-3 Z80_ADDRHIGH1-15)
    )
    (net "Net-(IC10-SER)"
      (pins IC10-14 IC9-9)
    )
    (net "unconnected-(IC10-QH'-Pad9)"
      (pins IC10-9)
    )
    (net "/RIO connector/Z80_A7"
      (pins RIO1-16 J7-11 Z80_ADDRLOW1-9)
    )
    (net "/RIO connector/Z80_A6"
      (pins RIO1-15 J7-12 Z80_ADDRLOW1-8)
    )
    (net "/RIO connector/Z80_A5"
      (pins RIO1-14 J7-13 Z80_ADDRLOW1-7)
    )
    (net "/RIO connector/Z80_A4"
      (pins RIO1-13 J7-14 Z80_ADDRLOW1-6)
    )
    (net "/RIO connector/Z80_A3"
      (pins RIO1-12 J7-15 Z80_ADDRLOW1-5)
    )
    (net "/RIO connector/Z80_A2"
      (pins RIO1-11 J7-16 Z80_ADDRLOW1-4)
    )
    (net "/RIO connector/Z80_A1"
      (pins RIO1-10 J7-17 Z80_ADDRLOW1-3)
    )
    (net "/RIO connector/Z80_A0"
      (pins RIO1-9 GLUE2-1 J7-18 Z80_ADDRLOW1-2)
    )
    (net "/RIO connector/Z80_A15"
      (pins RIO1-24 GLUE2-8 J7-19 Z80_ADDRHIGH1-9)
    )
    (net "/RIO connector/Z80_A14"
      (pins RIO1-23 GLUE2-7 J7-20 Z80_ADDRHIGH1-8)
    )
    (net "/RIO connector/Z80_A13"
      (pins RIO1-22 J7-21 Z80_ADDRHIGH1-7)
    )
    (net "/RIO connector/Z80_A12"
      (pins RIO1-21 J7-22 Z80_ADDRHIGH1-6)
    )
    (net "/RIO connector/Z80_A11"
      (pins RIO1-20 J7-23 Z80_ADDRHIGH1-5)
    )
    (net "/RIO connector/Z80_A10"
      (pins RIO1-19 J7-24 Z80_ADDRHIGH1-4)
    )
    (net "/RIO connector/Z80_A9"
      (pins RIO1-18 J7-25 Z80_ADDRHIGH1-3)
    )
    (net "/RIO connector/Z80_A8"
      (pins RIO1-17 J7-26 Z80_ADDRHIGH1-2)
    )
    (net "/RIO connector/Z80_D7"
      (pins "Z80-LOCAL_DATA1"-9 RIO1-8 J7-27)
    )
    (net "/RIO connector/Z80_D6"
      (pins "Z80-LOCAL_DATA1"-8 RIO1-7 J7-28)
    )
    (net "/RIO connector/Z80_D5"
      (pins "Z80-LOCAL_DATA1"-7 RIO1-6 J7-29)
    )
    (net "/RIO connector/Z80_D4"
      (pins "Z80-LOCAL_DATA1"-6 RIO1-5 J7-30)
    )
    (net "/RIO connector/Z80_D3"
      (pins "Z80-LOCAL_DATA1"-5 RIO1-4 J7-31)
    )
    (net "/RIO connector/Z80_D2"
      (pins "Z80-LOCAL_DATA1"-4 RIO1-3 J7-32)
    )
    (net "/RIO connector/Z80_D1"
      (pins "Z80-LOCAL_DATA1"-3 RIO1-2 J7-33)
    )
    (net "/RIO connector/Z80_D0"
      (pins "Z80-LOCAL_DATA1"-2 RIO1-1 J7-34)
    )
    (net "unconnected-(J7-Pin_35-Pad35)"
      (pins J7-35)
    )
    (net "unconnected-(J7-Pin_36-Pad36)"
      (pins J7-36)
    )
    (net "unconnected-(J7-Pin_37-Pad37)"
      (pins J7-37)
    )
    (net "unconnected-(J7-Pin_38-Pad38)"
      (pins J7-38)
    )
    (net "/ZX80-BUS/HOST VCC"
      (pins J7-39)
    )
    (net "/RIO connector/RIO_CONTROL.A16"
      (pins RIO2-2)
    )
    (net "/RIO connector/RIO_CONTROL.A15"
      (pins RIO2-3)
    )
    (net "/RIO connector/RIO_CONTROL.A14"
      (pins RIO2-4)
    )
    (net "/RIO connector/RIO_CONTROL.WE"
      (pins RIO2-5)
    )
    (net "/RIO connector/RIO_CONTROL.CE"
      (pins RIO2-6)
    )
    (net "/RIO connector/RIO_CONTROL.OE"
      (pins RIO2-7)
    )
    (net "/RIO connector/RIO_CONTROL.ROM_RDY"
      (pins RIO2-8)
    )
    (net "/CACHE connector/CACHE_SEL_0"
      (pins RIO2-9 CACHE2-8)
    )
    (net "/CACHE connector/CACHE_SEL_1"
      (pins RIO2-10 CACHE2-9)
    )
    (net "/CACHE connector/CACHE_SEL_2"
      (pins RIO2-11 CACHE2-10)
    )
    (net "/CACHE connector/CACHE_SEL_3"
      (pins RIO2-12 CACHE2-11)
    )
    (net "/CACHE connector/CACHE_DATASTATUS"
      (pins RIO2-13 CACHE2-12 GLUE2-5)
    )
    (net "/GLUE connector/WAIT_IO"
      (pins RIO2-14 GLUE2-4)
    )
    (net "/GLUE connector/Z80_HARDLOCK_SET"
      (pins RIO2-16 GLUE2-2)
    )
    (net "/GLUE connector/PERM_Z80_IORQ"
      (pins RIO2-17 GLUE1-24)
    )
    (net "/CACHE connector/CACHE_CONTROL.A16"
      (pins CACHE2-2)
    )
    (net "/CACHE connector/CACHE_CONTROL.WE"
      (pins CACHE2-3)
    )
    (net "/CACHE connector/CACHE_CONTROL.OE"
      (pins CACHE2-4)
    )
    (net "/CACHE connector/CACHE_CONTROL.CS"
      (pins CACHE2-5)
    )
    (net "/CACHE connector/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      (pins CACHE2-6)
    )
    (net "/CACHE connector/Z80_HARDLOCK"
      (pins CACHE2-7)
    )
    (net /CORE/ESP_WAIT_RESET
      (pins GLUE2-6 U1-18)
    )
    (net "/GLUE connector/Z80_BUS_CONTROL.Z80_ADD_OE"
      (pins GLUE2-9 Z80_ADDRLOW1-19 Z80_ADDRHIGH1-19)
    )
    (net "/GLUE connector/Z80_BUS_CONTROL.Z80_ADD_DIR"
      (pins GLUE2-10 Z80_ADDRLOW1-1 Z80_ADDRHIGH1-1)
    )
    (net "/GLUE connector/Z80_BUS_CONTROL.Z80_DATA_DIR"
      (pins "Z80-LOCAL_DATA1"-1 GLUE2-11)
    )
    (net "/GLUE connector/Z80_BUS_CONTROL.Z80_DATA_OE"
      (pins "Z80-LOCAL_DATA1"-19 GLUE2-12)
    )
    (net "/GLUE connector/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      (pins GLUE2-13)
    )
    (net "/GLUE connector/CACHE_CONTROL.A16"
      (pins GLUE2-14)
    )
    (net "/GLUE connector/CACHE_CONTROL.WE"
      (pins GLUE2-15)
    )
    (net "/GLUE connector/CACHE_CONTROL.OE"
      (pins GLUE2-16)
    )
    (net "/GLUE connector/CACHE_CONTROL.CS"
      (pins GLUE2-17)
    )
    (net "/GLUE connector/RIO_CONTROL.A16"
      (pins GLUE2-18)
    )
    (net "/GLUE connector/RIO_CONTROL.A15"
      (pins GLUE2-19)
    )
    (net "/GLUE connector/RIO_CONTROL.A14"
      (pins GLUE2-20)
    )
    (net "/GLUE connector/RIO_CONTROL.WE"
      (pins GLUE2-21)
    )
    (net "/GLUE connector/RIO_CONTROL.OE"
      (pins GLUE2-22)
    )
    (net "/GLUE connector/RIO_CONTROL.CE"
      (pins GLUE2-23)
    )
    (net "/GLUE connector/RIO_CONTROL.ROM_RDY"
      (pins GLUE2-24)
    )
    (net /CORE/ESP_ROM_WR_PROTECT
      (pins GLUE1-17 U1-28)
    )
    (net /CORE/ESP_ROMSEL_0
      (pins GLUE1-18 U1-23)
    )
    (net /CORE/ESP_ROMSEL_1
      (pins GLUE1-19 U1-22)
    )
    (net /CORE/ESP_HARDLOCK
      (pins GLUE1-20 U1-26)
    )
    (net /CORE/Z80_HARDLOCK
      (pins GLUE1-22 U1-4)
    )
    (net "/GLUE connector/!Z80_HARDLOCK"
      (pins GLUE1-23)
    )
    (net "unconnected-(RN1-R5-Pad6)"
      (pins RN1-6)
    )
    (net "unconnected-(RN1-R6-Pad7)"
      (pins RN1-7)
    )
    (net "unconnected-(RN1-R7-Pad8)"
      (pins RN1-8)
    )
    (net "unconnected-(RN1-R8-Pad9)"
      (pins RN1-9)
    )
    (net "unconnected-(U1-+5v-Pad19)"
      (pins U1-19)
    )
    (net /CORE/SD_CARD_SS
      (pins U1-38 U1-24)
    )
    (net "unconnected-(U1-GPIO10-Pad17)"
      (pins U1-17)
    )
    (net "unconnected-(U1-GPIO9-Pad16)"
      (pins U1-16)
    )
    (net "unconnected-(U1-GPIO0-Pad27)"
      (pins U1-27)
    )
    (net "unconnected-(U1-GND-Pad14)"
      (pins U1-14)
    )
    (net "unconnected-(U1-GND-Pad29)"
      (pins U1-29)
    )
    (net "unconnected-(U1-GND-Pad30)"
      (pins U1-30)
    )
    (net "unconnected-(U1-GPIO32-Pad7)"
      (pins U1-7)
    )
    (net "unconnected-(U1-RX_GPIO3-Pad36)"
      (pins U1-36)
    )
    (net "unconnected-(U1-GPIO35-Pad6)"
      (pins U1-6)
    )
    (net "unconnected-(U1-TX_GPIO1-Pad37)"
      (pins U1-37)
    )
    (net "unconnected-(U1-GPIO34-Pad5)"
      (pins U1-5)
    )
    (net "unconnected-(U1-EN-Pad2)"
      (pins U1-2)
    )
    (net "unconnected-(U1-3V3-Pad1)"
      (pins U1-1)
    )
    (net "unconnected-(GLUE1-Pin_25-Pad25)"
      (pins GLUE1-25)
    )
    (net "unconnected-(CACHE2-Pin_13-Pad13)"
      (pins CACHE2-13)
    )
    (class kicad_default "" +5V "/CACHE connector/CACHE_CONTROL.A16" "/CACHE connector/CACHE_CONTROL.CS"
      "/CACHE connector/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ" "/CACHE connector/CACHE_CONTROL.OE"
      "/CACHE connector/CACHE_CONTROL.WE" "/CACHE connector/CACHE_DATASTATUS"
      "/CACHE connector/CACHE_SEL_0" "/CACHE connector/CACHE_SEL_1" "/CACHE connector/CACHE_SEL_2"
      "/CACHE connector/CACHE_SEL_3" "/CACHE connector/Z80_HARDLOCK" /CORE/ESP_HARDLOCK
      /CORE/ESP_INT /CORE/ESP_PULSE /CORE/ESP_ROMSEL_0 /CORE/ESP_ROMSEL_1
      /CORE/ESP_ROM_WR_PROTECT /CORE/ESP_WAIT_RESET /CORE/EX_MISO /CORE/EX_MOSI
      /CORE/EX_SCK /CORE/EX_SS /CORE/SD_CARD_SS /CORE/Z80_HARDLOCK /CORE/Z80_HARDLOCK_RESET
      "/GLUE connector/!ESP_HARDLOCK" "/GLUE connector/!Z80_HARDLOCK" "/GLUE connector/CACHE_CONTROL.A16"
      "/GLUE connector/CACHE_CONTROL.CS" "/GLUE connector/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ"
      "/GLUE connector/CACHE_CONTROL.OE" "/GLUE connector/CACHE_CONTROL.WE"
      "/GLUE connector/PERM_Z80_IORQ" "/GLUE connector/RIO_CONTROL.A14" "/GLUE connector/RIO_CONTROL.A15"
      "/GLUE connector/RIO_CONTROL.A16" "/GLUE connector/RIO_CONTROL.CE" "/GLUE connector/RIO_CONTROL.OE"
      "/GLUE connector/RIO_CONTROL.ROM_RDY" "/GLUE connector/RIO_CONTROL.WE"
      "/GLUE connector/WAIT_IO" "/GLUE connector/Z80_BUS_CONTROL.Z80_ADD_DIR"
      "/GLUE connector/Z80_BUS_CONTROL.Z80_ADD_OE" "/GLUE connector/Z80_BUS_CONTROL.Z80_DATA_DIR"
      "/GLUE connector/Z80_BUS_CONTROL.Z80_DATA_OE" "/GLUE connector/Z80_HARDLOCK_SET"
      "/RIO connector/RIO_CONTROL.A14" "/RIO connector/RIO_CONTROL.A15" "/RIO connector/RIO_CONTROL.A16"
      "/RIO connector/RIO_CONTROL.CE" "/RIO connector/RIO_CONTROL.OE" "/RIO connector/RIO_CONTROL.ROM_RDY"
      "/RIO connector/RIO_CONTROL.WE" /SPI/ESP_CONTROL.WR+ESP_PULSE "/ZX80-BUS/HOST VCC"
      GND "Net-(D1-K)" "Net-(D10-K)" "Net-(D11-K)" "Net-(D9-K)" "Net-(IC1-~{Q7})"
      "Net-(IC10-SER)" "Net-(IC3-~{Q7})" "Net-(IC4-QH')" "Net-(IC5-~{Q7})"
      "Net-(IC6-QH')" "unconnected-(CACHE2-Pin_13-Pad13)" "unconnected-(GLUE1-Pin_25-Pad25)"
      "unconnected-(IC1-Q7-Pad9)" "unconnected-(IC10-QH'-Pad9)" "unconnected-(IC3-Q7-Pad9)"
      "unconnected-(IC5-Q7-Pad9)" "unconnected-(IC7-Pad11)" "unconnected-(IC7-Pad6)"
      "unconnected-(IC7-Pad8)" "unconnected-(IC8-Q7-Pad9)" "unconnected-(J7-Pin_35-Pad35)"
      "unconnected-(J7-Pin_36-Pad36)" "unconnected-(J7-Pin_37-Pad37)" "unconnected-(J7-Pin_38-Pad38)"
      "unconnected-(J8-Pin_17-Pad17)" "unconnected-(J8-Pin_18-Pad18)" "unconnected-(J8-Pin_19-Pad19)"
      "unconnected-(J8-Pin_22-Pad22)" "unconnected-(RN1-R5-Pad6)" "unconnected-(RN1-R6-Pad7)"
      "unconnected-(RN1-R7-Pad8)" "unconnected-(RN1-R8-Pad9)" "unconnected-(U1-+5v-Pad19)"
      "unconnected-(U1-3V3-Pad1)" "unconnected-(U1-EN-Pad2)" "unconnected-(U1-GND-Pad14)"
      "unconnected-(U1-GND-Pad29)" "unconnected-(U1-GND-Pad30)" "unconnected-(U1-GPIO0-Pad27)"
      "unconnected-(U1-GPIO10-Pad17)" "unconnected-(U1-GPIO32-Pad7)" "unconnected-(U1-GPIO34-Pad5)"
      "unconnected-(U1-GPIO35-Pad6)" "unconnected-(U1-GPIO9-Pad16)" "unconnected-(U1-RX_GPIO3-Pad36)"
      "unconnected-(U1-TX_GPIO1-Pad37)"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class ESP_CONTROL /SPI/ESP_CONTROL.BUSRQ /SPI/ESP_CONTROL.IORQ /SPI/ESP_CONTROL.MEMRQ
      /SPI/ESP_CONTROL.NMI /SPI/ESP_CONTROL.RD /SPI/ESP_CONTROL.ROMCS /SPI/ESP_CONTROL.WAIT
      /SPI/ESP_CONTROL.WR
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class ESP_SPI_INTERNAL /CORE/ESP_SPI_INT.CE /CORE/ESP_SPI_INT.MISO /CORE/ESP_SPI_INT.MOSI
      /CORE/ESP_SPI_INT.MR /CORE/ESP_SPI_INT.OE /CORE/ESP_SPI_INT.PL /CORE/ESP_SPI_INT.SCK
      /CORE/ESP_SPI_INT.STC
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_ADDRESS "/CACHE connector/LOCAL_A0" "/CACHE connector/LOCAL_A1"
      "/CACHE connector/LOCAL_A10" "/CACHE connector/LOCAL_A11" "/CACHE connector/LOCAL_A12"
      "/CACHE connector/LOCAL_A13" "/CACHE connector/LOCAL_A14" "/CACHE connector/LOCAL_A15"
      "/CACHE connector/LOCAL_A2" "/CACHE connector/LOCAL_A3" "/CACHE connector/LOCAL_A4"
      "/CACHE connector/LOCAL_A5" "/CACHE connector/LOCAL_A6" "/CACHE connector/LOCAL_A7"
      "/CACHE connector/LOCAL_A8" "/CACHE connector/LOCAL_A9"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_CONTROL /SPI/LOCAL_CONTROL.IORQ /SPI/LOCAL_CONTROL.MEMRQ
      /SPI/LOCAL_CONTROL.RD /SPI/LOCAL_CONTROL.WR
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class LOCAL_DATA "/CACHE connector/LOCAL_D0" "/CACHE connector/LOCAL_D1"
      "/CACHE connector/LOCAL_D2" "/CACHE connector/LOCAL_D3" "/CACHE connector/LOCAL_D4"
      "/CACHE connector/LOCAL_D5" "/CACHE connector/LOCAL_D6" "/CACHE connector/LOCAL_D7"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_ADDRESS "/RIO connector/Z80_A0" "/RIO connector/Z80_A1" "/RIO connector/Z80_A10"
      "/RIO connector/Z80_A11" "/RIO connector/Z80_A12" "/RIO connector/Z80_A13"
      "/RIO connector/Z80_A14" "/RIO connector/Z80_A15" "/RIO connector/Z80_A2"
      "/RIO connector/Z80_A3" "/RIO connector/Z80_A4" "/RIO connector/Z80_A5"
      "/RIO connector/Z80_A6" "/RIO connector/Z80_A7" "/RIO connector/Z80_A8"
      "/RIO connector/Z80_A9"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_CONTROL /SPI/Z80_CONTROL.BUSACK /SPI/Z80_CONTROL.BUSRQ /SPI/Z80_CONTROL.IORQ
      /SPI/Z80_CONTROL.MEMRQ /SPI/Z80_CONTROL.NMI /SPI/Z80_CONTROL.RD /SPI/Z80_CONTROL.RESET
      /SPI/Z80_CONTROL.ROMCS /SPI/Z80_CONTROL.WAIT /SPI/Z80_CONTROL.WR
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
    (class Z80_DATA "/RIO connector/Z80_D0" "/RIO connector/Z80_D1" "/RIO connector/Z80_D2"
      "/RIO connector/Z80_D3" "/RIO connector/Z80_D4" "/RIO connector/Z80_D5"
      "/RIO connector/Z80_D6" "/RIO connector/Z80_D7"
      (circuit
        (use_via Via[0-1]_1000:500_um)
      )
      (rule
        (width 400)
        (clearance 600.1)
      )
    )
  )
  (wiring
  )
)
