{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575306730538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575306730541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 14:12:10 2019 " "Processing started: Mon Dec  2 14:12:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575306730541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575306730541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador_programavel -c processador_programavel " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador_programavel -c processador_programavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575306730542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575306731195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_programavel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_programavel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_programavel-behavior " "Found design unit 1: processador_programavel-behavior" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731761 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_programavel " "Found entity 1: processador_programavel" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-behavior " "Found design unit 1: registrador-behavior" {  } { { "registrador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/registrador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731762 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/decoder/register_banck_decoder/decodificador_banco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/decoder/register_banck_decoder/decodificador_banco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_banco-behavior " "Found design unit 1: decodificador_banco-behavior" {  } { { "unit_control/controller/decoder/register_banck_decoder/decodificador_banco.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/register_banck_decoder/decodificador_banco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731764 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_banco " "Found entity 1: decodificador_banco" {  } { { "unit_control/controller/decoder/register_banck_decoder/decodificador_banco.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/register_banck_decoder/decodificador_banco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/decoder/mux3x1_decoder/decodificador_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/decoder/mux3x1_decoder/decodificador_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_mux-behavior " "Found design unit 1: decodificador_mux-behavior" {  } { { "unit_control/controller/decoder/mux3x1_decoder/decodificador_mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/mux3x1_decoder/decodificador_mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731765 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_mux " "Found entity 1: decodificador_mux" {  } { { "unit_control/controller/decoder/mux3x1_decoder/decodificador_mux.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/mux3x1_decoder/decodificador_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/decoder/ALU_decoder/decodificador_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/decoder/ALU_decoder/decodificador_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_ALU-behavior " "Found design unit 1: decodificador_ALU-behavior" {  } { { "unit_control/controller/decoder/ALU_decoder/decodificador_ALU.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/ALU_decoder/decodificador_ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731766 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_ALU " "Found entity 1: decodificador_ALU" {  } { { "unit_control/controller/decoder/ALU_decoder/decodificador_ALU.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/ALU_decoder/decodificador_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/program_counter/soma_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/program_counter/soma_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_1-behavior " "Found design unit 1: soma_1-behavior" {  } { { "unit_control/program_counter/soma_1.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/program_counter/soma_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731768 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_1 " "Found entity 1: soma_1" {  } { { "unit_control/program_counter/soma_1.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/program_counter/soma_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/program_counter/contador_de_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/program_counter/contador_de_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_de_programa-behavior " "Found design unit 1: contador_de_programa-behavior" {  } { { "unit_control/program_counter/contador_de_programa.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/program_counter/contador_de_programa.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731769 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_de_programa " "Found entity 1: contador_de_programa" {  } { { "unit_control/program_counter/contador_de_programa.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/program_counter/contador_de_programa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/bloco_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/bloco_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_de_controle-behavior " "Found design unit 1: bloco_de_controle-behavior" {  } { { "unit_control/controller/bloco_de_controle.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/bloco_de_controle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731770 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_de_controle " "Found entity 1: bloco_de_controle" {  } { { "unit_control/controller/bloco_de_controle.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/bloco_de_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/decoder/data_memory_decoder/decodificador_memoria_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/decoder/data_memory_decoder/decodificador_memoria_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador_memoria_de_dados-behavior " "Found design unit 1: decodificador_memoria_de_dados-behavior" {  } { { "unit_control/controller/decoder/data_memory_decoder/decodificador_memoria_de_dados.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/data_memory_decoder/decodificador_memoria_de_dados.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731771 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador_memoria_de_dados " "Found entity 1: decodificador_memoria_de_dados" {  } { { "unit_control/controller/decoder/data_memory_decoder/decodificador_memoria_de_dados.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/data_memory_decoder/decodificador_memoria_de_dados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/decoder/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/decoder/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-behavior " "Found design unit 1: decodificador-behavior" {  } { { "unit_control/controller/decoder/decodificador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/decodificador.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731773 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "unit_control/controller/decoder/decodificador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/instruction_register/registrador_de_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/instruction_register/registrador_de_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_de_instrucao-behavior " "Found design unit 1: registrador_de_instrucao-behavior" {  } { { "unit_control/instruction_register/registrador_de_instrucao.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/instruction_register/registrador_de_instrucao.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731774 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_de_instrucao " "Found entity 1: registrador_de_instrucao" {  } { { "unit_control/instruction_register/registrador_de_instrucao.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/instruction_register/registrador_de_instrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/controller/state_machine/maquina_de_estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/controller/state_machine/maquina_de_estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maquina_de_estados-behavior " "Found design unit 1: maquina_de_estados-behavior" {  } { { "unit_control/controller/state_machine/maquina_de_estados.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/state_machine/maquina_de_estados.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731775 ""} { "Info" "ISGN_ENTITY_NAME" "1 maquina_de_estados " "Found entity 1: maquina_de_estados" {  } { { "unit_control/controller/state_machine/maquina_de_estados.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/state_machine/maquina_de_estados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle-behavior " "Found design unit 1: unidade_de_controle-behavior" {  } { { "unit_control/unidade_de_controle.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731777 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "unit_control/unidade_de_controle.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/sum/somador_complemento_de_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/sum/somador_complemento_de_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_complemento_de_2-behavior " "Found design unit 1: somador_complemento_de_2-behavior" {  } { { "unit_control/sum/somador_complemento_de_2.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/sum/somador_complemento_de_2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731778 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_complemento_de_2 " "Found entity 1: somador_complemento_de_2" {  } { { "unit_control/sum/somador_complemento_de_2.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/sum/somador_complemento_de_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux3x1/mux_3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux3x1/mux_3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3x1-behavior " "Found design unit 1: mux_3x1-behavior" {  } { { "datapath/mux3x1/mux_3x1.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/mux3x1/mux_3x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731780 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1 " "Found entity 1: mux_3x1" {  } { { "datapath/mux3x1/mux_3x1.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/mux3x1/mux_3x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/comparator/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/comparator/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-behavior " "Found design unit 1: comparador-behavior" {  } { { "datapath/comparator/comparador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/comparator/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731781 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "datapath/comparator/comparador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/comparator/comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/ALU/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/ALU/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "datapath/ALU/alu.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731782 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "datapath/ALU/alu.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/ALU/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/ALU/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-behavior " "Found design unit 1: subtrator-behavior" {  } { { "datapath/ALU/subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/subtrator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731783 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "datapath/ALU/subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/subtrator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/ALU/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/ALU/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavior " "Found design unit 1: somador-behavior" {  } { { "datapath/ALU/somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731785 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "datapath/ALU/somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/ALU/menorq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/ALU/menorq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menorq-behavior " "Found design unit 1: menorq-behavior" {  } { { "datapath/ALU/menorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/menorq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731786 ""} { "Info" "ISGN_ENTITY_NAME" "1 menorq " "Found entity 1: menorq" {  } { { "datapath/ALU/menorq.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/menorq.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/register_bank/banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/register_bank/banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_de_registradores-behavior " "Found design unit 1: banco_de_registradores-behavior" {  } { { "datapath/register_bank/banco_de_registradores.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/register_bank/banco_de_registradores.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731788 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "datapath/register_bank/banco_de_registradores.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/register_bank/banco_de_registradores.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/bloco_operacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/bloco_operacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_operacional-behavior " "Found design unit 1: bloco_operacional-behavior" {  } { { "datapath/bloco_operacional.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731789 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_operacional " "Found entity 1: bloco_operacional" {  } { { "datapath/bloco_operacional.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memoriaD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory/memoriaD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaD-behavior " "Found design unit 1: memoriaD-behavior" {  } { { "memory/memoriaD.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/memory/memoriaD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731790 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaD " "Found entity 1: memoriaD" {  } { { "memory/memoriaD.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/memory/memoriaD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memoria_de_instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory/memoria_de_instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_de_instrucoes-behavior " "Found design unit 1: memoria_de_instrucoes-behavior" {  } { { "memory/memoria_de_instrucoes.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/memory/memoria_de_instrucoes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731792 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_instrucoes " "Found entity 1: memoria_de_instrucoes" {  } { { "memory/memoria_de_instrucoes.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/memory/memoria_de_instrucoes.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7_segmentos-behavior " "Found design unit 1: display_7_segmentos-behavior" {  } { { "display_7_segmentos.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/display_7_segmentos.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731793 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7_segmentos " "Found entity 1: display_7_segmentos" {  } { { "display_7_segmentos.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/display_7_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control/mux_sum/mux_somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control/mux_sum/mux_somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_somador-behavior " "Found design unit 1: mux_somador-behavior" {  } { { "unit_control/mux_sum/mux_somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/mux_sum/mux_somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_somador " "Found entity 1: mux_somador" {  } { { "unit_control/mux_sum/mux_somador.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/mux_sum/mux_somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306731795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306731795 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador_programavel " "Elaborating entity \"processador_programavel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575306731877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unidade_de_controle unidade_de_controle:unidade_de_controle A:behavior " "Elaborating entity \"unidade_de_controle\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\"" {  } { { "processador_programavel.vhd" "unidade_de_controle" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731883 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "estado_atual_debug unidade_de_controle.vhd(24) " "VHDL Signal Declaration warning at unidade_de_controle.vhd(24): used implicit default value for signal \"estado_atual_debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "unit_control/unidade_de_controle.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575306731885 "|processador_programavel|unidade_de_controle:unidade_de_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador_complemento_de_2 unidade_de_controle:unidade_de_controle\|somador_complemento_de_2:somador A:behavior " "Elaborating entity \"somador_complemento_de_2\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|somador_complemento_de_2:somador\"" {  } { { "unit_control/unidade_de_controle.vhd" "somador" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "contador_de_programa unidade_de_controle:unidade_de_controle\|contador_de_programa:contador_de_programa A:behavior " "Elaborating entity \"contador_de_programa\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|contador_de_programa:contador_de_programa\"" {  } { { "unit_control/unidade_de_controle.vhd" "contador_de_programa" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registrador unidade_de_controle:unidade_de_controle\|contador_de_programa:contador_de_programa\|registrador:registrador A:behavior " "Elaborating entity \"registrador\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|contador_de_programa:contador_de_programa\|registrador:registrador\"" {  } { { "unit_control/program_counter/contador_de_programa.vhd" "registrador" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/program_counter/contador_de_programa.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "soma_1 unidade_de_controle:unidade_de_controle\|contador_de_programa:contador_de_programa\|soma_1:soma_1 A:behavior " "Elaborating entity \"soma_1\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|contador_de_programa:contador_de_programa\|soma_1:soma_1\"" {  } { { "unit_control/program_counter/contador_de_programa.vhd" "soma_1" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/program_counter/contador_de_programa.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registrador_de_instrucao unidade_de_controle:unidade_de_controle\|registrador_de_instrucao:registrador_de_instrucao A:behavior " "Elaborating entity \"registrador_de_instrucao\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|registrador_de_instrucao:registrador_de_instrucao\"" {  } { { "unit_control/unidade_de_controle.vhd" "registrador_de_instrucao" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bloco_de_controle unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle A:behavior " "Elaborating entity \"bloco_de_controle\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\"" {  } { { "unit_control/unidade_de_controle.vhd" "bloco_de_controle" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731900 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reinicar_maquina_de_estados bloco_de_controle.vhd(42) " "VHDL Signal Declaration warning at bloco_de_controle.vhd(42): used explicit default value for signal \"reinicar_maquina_de_estados\" because signal was never assigned a value" {  } { { "unit_control/controller/bloco_de_controle.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/bloco_de_controle.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575306731901 "|processador_programavel|unidade_de_controle:unidade_de_controle|bloco_de_controle:bloco_de_controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decodificador unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador A:behavior " "Elaborating entity \"decodificador\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\"" {  } { { "unit_control/controller/bloco_de_controle.vhd" "decodificador" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/bloco_de_controle.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decodificador_memoria_de_dados unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_memoria_de_dados:decodificador_memoria_de_dados A:behavior " "Elaborating entity \"decodificador_memoria_de_dados\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_memoria_de_dados:decodificador_memoria_de_dados\"" {  } { { "unit_control/controller/decoder/decodificador.vhd" "decodificador_memoria_de_dados" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/decodificador.vhd" 60 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decodificador_mux unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_mux:decodificador_mux A:behavior " "Elaborating entity \"decodificador_mux\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_mux:decodificador_mux\"" {  } { { "unit_control/controller/decoder/decodificador.vhd" "decodificador_mux" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/decodificador.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decodificador_banco unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_banco:decodificador_banco A:behavior " "Elaborating entity \"decodificador_banco\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_banco:decodificador_banco\"" {  } { { "unit_control/controller/decoder/decodificador.vhd" "decodificador_banco" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/decodificador.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decodificador_ALU unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_ALU:decodificador_ALU A:behavior " "Elaborating entity \"decodificador_ALU\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|decodificador:decodificador\|decodificador_ALU:decodificador_ALU\"" {  } { { "unit_control/controller/decoder/decodificador.vhd" "decodificador_ALU" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/decoder/decodificador.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "maquina_de_estados unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|maquina_de_estados:maquina_de_estados A:behavior " "Elaborating entity \"maquina_de_estados\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|bloco_de_controle:bloco_de_controle\|maquina_de_estados:maquina_de_estados\"" {  } { { "unit_control/controller/bloco_de_controle.vhd" "maquina_de_estados" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/controller/bloco_de_controle.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_somador unidade_de_controle:unidade_de_controle\|mux_somador:mux_somador A:behavior " "Elaborating entity \"mux_somador\" using architecture \"A:behavior\" for hierarchy \"unidade_de_controle:unidade_de_controle\|mux_somador:mux_somador\"" {  } { { "unit_control/unidade_de_controle.vhd" "mux_somador" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/unit_control/unidade_de_controle.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bloco_operacional bloco_operacional:bloco_operacional A:behavior " "Elaborating entity \"bloco_operacional\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\"" {  } { { "processador_programavel.vhd" "bloco_operacional" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_3x1 bloco_operacional:bloco_operacional\|mux_3x1:mux A:behavior " "Elaborating entity \"mux_3x1\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|mux_3x1:mux\"" {  } { { "datapath/bloco_operacional.vhd" "mux" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "banco_de_registradores bloco_operacional:bloco_operacional\|banco_de_registradores:banco A:behavior " "Elaborating entity \"banco_de_registradores\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|banco_de_registradores:banco\"" {  } { { "datapath/bloco_operacional.vhd" "banco" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "alu bloco_operacional:bloco_operacional\|alu:ALU A:behavior " "Elaborating entity \"alu\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|alu:ALU\"" {  } { { "datapath/bloco_operacional.vhd" "ALU" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "somador bloco_operacional:bloco_operacional\|alu:ALU\|somador:somador A:behavior " "Elaborating entity \"somador\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|alu:ALU\|somador:somador\"" {  } { { "datapath/ALU/alu.vhd" "somador" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/alu.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtrator bloco_operacional:bloco_operacional\|alu:ALU\|subtrator:subtrator A:behavior " "Elaborating entity \"subtrator\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|alu:ALU\|subtrator:subtrator\"" {  } { { "datapath/ALU/alu.vhd" "subtrator" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/alu.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comparador bloco_operacional:bloco_operacional\|comparador:comparador A:behavior " "Elaborating entity \"comparador\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|comparador:comparador\"" {  } { { "datapath/bloco_operacional.vhd" "comparador" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "menorq bloco_operacional:bloco_operacional\|menorq:menor_q A:behavior " "Elaborating entity \"menorq\" using architecture \"A:behavior\" for hierarchy \"bloco_operacional:bloco_operacional\|menorq:menor_q\"" {  } { { "datapath/bloco_operacional.vhd" "menor_q" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/bloco_operacional.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memoriaD memoriaD:memoria_de_dados A:behavior " "Elaborating entity \"memoriaD\" using architecture \"A:behavior\" for hierarchy \"memoriaD:memoria_de_dados\"" {  } { { "processador_programavel.vhd" "memoria_de_dados" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "memoria_de_instrucoes memoria_de_instrucoes:memoria_de_instrucoes A:behavior " "Elaborating entity \"memoria_de_instrucoes\" using architecture \"A:behavior\" for hierarchy \"memoria_de_instrucoes:memoria_de_instrucoes\"" {  } { { "processador_programavel.vhd" "memoria_de_instrucoes" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "display_7_segmentos display_7_segmentos:display_ula A:behavior " "Elaborating entity \"display_7_segmentos\" using architecture \"A:behavior\" for hierarchy \"display_7_segmentos:display_ula\"" {  } { { "processador_programavel.vhd" "display_ula" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306731958 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "12 32 0 1 1 " "12 out of 32 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "20 31 " "Addresses ranging from 20 to 31 are not initialized" {  } { { "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1575306732283 ""}  } { { "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1575306732283 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memoriaD:memoria_de_dados\|memoria_rtl_0 " "Inferred RAM node \"memoriaD:memoria_de_dados\|memoria_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1575306732284 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaD:memoria_de_dados\|memoria_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaD:memoria_de_dados\|memoria_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 20 " "Parameter NUMWORDS_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 20 " "Parameter NUMWORDS_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif " "Parameter INIT_FILE set to db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1575306732605 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1575306732605 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575306732605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaD:memoria_de_dados\|altsyncram:memoria_rtl_0 " "Elaborated megafunction instantiation \"memoriaD:memoria_de_dados\|altsyncram:memoria_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaD:memoria_de_dados\|altsyncram:memoria_rtl_0 " "Instantiated megafunction \"memoriaD:memoria_de_dados\|altsyncram:memoria_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 20 " "Parameter \"NUMWORDS_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 20 " "Parameter \"NUMWORDS_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador_programavel.ram0_memoriaD_a029977d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575306732712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575306732712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fio1 " "Found entity 1: altsyncram_fio1" {  } { { "db/altsyncram_fio1.tdf" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/db/altsyncram_fio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575306732777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575306732777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_enderesso_2\[1\] GND " "Pin \"saida_display_enderesso_2\[1\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_enderesso_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[0\] GND " "Pin \"saida_display_estado\[0\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[1\] GND " "Pin \"saida_display_estado\[1\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[2\] GND " "Pin \"saida_display_estado\[2\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[3\] GND " "Pin \"saida_display_estado\[3\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[4\] GND " "Pin \"saida_display_estado\[4\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[5\] GND " "Pin \"saida_display_estado\[5\]\" is stuck at GND" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida_display_estado\[6\] VCC " "Pin \"saida_display_estado\[6\]\" is stuck at VCC" {  } { { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575306733592 "|processador_programavel|saida_display_estado[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575306733592 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575306734268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575306734509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306734509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "840 " "Implemented 840 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575306734642 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575306734642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "763 " "Implemented 763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575306734642 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575306734642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575306734642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575306734663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 14:12:14 2019 " "Processing ended: Mon Dec  2 14:12:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575306734663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575306734663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575306734663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575306734663 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575306737282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575306737283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 14:12:16 2019 " "Processing started: Mon Dec  2 14:12:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575306737283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1575306737283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador_programavel -c processador_programavel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador_programavel -c processador_programavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1575306737284 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1575306737321 ""}
{ "Info" "0" "" "Project  = processador_programavel" {  } {  } 0 0 "Project  = processador_programavel" 0 0 "Fitter" 0 0 1575306737323 ""}
{ "Info" "0" "" "Revision = processador_programavel" {  } {  } 0 0 "Revision = processador_programavel" 0 0 "Fitter" 0 0 1575306737323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1575306737456 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador_programavel EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"processador_programavel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575306737465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575306737502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575306737502 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575306737744 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575306737759 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575306738395 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1575306738395 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575306738395 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 0 { 0 ""} 0 1374 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575306738403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 0 { 0 ""} 0 1375 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575306738403 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 0 { 0 ""} 0 1376 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1575306738403 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575306738403 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575306738412 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_programavel.sdc " "Synopsys Design Constraints File file not found: 'processador_programavel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1575306738677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1575306738678 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~0\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~1\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~1\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~9\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~9\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~10\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~10\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~11\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~11\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~12\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~12\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~13\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~13\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~14\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~14\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~15\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~15\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~16\|datac " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~16\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~17\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~17\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~18\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~18\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~0\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306738686 ""}  } { { "datapath/ALU/subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/subtrator.vhd" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1575306738686 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1575306738712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Automatically promoted node clock (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1575306738779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_botao\[1\] " "Destination node estado_botao\[1\]" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { estado_botao[1] } } } { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "estado_botao\[1\]" } } } } { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 17 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { estado_botao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575306738779 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "estado_botao\[0\] " "Destination node estado_botao\[0\]" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { estado_botao[0] } } } { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "estado_botao\[0\]" } } } } { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 17 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { estado_botao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1575306738779 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1575306738779 ""}  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { clock } } } { "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/13.0sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "processador_programavel.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd" 6 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575306738779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575306738938 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575306738941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575306738942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575306738945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575306738948 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1575306738950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1575306738950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575306738952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575306738989 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1575306738992 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575306738992 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575306739027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1575306741031 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575306741387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1575306741403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1575306743485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575306743485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1575306743669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1575306745272 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1575306745272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575306747879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1575306747882 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1575306747882 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1575306747920 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575306747927 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "60 " "Found 60 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[0\] 0 " "Pin \"saida_display_enderesso_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[1\] 0 " "Pin \"saida_display_enderesso_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[2\] 0 " "Pin \"saida_display_enderesso_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[3\] 0 " "Pin \"saida_display_enderesso_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[4\] 0 " "Pin \"saida_display_enderesso_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[5\] 0 " "Pin \"saida_display_enderesso_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_1\[6\] 0 " "Pin \"saida_display_enderesso_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[0\] 0 " "Pin \"saida_display_enderesso_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[1\] 0 " "Pin \"saida_display_enderesso_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[2\] 0 " "Pin \"saida_display_enderesso_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[3\] 0 " "Pin \"saida_display_enderesso_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[4\] 0 " "Pin \"saida_display_enderesso_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[5\] 0 " "Pin \"saida_display_enderesso_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_enderesso_2\[6\] 0 " "Pin \"saida_display_enderesso_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[0\] 0 " "Pin \"saida_display_banco_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[1\] 0 " "Pin \"saida_display_banco_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[2\] 0 " "Pin \"saida_display_banco_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[3\] 0 " "Pin \"saida_display_banco_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[4\] 0 " "Pin \"saida_display_banco_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[5\] 0 " "Pin \"saida_display_banco_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_1\[6\] 0 " "Pin \"saida_display_banco_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[0\] 0 " "Pin \"saida_display_banco_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[1\] 0 " "Pin \"saida_display_banco_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[2\] 0 " "Pin \"saida_display_banco_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[3\] 0 " "Pin \"saida_display_banco_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[4\] 0 " "Pin \"saida_display_banco_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[5\] 0 " "Pin \"saida_display_banco_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_banco_2\[6\] 0 " "Pin \"saida_display_banco_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[0\] 0 " "Pin \"saida_display_ALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[1\] 0 " "Pin \"saida_display_ALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[2\] 0 " "Pin \"saida_display_ALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[3\] 0 " "Pin \"saida_display_ALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[4\] 0 " "Pin \"saida_display_ALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[5\] 0 " "Pin \"saida_display_ALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_ALU\[6\] 0 " "Pin \"saida_display_ALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[0\] 0 " "Pin \"saida_display_estado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[1\] 0 " "Pin \"saida_display_estado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[2\] 0 " "Pin \"saida_display_estado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[3\] 0 " "Pin \"saida_display_estado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[4\] 0 " "Pin \"saida_display_estado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[5\] 0 " "Pin \"saida_display_estado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_estado\[6\] 0 " "Pin \"saida_display_estado\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[0\] 0 " "Pin \"saida_display_contador\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[1\] 0 " "Pin \"saida_display_contador\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[2\] 0 " "Pin \"saida_display_contador\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[3\] 0 " "Pin \"saida_display_contador\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[4\] 0 " "Pin \"saida_display_contador\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[5\] 0 " "Pin \"saida_display_contador\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_contador\[6\] 0 " "Pin \"saida_display_contador\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[0\] 0 " "Pin \"saida_display_operacao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[1\] 0 " "Pin \"saida_display_operacao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[2\] 0 " "Pin \"saida_display_operacao\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[3\] 0 " "Pin \"saida_display_operacao\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[4\] 0 " "Pin \"saida_display_operacao\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[5\] 0 " "Pin \"saida_display_operacao\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_display_operacao\[6\] 0 " "Pin \"saida_display_operacao\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_comprador 0 " "Pin \"saida_comprador\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_menor_q 0 " "Pin \"saida_menor_q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_botao\[0\] 0 " "Pin \"estado_botao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado_botao\[1\] 0 " "Pin \"estado_botao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1575306747954 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1575306747954 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575306748378 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1575306748446 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1575306748866 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1575306749282 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1575306749300 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1575306749347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/output_files/processador_programavel.fit.smsg " "Generated suppressed messages file /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/output_files/processador_programavel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1575306749504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575306749777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 14:12:29 2019 " "Processing ended: Mon Dec  2 14:12:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575306749777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575306749777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575306749777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1575306749777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1575306751725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575306751727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 14:12:31 2019 " "Processing started: Mon Dec  2 14:12:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575306751727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1575306751727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador_programavel -c processador_programavel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador_programavel -c processador_programavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1575306751728 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1575306753261 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1575306753332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "345 " "Peak virtual memory: 345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575306753842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 14:12:33 2019 " "Processing ended: Mon Dec  2 14:12:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575306753842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575306753842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575306753842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1575306753842 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1575306753979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1575306755469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 14:12:35 2019 " "Processing started: Mon Dec  2 14:12:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575306755469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575306755469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador_programavel -c processador_programavel " "Command: quartus_sta processador_programavel -c processador_programavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575306755470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1575306755510 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575306755690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575306755727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1575306755727 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador_programavel.sdc " "Synopsys Design Constraints File file not found: 'processador_programavel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1575306755855 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1575306755856 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755861 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755861 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~1\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~9\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~9\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~10\|dataa " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~10\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~11\|dataa " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~11\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~12\|dataa " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~12\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~13\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~13\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~14\|dataa " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~14\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~15\|dataa " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~15\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755863 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~16\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~16\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~17\|dataa " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~17\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~18\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~18\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~0\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~0\|combout " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""} { "Warning" "WSTA_SCC_NODE" "bloco_operacional\|ALU\|subtrator\|borrow~1\|datab " "Node \"bloco_operacional\|ALU\|subtrator\|borrow~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575306755864 ""}  } { { "datapath/ALU/subtrator.vhd" "" { Text "/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/datapath/ALU/subtrator.vhd" 19 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1575306755863 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1575306755888 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1575306755898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575306755910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.187 " "Worst-case setup slack is -23.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.187     -6033.143 clock  " "  -23.187     -6033.143 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306755911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306755915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.947 " "Worst-case recovery slack is -0.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.947        -3.788 clock  " "   -0.947        -3.788 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306755916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.447 " "Worst-case removal slack is 1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.447         0.000 clock  " "    1.447         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306755918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -466.144 clock  " "   -1.627      -466.144 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306755919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306755919 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575306756053 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1575306756056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1575306756166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.707 " "Worst-case setup slack is -9.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.707     -2480.753 clock  " "   -9.707     -2480.753 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306756169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306756179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.024 " "Worst-case recovery slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024        -0.096 clock  " "   -0.024        -0.096 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306756183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.758 " "Worst-case removal slack is 0.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.758         0.000 clock  " "    0.758         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306756187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -466.144 clock  " "   -1.627      -466.144 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1575306756191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1575306756191 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1575306756491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575306756605 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1575306756626 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575306756755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 14:12:36 2019 " "Processing ended: Mon Dec  2 14:12:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575306756755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575306756755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575306756755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575306756755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575306760434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575306760437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 14:12:40 2019 " "Processing started: Mon Dec  2 14:12:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575306760437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575306760437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador_programavel -c processador_programavel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador_programavel -c processador_programavel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575306760438 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador_programavel.vo /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/simulation/modelsim/ simulation " "Generated file processador_programavel.vo in folder \"/home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1575306761156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "321 " "Peak virtual memory: 321 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575306761252 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 14:12:41 2019 " "Processing ended: Mon Dec  2 14:12:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575306761252 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575306761252 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575306761252 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575306761252 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575306761430 ""}
