<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::AArch64InstrInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::AArch64InstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::AArch64InstrInfo" --><!-- doxytag: inherits="AArch64GenInstrInfo" -->
<p><code>#include &lt;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64InstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1AArch64InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1AArch64InstrInfo_inherit__map" id="llvm_1_1AArch64InstrInfo_inherit__map">
<area shape="rect" id="node2" href="classAArch64GenInstrInfo.html" title="AArch64GenInstrInfo" alt="" coords="9,5,161,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AArch64InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AArch64InstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1AArch64InstrInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1AArch64InstrInfo_coll__map" id="llvm_1_1AArch64InstrInfo_coll__map">
<area shape="rect" id="node2" href="classAArch64GenInstrInfo.html" title="AArch64GenInstrInfo" alt="" coords="9,5,161,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1AArch64InstrInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a86cad6dedd8a572fdd884bab185feb28">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <a href="#a86cad6dedd8a572fdd884bab185feb28"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9aaa0989a6e1fd22d7c7498870d68176">GetInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Return the number of bytes of code the specified instruction may be.  <a href="#a9aaa0989a6e1fd22d7c7498870d68176"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a79dc3d22a89df5c049ddc74c313260fa">isAsCheapAsAMove</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;DstReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abafe38aa50f2070b98e1e1f454c548c9">areMemAccessesTriviallyDisjoint</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIa, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIb, <a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a08388b85d6463d866d70824e51e9c1d3">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a05975eb25a44706ef3957fb8ac92016b">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classint.html">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8248563c031922c1b58bdd0ab6cccfe">hasShiftedReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if there is a shiftable register and that the shift value is non-zero.  <a href="#ab8248563c031922c1b58bdd0ab6cccfe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a85b0ef42278ef735b4b12b78dbb16a6c">hasExtendedReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if there is an extendable register and that the extending value is non-zero.  <a href="#a85b0ef42278ef735b4b12b78dbb16a6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74b7eb96ef5d495c7954686c64000e53">isGPRZero</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction set its full destination register to zero?  <a href="#a74b7eb96ef5d495c7954686c64000e53"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a011ddc6ad000d4923c9af82eb372c851">isGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename a GPR without modifying bits?  <a href="#a011ddc6ad000d4923c9af82eb372c851"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0e99e6ece044389765d7b010b9576239">isFPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this instruction rename an FPR without modifying bits?  <a href="#a0e99e6ece044389765d7b010b9576239"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a865eb97779d7161c9213ada0450eff2f">isScaledAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is load/store scales or extends its register offset.  <a href="#a865eb97779d7161c9213ada0450eff2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a43ff4c809ca5eded566bb5141073bb39">isLdStPairSuppressed</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if pairing the given load or store is hinted to be unprofitable.  <a href="#a43ff4c809ca5eded566bb5141073bb39"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8b4f8a56baf7486c49303d0074deee75">suppressLdStPair</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hint that pairing the given load or store is unprofitable.  <a href="#a8b4f8a56baf7486c49303d0074deee75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5fbc1be9103b85461f1954c10ea3f949">getMemOpBaseRegImmOfs</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LdSt, <a class="el" href="classunsigned.html">unsigned</a> &amp;BaseReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2e726a2611a2e61b85c83f731c910c73">getMemOpBaseRegImmOfsWidth</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LdSt, <a class="el" href="classunsigned.html">unsigned</a> &amp;BaseReg, <a class="el" href="classint.html">int</a> &amp;Offset, <a class="el" href="classint.html">int</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae45814195b3661c17ca83304175945bc">enableClusterLoads</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae5e8ae92ede40eafb2fe777f0157ffd6">shouldClusterLoads</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstLdSt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLdSt, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect opportunities for ldp/stp formation.  <a href="#ae5e8ae92ede40eafb2fe777f0157ffd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3641417a6e0f8bd3c1f4113247c2d6e8">shouldScheduleAdjacent</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *First, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Second) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abf9bbadc1e4a43485fdfb2eb86bd17de">emitFrameIndexDebugValue</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classint.html">int</a> FrameIx, uint64_t Offset, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Var, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *Expr, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a446a9875c3af4bddf2363ad9e8399a74">copyPhysRegTuple</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Indices) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa5a5c8c61c3951ef17b8523ab807d6b3">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, <a class="el" href="classint.html">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classint.html">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a46d196c95ea717d94221e9a2e13e4907">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classint.html">int</a> FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af9fad16e550d3b46d22d362551acbaba">AnalyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8879780e1eaa49bb34869c29532f7dcf">RemoveBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#afc9435e7ef3e8848ad0ea738894e2d10">InsertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a087affff86352a84d4efd0a537f77848">ReverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classint.html">int</a> &amp;, <a class="el" href="classint.html">int</a> &amp;, <a class="el" href="classint.html">int</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af9426fe750433d3b3f4bac83516bfadc">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="classunsigned.html">unsigned</a> TrueReg, <a class="el" href="classunsigned.html">unsigned</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa63b0c318f4f450c6d1b2afd2baf9b62">getNoopForMachoTarget</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0597535945ce9cc3dfc2e5521bac9c7a">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg2, <a class="el" href="classint.html">int</a> &amp;CmpMask, <a class="el" href="classint.html">int</a> &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue.  <a href="#a0597535945ce9cc3dfc2e5521bac9c7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a04b2438955e9c4c568f568ef51abff1d">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpInstr, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg2, <a class="el" href="classint.html">int</a> CmpMask, <a class="el" href="classint.html">int</a> CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *MRI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register.  <a href="#a04b2438955e9c4c568f568ef51abff1d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aecec2bd8f0239eceab68efcb45ab58da">optimizeCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Replace csincr-branch sequence by simple conditional branch.  <a href="#aecec2bd8f0239eceab68efcb45ab58da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab357ef712c28f4d0d36eb27a27120af2">getMachineCombinerPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a> &gt; &amp;Patterns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root&gt;.  <a href="#ab357ef712c28f4d0d36eb27a27120af2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae0e76d90c6b1a0104442331f4ce834c1">genAlternativeCodeSequence</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a> Pattern, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;InsInstrs, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;DelInstrs, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;InstrIdxForVirtReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">When <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab357ef712c28f4d0d36eb27a27120af2" title="Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence.  <a href="#ae0e76d90c6b1a0104442331f4ce834c1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">useMachineCombiner - <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner  <a href="#a74804e3c6e291fe90c0cb697632dcf0e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a97bb341d5f0b88f78f2c58502216f88c">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00030">30</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>
</div><hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a685d0f817c9260ea16202a9964652fe6"></a><!-- doxytag: member="llvm::AArch64InstrInfo::AArch64InstrInfo" ref="a685d0f817c9260ea16202a9964652fe6" args="(const AArch64Subtarget &amp;STI)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo::AArch64InstrInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00032">32</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="af9fad16e550d3b46d22d362551acbaba"></a><!-- doxytag: member="llvm::AArch64InstrInfo::AnalyzeBranch" ref="af9fad16e550d3b46d22d362551acbaba" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#af9fad16e550d3b46d22d362551acbaba">AArch64InstrInfo::AnalyzeBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00093">93</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00235">llvm::isCondBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00252">llvm::isIndirectBranchOpcode()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00233">llvm::isUncondBranchOpcode()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00061">parseCondBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a0597535945ce9cc3dfc2e5521bac9c7a"></a><!-- doxytag: member="llvm::AArch64InstrInfo::analyzeCompare" ref="a0597535945ce9cc3dfc2e5521bac9c7a" args="(const MachineInstr *MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0597535945ce9cc3dfc2e5521bac9c7a">AArch64InstrInfo::analyzeCompare</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00648">648</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64AddressingModes_8h_source.html#l00292">llvm::AArch64_AM::decodeLogicalImmediate()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="abafe38aa50f2070b98e1e1f454c548c9"></a><!-- doxytag: member="llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint" ref="abafe38aa50f2070b98e1e1f454c548c9" args="(MachineInstr *MIa, MachineInstr *MIb, AliasAnalysis *AA=nullptr) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#abafe38aa50f2070b98e1e1f454c548c9">AArch64InstrInfo::areMemAccessesTriviallyDisjoint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MIa</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MIb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00612">612</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01339">getMemOpBaseRegImmOfsWidth()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00046">getRegisterInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01401">llvm::MachineInstr::hasOrderedMemoryRef()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01483">llvm::MachineInstr::hasUnmodeledSideEffects()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00589">llvm::MachineInstr::mayLoadOrStore()</a>.</p>

<p>Referenced by <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l00487">mayAlias()</a>.</p>

</div>
</div>
<a class="anchor" id="a498c4f2831126b5c190a9383bb7055e7"></a><!-- doxytag: member="llvm::AArch64InstrInfo::canInsertSelect" ref="a498c4f2831126b5c190a9383bb7055e7" args="(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, unsigned, unsigned, int &amp;, int &amp;, int &amp;) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a498c4f2831126b5c190a9383bb7055e7">AArch64InstrInfo::canInsertSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00371">371</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="aa5a5c8c61c3951ef17b8523ab807d6b3"></a><!-- doxytag: member="llvm::AArch64InstrInfo::copyPhysReg" ref="aa5a5c8c61c3951ef17b8523ab807d6b3" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa5a5c8c61c3951ef17b8523ab807d6b3">AArch64InstrInfo::copyPhysReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01534">1534</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01508">copyPhysRegTuple()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00485">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00046">getRegisterInfo()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00098">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00105">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00100">llvm::AArch64Subtarget::hasZeroCycleRegMove()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00102">llvm::AArch64Subtarget::hasZeroCycleZeroing()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00032">llvm::RegState::Implicit</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00034">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00793">llvm::AArch64SysReg::NZCV</a>, <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00035">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a class="anchor" id="a446a9875c3af4bddf2363ad9e8399a74"></a><!-- doxytag: member="llvm::AArch64InstrInfo::copyPhysRegTuple" ref="a446a9875c3af4bddf2363ad9e8399a74" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a446a9875c3af4bddf2363ad9e8399a74">AArch64InstrInfo::copyPhysRegTuple</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Indices</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01508">1508</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01489">AddSubReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00031">llvm::RegState::Define</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01501">forwardCopyWillClobberTuple()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00046">getRegisterInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00105">llvm::AArch64Subtarget::hasNEON()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01534">copyPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="abf9bbadc1e4a43485fdfb2eb86bd17de"></a><!-- doxytag: member="llvm::AArch64InstrInfo::emitFrameIndexDebugValue" ref="abf9bbadc1e4a43485fdfb2eb86bd17de" args="(MachineFunction &amp;MF, int FrameIx, uint64_t Offset, const MDNode *Var, const MDNode *Expr, DebugLoc DL) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1AArch64InstrInfo.html#abf9bbadc1e4a43485fdfb2eb86bd17de">AArch64InstrInfo::emitFrameIndexDebugValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Var</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MDNode.html">MDNode</a> *&#160;</td>
          <td class="paramname"><em>Expr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01477">1477</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00175">llvm::MachineInstrBuilder::addMetadata()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, and <a class="el" href="TargetOpcodes_8h_source.html#l00069">llvm::TargetOpcode::DBG_VALUE</a>.</p>

</div>
</div>
<a class="anchor" id="ae45814195b3661c17ca83304175945bc"></a><!-- doxytag: member="llvm::AArch64InstrInfo::enableClusterLoads" ref="ae45814195b3661c17ca83304175945bc" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae45814195b3661c17ca83304175945bc">llvm::AArch64InstrInfo::enableClusterLoads</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline, override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00101">101</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97bb341d5f0b88f78f2c58502216f88c"></a><!-- doxytag: member="llvm::AArch64InstrInfo::expandPostRAPseudo" ref="a97bb341d5f0b88f78f2c58502216f88c" args="(MachineBasicBlock::iterator MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a97bb341d5f0b88f78f2c58502216f88c">AArch64InstrInfo::expandPostRAPseudo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00983">983</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00133">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00036">llvm::AArch64ISD::ADRP</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="AArch64Subtarget_8cpp_source.html#l00058">llvm::AArch64Subtarget::ClassifyGlobalReference()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00928">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00033">llvm::RegState::Kill</a>, <a class="el" href="CodeGen_8h_source.html#l00030">llvm::CodeModel::Large</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00113">llvm::TargetOpcode::LOAD_STACK_GUARD</a>, <a class="el" href="AArch64ISelLowering_8h_source.html#l00038">llvm::AArch64ISD::LOADgot</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01322">llvm::AArch64II::MO_G0</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01318">llvm::AArch64II::MO_G1</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01314">llvm::AArch64II::MO_G2</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01310">llvm::AArch64II::MO_G3</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01332">llvm::AArch64II::MO_GOT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01337">llvm::AArch64II::MO_NC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01301">llvm::AArch64II::MO_PAGE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l01306">llvm::AArch64II::MO_PAGEOFF</a>, and <a class="el" href="SystemZISelLowering_8h_source.html#l00068">llvm::SystemZISD::TM</a>.</p>

</div>
</div>
<a class="anchor" id="a46d196c95ea717d94221e9a2e13e4907"></a><!-- doxytag: member="llvm::AArch64InstrInfo::foldMemoryOperandImpl" ref="a46d196c95ea717d94221e9a2e13e4907" args="(MachineFunction &amp;MF, MachineInstr *MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a46d196c95ea717d94221e9a2e13e4907">AArch64InstrInfo::foldMemoryOperandImpl</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02069">2069</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00778">llvm::MachineInstr::isCopy()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>.</p>

</div>
</div>
<a class="anchor" id="ae0e76d90c6b1a0104442331f4ce834c1"></a><!-- doxytag: member="llvm::AArch64InstrInfo::genAlternativeCodeSequence" ref="ae0e76d90c6b1a0104442331f4ce834c1" args="(MachineInstr &amp;Root, MachineCombinerPattern::MC_PATTERN Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae0e76d90c6b1a0104442331f4ce834c1">AArch64InstrInfo::genAlternativeCodeSequence</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a>&#160;</td>
          <td class="paramname"><em>Pattern</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>InsInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>DelInstrs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InstrIdxForVirtReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>When <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab357ef712c28f4d0d36eb27a27120af2" title="Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...">getMachineCombinerPatterns()</a> finds patterns, this function generates the instructions that could replace the original code sequence. </p>
<p>When <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab357ef712c28f4d0d36eb27a27120af2" title="Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root...">getMachineCombinerPatterns()</a> finds potential patterns, this function generates the instructions that could replace the original code sequence. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02673">2673</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00170">llvm::MachineInstrBuilder::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02586">genMadd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02637">genMaddR()</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="DenseMap_8h_source.html#l00169">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00026">llvm::MachineCombinerPattern::MC_MULADDW_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00027">llvm::MachineCombinerPattern::MC_MULADDW_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00030">llvm::MachineCombinerPattern::MC_MULADDWI_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00032">llvm::MachineCombinerPattern::MC_MULADDX_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00033">llvm::MachineCombinerPattern::MC_MULADDX_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00036">llvm::MachineCombinerPattern::MC_MULADDXI_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00028">llvm::MachineCombinerPattern::MC_MULSUBW_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00029">llvm::MachineCombinerPattern::MC_MULSUBW_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00031">llvm::MachineCombinerPattern::MC_MULSUBWI_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00034">llvm::MachineCombinerPattern::MC_MULSUBX_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00035">llvm::MachineCombinerPattern::MC_MULSUBX_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00037">llvm::MachineCombinerPattern::MC_MULSUBXI_OP1</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00188">llvm::ISD::MUL</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00213">llvm::AArch64_AM::processLogicalImmediate()</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a9aaa0989a6e1fd22d7c7498870d68176"></a><!-- doxytag: member="llvm::AArch64InstrInfo::GetInstSizeInBytes" ref="a9aaa0989a6e1fd22d7c7498870d68176" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9aaa0989a6e1fd22d7c7498870d68176">AArch64InstrInfo::GetInstSizeInBytes</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GetInstSize - Return the number of bytes of code the specified instruction may be. </p>
<p>This returns the maximum number of bytes. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00069">llvm::TargetOpcode::DBG_VALUE</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00029">llvm::TargetOpcode::EH_LABEL</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00138">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00177">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00463">llvm::MachineOperand::getSymbolName()</a>, <a class="el" href="MachineFunction_8h_source.html#l00172">llvm::MachineFunction::getTarget()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00052">llvm::TargetOpcode::IMPLICIT_DEF</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00568">llvm::ISD::INLINEASM</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00035">llvm::TargetOpcode::KILL</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="ab357ef712c28f4d0d36eb27a27120af2"></a><!-- doxytag: member="llvm::AArch64InstrInfo::getMachineCombinerPatterns" ref="ab357ef712c28f4d0d36eb27a27120af2" args="(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern::MC_PATTERN &gt; &amp;Patterns) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab357ef712c28f4d0d36eb27a27120af2">AArch64InstrInfo::getMachineCombinerPatterns</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Root</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm_1_1MachineCombinerPattern.html#a5b747a371dcfd1e79f3c450cc13190d9">MachineCombinerPattern::MC_PATTERN</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Patterns</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true when there is potentially a faster code sequence for an instruction chain ending in &lt;Root&gt;. </p>
<p>Return true when there is potentially a faster code sequence for an instruction chain ending in <code>Root</code>.</p>
<p>All potential patterns are listed in the &lt;Patterns&gt; array.</p>
<p>All potential patterns are listed in the <code>Pattern</code> vector. Pattern should be sorted in priority order since the pattern evaluator stops checking as soon as it finds a faster sequence. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02468">2468</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">canCombineWithMUL()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00744">convertFlagSettingOpcode()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="CxxTokensTest_8cpp_source.html#l00008">Found()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02432">isCombineInstrCandidate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02375">isCombineInstrSettingFlag()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00026">llvm::MachineCombinerPattern::MC_MULADDW_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00027">llvm::MachineCombinerPattern::MC_MULADDW_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00030">llvm::MachineCombinerPattern::MC_MULADDWI_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00032">llvm::MachineCombinerPattern::MC_MULADDX_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00033">llvm::MachineCombinerPattern::MC_MULADDX_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00036">llvm::MachineCombinerPattern::MC_MULADDXI_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00028">llvm::MachineCombinerPattern::MC_MULSUBW_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00029">llvm::MachineCombinerPattern::MC_MULSUBW_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00031">llvm::MachineCombinerPattern::MC_MULSUBWI_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00034">llvm::MachineCombinerPattern::MC_MULSUBX_OP1</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00035">llvm::MachineCombinerPattern::MC_MULSUBX_OP2</a>, <a class="el" href="AArch64MachineCombinerPattern_8h_source.html#l00037">llvm::MachineCombinerPattern::MC_MULSUBXI_OP1</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00793">llvm::AArch64SysReg::NZCV</a>, and <a class="el" href="SmallVector_8h_source.html#l00222">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back()</a>.</p>

</div>
</div>
<a class="anchor" id="a5fbc1be9103b85461f1954c10ea3f949"></a><!-- doxytag: member="llvm::AArch64InstrInfo::getMemOpBaseRegImmOfs" ref="a5fbc1be9103b85461f1954c10ea3f949" args="(MachineInstr *LdSt, unsigned &amp;BaseReg, unsigned &amp;Offset, const TargetRegisterInfo *TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5fbc1be9103b85461f1954c10ea3f949">AArch64InstrInfo::getMemOpBaseRegImmOfs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01313">1313</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l00408">getRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a2e726a2611a2e61b85c83f731c910c73"></a><!-- doxytag: member="llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsWidth" ref="a2e726a2611a2e61b85c83f731c910c73" args="(MachineInstr *LdSt, unsigned &amp;BaseReg, int &amp;Offset, int &amp;Width, const TargetRegisterInfo *TRI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2e726a2611a2e61b85c83f731c910c73">AArch64InstrInfo::getMemOpBaseRegImmOfsWidth</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01339">1339</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00612">areMemAccessesTriviallyDisjoint()</a>.</p>

</div>
</div>
<a class="anchor" id="aa63b0c318f4f450c6d1b2afd2baf9b62"></a><!-- doxytag: member="llvm::AArch64InstrInfo::getNoopForMachoTarget" ref="aa63b0c318f4f450c6d1b2afd2baf9b62" args="(MCInst &amp;NopInst) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa63b0c318f4f450c6d1b2afd2baf9b62">AArch64InstrInfo::getNoopForMachoTarget</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>NopInst</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02364">2364</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MCInst_8h_source.html#l00168">llvm::MCInst::addOperand()</a>, <a class="el" href="MCInst_8h_source.html#l00117">llvm::MCOperand::createImm()</a>, and <a class="el" href="MCInst_8h_source.html#l00158">llvm::MCInst::setOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a86cad6dedd8a572fdd884bab185feb28"></a><!-- doxytag: member="llvm::AArch64InstrInfo::getRegisterInfo" ref="a86cad6dedd8a572fdd884bab185feb28" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AArch64RegisterInfo.html">AArch64RegisterInfo</a>&amp; <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a86cad6dedd8a572fdd884bab185feb28">llvm::AArch64InstrInfo::getRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8h_source.html#l00046">46</a> of file <a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00612">areMemAccessesTriviallyDisjoint()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01534">copyPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01508">copyPhysRegTuple()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00089">llvm::AArch64Subtarget::getRegisterInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00824">optimizeCompareInstr()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02881">optimizeCondBranch()</a>.</p>

</div>
</div>
<a class="anchor" id="a85b0ef42278ef735b4b12b78dbb16a6c"></a><!-- doxytag: member="llvm::AArch64InstrInfo::hasExtendedReg" ref="a85b0ef42278ef735b4b12b78dbb16a6c" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a85b0ef42278ef735b4b12b78dbb16a6c">AArch64InstrInfo::hasExtendedReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if there is an extendable register and that the extending value is non-zero. </p>
<p>Return true if this is this instruction has a non-zero immediate.</p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01079">1079</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a class="anchor" id="ab8248563c031922c1b58bdd0ab6cccfe"></a><!-- doxytag: member="llvm::AArch64InstrInfo::hasShiftedReg" ref="ab8248563c031922c1b58bdd0ab6cccfe" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8248563c031922c1b58bdd0ab6cccfe">AArch64InstrInfo::hasShiftedReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if there is a shiftable register and that the shift value is non-zero. </p>
<p>Return true if this is this instruction has a non-zero immediate.</p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01033">1033</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a class="anchor" id="afc9435e7ef3e8848ad0ea738894e2d10"></a><!-- doxytag: member="llvm::AArch64InstrInfo::InsertBranch" ref="afc9435e7ef3e8848ad0ea738894e2d10" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, DebugLoc DL) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#afc9435e7ef3e8848ad0ea738894e2d10">AArch64InstrInfo::InsertBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00273">273</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, and <a class="el" href="ArrayRef_8h_source.html#l00127">llvm::ArrayRef&lt; T &gt;::empty()</a>.</p>

</div>
</div>
<a class="anchor" id="af9426fe750433d3b3f4bac83516bfadc"></a><!-- doxytag: member="llvm::AArch64InstrInfo::insertSelect" ref="af9426fe750433d3b3f4bac83516bfadc" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#af9426fe750433d3b3f4bac83516bfadc">AArch64InstrInfo::insertSelect</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00412">412</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00334">llvm::MachineRegisterInfo::clearKillFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00281">llvm::AArch64_AM::encodeLogicalImmediate()</a>, <a class="el" href="regexec_8c_source.html#l00112">EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00195">llvm::AArch64CC::NE</a>, and <a class="el" href="ArrayRef_8h_source.html#l00132">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

</div>
</div>
<a class="anchor" id="a79dc3d22a89df5c049ddc74c313260fa"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isAsCheapAsAMove" ref="a79dc3d22a89df5c049ddc74c313260fa" args="(const MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a79dc3d22a89df5c049ddc74c313260fa">AArch64InstrInfo::isAsCheapAsAMove</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00548">548</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00665">llvm::MachineInstr::isAsCheapAsAMove()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00122">llvm::AArch64Subtarget::isCortexA53()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00121">llvm::AArch64Subtarget::isCortexA57()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="a3f27d3892d89ca416f664d02e209605c"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isCoalescableExtInstr" ref="a3f27d3892d89ca416f664d02e209605c" args="(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3f27d3892d89ca416f664d02e209605c">AArch64InstrInfo::isCoalescableExtInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00591">591</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e99e6ece044389765d7b010b9576239"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isFPRCopy" ref="a0e99e6ece044389765d7b010b9576239" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0e99e6ece044389765d7b010b9576239">AArch64InstrInfo::isFPRCopy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Does this instruction rename an FPR without modifying bits? </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01161">1161</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a011ddc6ad000d4923c9af82eb372c851"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isGPRCopy" ref="a011ddc6ad000d4923c9af82eb372c851" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a011ddc6ad000d4923c9af82eb372c851">AArch64InstrInfo::isGPRCopy</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Does this instruction rename a GPR without modifying bits? </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01131">1131</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="Value_8cpp_source.html#l00319">contains()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a74b7eb96ef5d495c7954686c64000e53"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isGPRZero" ref="a74b7eb96ef5d495c7954686c64000e53" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74b7eb96ef5d495c7954686c64000e53">AArch64InstrInfo::isGPRZero</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Does this instruction set its full destination register to zero? </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01107">1107</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineInstr_8h_source.html#l00264">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00184">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a class="anchor" id="a43ff4c809ca5eded566bb5141073bb39"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isLdStPairSuppressed" ref="a43ff4c809ca5eded566bb5141073bb39" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a43ff4c809ca5eded566bb5141073bb39">AArch64InstrInfo::isLdStPairSuppressed</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if pairing the given load or store is hinted to be unprofitable. </p>
<p>Check all MachineMemOperands for a hint to suppress pairing.</p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01289">1289</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00344">llvm::MachineInstr::memoperands()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00113">llvm::MachineMemOperand::MOTargetNumBits</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00112">llvm::MachineMemOperand::MOTargetStartBit</a>.</p>

</div>
</div>
<a class="anchor" id="a08388b85d6463d866d70824e51e9c1d3"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isLoadFromStackSlot" ref="a08388b85d6463d866d70824e51e9c1d3" args="(const MachineInstr *MI, int &amp;FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a08388b85d6463d866d70824e51e9c1d3">AArch64InstrInfo::isLoadFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01182">1182</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a class="anchor" id="a865eb97779d7161c9213ada0450eff2f"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isScaledAddr" ref="a865eb97779d7161c9213ada0450eff2f" args="(const MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a865eb97779d7161c9213ada0450eff2f">AArch64InstrInfo::isScaledAddr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return true if this is load/store scales or extends its register offset. </p>
<p>This refers to scaling a dynamic index as opposed to scaled immediates. MI should be a memory op that allows scaled addressing. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01230">1230</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00178">llvm::AArch64_AM::getMemDoShift()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00184">llvm::AArch64_AM::getMemExtendType()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00043">llvm::AArch64_AM::UXTX</a>.</p>

</div>
</div>
<a class="anchor" id="a05975eb25a44706ef3957fb8ac92016b"></a><!-- doxytag: member="llvm::AArch64InstrInfo::isStoreToStackSlot" ref="a05975eb25a44706ef3957fb8ac92016b" args="(const MachineInstr *MI, int &amp;FrameIndex) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a05975eb25a44706ef3957fb8ac92016b">AArch64InstrInfo::isStoreToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01205">1205</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00269">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00229">llvm::MachineOperand::isImm()</a>.</p>

</div>
</div>
<a class="anchor" id="a783649795e22d8f4318137834040398f"></a><!-- doxytag: member="llvm::AArch64InstrInfo::loadRegFromStackSlot" ref="a783649795e22d8f4318137834040398f" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a783649795e22d8f4318137834040398f">AArch64InstrInfo::loadRegFromStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01914">1914</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00399">llvm::getDefRegState()</a>, <a class="el" href="PseudoSourceValue_8cpp_source.html#l00069">llvm::PseudoSourceValue::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00226">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00395">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00381">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00105">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00102">llvm::MachineMemOperand::MOLoad</a>, and <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>.</p>

</div>
</div>
<a class="anchor" id="a04b2438955e9c4c568f568ef51abff1d"></a><!-- doxytag: member="llvm::AArch64InstrInfo::optimizeCompareInstr" ref="a04b2438955e9c4c568f568ef51abff1d" args="(MachineInstr *CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, int CmpValue, const MachineRegisterInfo *MRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a04b2438955e9c4c568f568ef51abff1d">AArch64InstrInfo::optimizeCompareInstr</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00824">824</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01893">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineOperand_8h_source.html#l00472">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00744">convertFlagSettingOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00866">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00204">llvm::AArch64CC::GE</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00046">getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00206">llvm::AArch64CC::GT</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00320">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00207">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00205">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00791">modifiesConditionCode()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00793">llvm::AArch64SysReg::NZCV</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00793">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01134">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::successors()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">llvm::MachineRegisterInfo::use_nodbg_empty()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00201">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00200">llvm::AArch64CC::VS</a>.</p>

</div>
</div>
<a class="anchor" id="aecec2bd8f0239eceab68efcb45ab58da"></a><!-- doxytag: member="llvm::AArch64InstrInfo::optimizeCondBranch" ref="aecec2bd8f0239eceab68efcb45ab58da" args="(MachineInstr *MI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#aecec2bd8f0239eceab68efcb45ab58da">AArch64InstrInfo::optimizeCondBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Replace csincr-branch sequence by simple conditional branch. </p>
<p>Examples: 1. csinc w9, wzr, wzr, &lt;condition code&gt;=""&gt; tbnz w9, #0, 0x44 to b.&lt;inverted condition="" code&gt;=""&gt;</p>
<p>2. csinc w9, wzr, wzr, &lt;condition code&gt;=""&gt; tbz w9, #0, 0x44 to b.&lt;condition code&gt;=""&gt;</p>
<dl class="params"><dt><b>Parameters:</b></dt><dd>
  <table class="params">
    <tr><td class="paramname">MI</td><td>Conditional Branch </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>True when the simple conditional branch is generated </dd></dl>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02881">2881</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00102">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00238">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::getInvertedCondCode()</a>, <a class="el" href="MachineOperand_8h_source.html#l00422">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00046">getRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00791">modifiesConditionCode()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00793">llvm::AArch64SysReg::NZCV</a>.</p>

</div>
</div>
<a class="anchor" id="a8879780e1eaa49bb34869c29532f7dcf"></a><!-- doxytag: member="llvm::AArch64InstrInfo::RemoveBranch" ref="a8879780e1eaa49bb34869c29532f7dcf" args="(MachineBasicBlock &amp;MBB) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8879780e1eaa49bb34869c29532f7dcf">AArch64InstrInfo::RemoveBranch</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00226">226</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00235">llvm::isCondBranchOpcode()</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00233">llvm::isUncondBranchOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a087affff86352a84d4efd0a537f77848"></a><!-- doxytag: member="llvm::AArch64InstrInfo::ReverseBranchCondition" ref="a087affff86352a84d4efd0a537f77848" args="(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a087affff86352a84d4efd0a537f77848">AArch64InstrInfo::ReverseBranchCondition</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="AArch64BaseInfo_8h_source.html#l00236">llvm::AArch64CC::getInvertedCondCode()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

</div>
</div>
<a class="anchor" id="ae5e8ae92ede40eafb2fe777f0157ffd6"></a><!-- doxytag: member="llvm::AArch64InstrInfo::shouldClusterLoads" ref="ae5e8ae92ede40eafb2fe777f0157ffd6" args="(MachineInstr *FirstLdSt, MachineInstr *SecondLdSt, unsigned NumLoads) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae5e8ae92ede40eafb2fe777f0157ffd6">AArch64InstrInfo::shouldClusterLoads</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>FirstLdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>SecondLdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Detect opportunities for ldp/stp formation. </p>
<p>Only called for LdSt for which getMemOpBaseRegImmOfs returns true. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01438">1438</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a3641417a6e0f8bd3c1f4113247c2d6e8"></a><!-- doxytag: member="llvm::AArch64InstrInfo::shouldScheduleAdjacent" ref="a3641417a6e0f8bd3c1f4113247c2d6e8" args="(MachineInstr *First, MachineInstr *Second) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3641417a6e0f8bd3c1f4113247c2d6e8">AArch64InstrInfo::shouldScheduleAdjacent</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>First</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>Second</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01456">1456</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00267">llvm::MachineInstr::getOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a5345b53b58d2462c6986d22e7d7f4686"></a><!-- doxytag: member="llvm::AArch64InstrInfo::storeRegToStackSlot" ref="a5345b53b58d2462c6986d22e7d7f4686" args="(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5345b53b58d2462c6986d22e7d7f4686">AArch64InstrInfo::storeRegToStackSlot</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01816">1816</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00108">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00158">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PseudoSourceValue_8cpp_source.html#l00069">llvm::PseudoSourceValue::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00405">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00226">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00395">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00381">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00188">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00105">llvm::AArch64Subtarget::hasNEON()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00104">llvm::MachineMemOperand::MOStore</a>, and <a class="el" href="PDBTypes_8h_source.html#l00384">llvm::SP</a>.</p>

</div>
</div>
<a class="anchor" id="a8b4f8a56baf7486c49303d0074deee75"></a><!-- doxytag: member="llvm::AArch64InstrInfo::suppressLdStPair" ref="a8b4f8a56baf7486c49303d0074deee75" args="(MachineInstr *MI) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8b4f8a56baf7486c49303d0074deee75">AArch64InstrInfo::suppressLdStPair</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Hint that pairing the given load or store is unprofitable. </p>
<p>Set a flag on the first <a class="el" href="classllvm_1_1MachineMemOperand.html" title="MachineMemOperand - A description of a memory reference used in the backend.">MachineMemOperand</a> to suppress pairing. </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01302">1302</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00340">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00342">llvm::MachineInstr::memoperands_empty()</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00113">llvm::MachineMemOperand::MOTargetNumBits</a>, and <a class="el" href="MachineMemOperand_8h_source.html#l00112">llvm::MachineMemOperand::MOTargetStartBit</a>.</p>

</div>
</div>
<a class="anchor" id="a74804e3c6e291fe90c0cb697632dcf0e"></a><!-- doxytag: member="llvm::AArch64InstrInfo::useMachineCombiner" ref="a74804e3c6e291fe90c0cb697632dcf0e" args="() const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">AArch64InstrInfo::useMachineCombiner</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>useMachineCombiner - <a class="el" href="namespacellvm_1_1AArch64.html">AArch64</a> supports MachineCombiner </p>
<p>useMachineCombiner - return true when a target supports MachineCombiner </p>

<p>Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02369">2369</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a></li>
<li><a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:40:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
