Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_uart\uart_bridge_core.qsys --block-symbol-file --output-directory=C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_uart\uart_bridge_core --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading qsf_uart/uart_bridge_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 22.1]
Progress: Parameterizing module packets_to_master_0
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 22.1]
Progress: Parameterizing module st_bytes_to_packets_0
Progress: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 22.1]
Progress: Parameterizing module st_packets_to_bytes_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_to_bytes_0 [uart_to_bytes 1.0]
Progress: Parameterizing module uart_to_bytes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_bridge_core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: uart_bridge_core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: uart_bridge_core.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: uart_bridge_core.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: uart_bridge_core.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: uart_bridge_core.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_uart\uart_bridge_core.qsys --synthesis=VERILOG --output-directory=C:\PROJECT\temp\IntelFPGA_Qiita\2022\qsf_uart\uart_bridge_core\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading qsf_uart/uart_bridge_core.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 22.1]
Progress: Parameterizing module clk_0
Progress: Adding packets_to_master_0 [altera_avalon_packets_to_master 22.1]
Progress: Parameterizing module packets_to_master_0
Progress: Adding pio_0 [altera_avalon_pio 22.1]
Progress: Parameterizing module pio_0
Progress: Adding st_bytes_to_packets_0 [altera_avalon_st_bytes_to_packets 22.1]
Progress: Parameterizing module st_bytes_to_packets_0
Progress: Adding st_packets_to_bytes_0 [altera_avalon_st_packets_to_bytes 22.1]
Progress: Parameterizing module st_packets_to_bytes_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 22.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding uart_to_bytes_0 [uart_to_bytes 1.0]
Progress: Parameterizing module uart_to_bytes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: uart_bridge_core.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: uart_bridge_core.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: uart_bridge_core.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: uart_bridge_core.st_bytes_to_packets_0.out_packets_stream/packets_to_master_0.in_stream: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: uart_bridge_core.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: uart_bridge_core.packets_to_master_0.out_stream/st_packets_to_bytes_0.in_packets_stream: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: uart_bridge_core: Generating uart_bridge_core "uart_bridge_core" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: packets_to_master_0: "uart_bridge_core" instantiated altera_avalon_packets_to_master "packets_to_master_0"
Info: pio_0: Starting RTL generation for module 'uart_bridge_core_pio_0'
Info: pio_0:   Generation command is [exec C:/develop/quartus/22.1le/quartus/bin64/perl/bin/perl.exe -I C:/develop/quartus/22.1le/quartus/bin64/perl/lib -I C:/develop/quartus/22.1le/quartus/sopc_builder/bin/europa -I C:/develop/quartus/22.1le/quartus/sopc_builder/bin -I C:/develop/quartus/22.1le/quartus/../ip/altera/sopc_builder_ip/common -I C:/develop/quartus/22.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/develop/quartus/22.1le/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=uart_bridge_core_pio_0 --dir=C:/Users/Regulus/AppData/Local/Temp/alt9326_7746195719428590192.dir/0003_pio_0_gen/ --quartus_dir=C:/develop/quartus/22.1le/quartus --verilog --config=C:/Users/Regulus/AppData/Local/Temp/alt9326_7746195719428590192.dir/0003_pio_0_gen//uart_bridge_core_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'uart_bridge_core_pio_0'
Info: pio_0: "uart_bridge_core" instantiated altera_avalon_pio "pio_0"
Info: st_bytes_to_packets_0: "uart_bridge_core" instantiated altera_avalon_st_bytes_to_packets "st_bytes_to_packets_0"
Info: st_packets_to_bytes_0: "uart_bridge_core" instantiated altera_avalon_st_packets_to_bytes "st_packets_to_bytes_0"
Info: sysid_qsys_0: "uart_bridge_core" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: uart_to_bytes_0: "uart_bridge_core" instantiated uart_to_bytes "uart_to_bytes_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "uart_bridge_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: "uart_bridge_core" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "uart_bridge_core" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "uart_bridge_core" instantiated altera_reset_controller "rst_controller"
Info: packets_to_master_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "packets_to_master_0_avalon_master_translator"
Info: sysid_qsys_0_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysid_qsys_0_control_slave_translator"
Info: packets_to_master_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "packets_to_master_0_avalon_master_agent"
Info: sysid_qsys_0_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysid_qsys_0_control_slave_agent"
Info: sysid_qsys_0_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysid_qsys_0_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: packets_to_master_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "packets_to_master_0_avalon_master_limiter"
Info: Reusing file C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/PROJECT/temp/IntelFPGA_Qiita/2022/qsf_uart/uart_bridge_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: uart_bridge_core: Done "uart_bridge_core" with 27 modules, 33 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
