Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Oct  6 23:07:04 2022
| Host             : DESKTOP-OJM4LJN running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 7.782 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 7.029                           |
| Device Static (W)        | 0.753                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 0.0                             |
| Junction Temperature (C) | 114.8                           |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.966 |     1127 |       --- |             --- |
|   LUT as Logic           |     1.126 |      297 |     53200 |            0.56 |
|   LUT as Distributed RAM |     0.584 |      320 |     17400 |            1.84 |
|   F7/F8 Muxes            |     0.156 |      256 |     53200 |            0.48 |
|   CARRY4                 |     0.067 |       48 |     13300 |            0.36 |
|   Register               |     0.028 |      136 |    106400 |            0.13 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     4.382 |      563 |       --- |             --- |
| DSPs                     |    <0.001 |        2 |       220 |            0.91 |
| I/O                      |     0.682 |       57 |       200 |           28.50 |
| Static Power             |     0.753 |          |           |                 |
| Total                    |     7.782 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     6.772 |       6.560 |      0.212 |
| Vccaux    |       1.800 |     0.115 |       0.038 |      0.077 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.223 |       0.222 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.000 |      0.016 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.324 |       0.000 |      0.324 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top                                |     7.029 |
|   controller_inst                  |     0.382 |
|   datapath_inst                    |     5.710 |
|     RAM_A                          |     1.179 |
|       ram_memory_reg_0_255_0_0     |     0.019 |
|       ram_memory_reg_0_255_10_10   |     0.017 |
|       ram_memory_reg_0_255_11_11   |     0.015 |
|       ram_memory_reg_0_255_12_12   |     0.020 |
|       ram_memory_reg_0_255_13_13   |     0.016 |
|       ram_memory_reg_0_255_14_14   |     0.016 |
|       ram_memory_reg_0_255_15_15   |     0.014 |
|       ram_memory_reg_0_255_16_16   |     0.021 |
|       ram_memory_reg_0_255_17_17   |     0.014 |
|       ram_memory_reg_0_255_18_18   |     0.021 |
|       ram_memory_reg_0_255_19_19   |     0.016 |
|       ram_memory_reg_0_255_1_1     |     0.014 |
|       ram_memory_reg_0_255_2_2     |     0.019 |
|       ram_memory_reg_0_255_3_3     |     0.013 |
|       ram_memory_reg_0_255_4_4     |     0.016 |
|       ram_memory_reg_0_255_5_5     |     0.013 |
|       ram_memory_reg_0_255_6_6     |     0.020 |
|       ram_memory_reg_0_255_7_7     |     0.014 |
|       ram_memory_reg_0_255_8_8     |     0.015 |
|       ram_memory_reg_0_255_9_9     |     0.014 |
|       ram_memory_reg_256_511_0_0   |     0.019 |
|       ram_memory_reg_256_511_10_10 |     0.016 |
|       ram_memory_reg_256_511_11_11 |     0.013 |
|       ram_memory_reg_256_511_12_12 |     0.019 |
|       ram_memory_reg_256_511_13_13 |     0.014 |
|       ram_memory_reg_256_511_14_14 |     0.019 |
|       ram_memory_reg_256_511_15_15 |     0.015 |
|       ram_memory_reg_256_511_16_16 |     0.019 |
|       ram_memory_reg_256_511_17_17 |     0.015 |
|       ram_memory_reg_256_511_18_18 |     0.019 |
|       ram_memory_reg_256_511_19_19 |     0.019 |
|       ram_memory_reg_256_511_1_1   |     0.014 |
|       ram_memory_reg_256_511_2_2   |     0.019 |
|       ram_memory_reg_256_511_3_3   |     0.012 |
|       ram_memory_reg_256_511_4_4   |     0.017 |
|       ram_memory_reg_256_511_5_5   |     0.013 |
|       ram_memory_reg_256_511_6_6   |     0.021 |
|       ram_memory_reg_256_511_7_7   |     0.013 |
|       ram_memory_reg_256_511_8_8   |     0.016 |
|       ram_memory_reg_256_511_9_9   |     0.014 |
|     RAM_B                          |     1.213 |
|       ram_memory_reg_0_255_0_0     |     0.016 |
|       ram_memory_reg_0_255_10_10   |     0.017 |
|       ram_memory_reg_0_255_11_11   |     0.013 |
|       ram_memory_reg_0_255_12_12   |     0.016 |
|       ram_memory_reg_0_255_13_13   |     0.014 |
|       ram_memory_reg_0_255_14_14   |     0.021 |
|       ram_memory_reg_0_255_15_15   |     0.016 |
|       ram_memory_reg_0_255_16_16   |     0.018 |
|       ram_memory_reg_0_255_17_17   |     0.016 |
|       ram_memory_reg_0_255_18_18   |     0.020 |
|       ram_memory_reg_0_255_19_19   |     0.013 |
|       ram_memory_reg_0_255_1_1     |     0.014 |
|       ram_memory_reg_0_255_2_2     |     0.017 |
|       ram_memory_reg_0_255_3_3     |     0.016 |
|       ram_memory_reg_0_255_4_4     |     0.018 |
|       ram_memory_reg_0_255_5_5     |     0.015 |
|       ram_memory_reg_0_255_6_6     |     0.024 |
|       ram_memory_reg_0_255_7_7     |     0.016 |
|       ram_memory_reg_0_255_8_8     |     0.019 |
|       ram_memory_reg_0_255_9_9     |     0.015 |
|       ram_memory_reg_256_511_0_0   |     0.017 |
|       ram_memory_reg_256_511_10_10 |     0.018 |
|       ram_memory_reg_256_511_11_11 |     0.013 |
|       ram_memory_reg_256_511_12_12 |     0.018 |
|       ram_memory_reg_256_511_13_13 |     0.014 |
|       ram_memory_reg_256_511_14_14 |     0.020 |
|       ram_memory_reg_256_511_15_15 |     0.016 |
|       ram_memory_reg_256_511_16_16 |     0.018 |
|       ram_memory_reg_256_511_17_17 |     0.017 |
|       ram_memory_reg_256_511_18_18 |     0.019 |
|       ram_memory_reg_256_511_19_19 |     0.014 |
|       ram_memory_reg_256_511_1_1   |     0.017 |
|       ram_memory_reg_256_511_2_2   |     0.018 |
|       ram_memory_reg_256_511_3_3   |     0.016 |
|       ram_memory_reg_256_511_4_4   |     0.020 |
|       ram_memory_reg_256_511_5_5   |     0.014 |
|       ram_memory_reg_256_511_6_6   |     0.018 |
|       ram_memory_reg_256_511_7_7   |     0.015 |
|       ram_memory_reg_256_511_8_8   |     0.017 |
|       ram_memory_reg_256_511_9_9   |     0.015 |
|     Rom_high                       |    <0.001 |
|     Rom_low                        |    <0.001 |
|     cntr_i                         |     2.589 |
|     cntr_j                         |     0.160 |
|     reg_A                          |     0.022 |
|     reg_B                          |     0.022 |
|     reg_Count_high                 |     0.205 |
|     reg_Previous_Arron_down        |    <0.001 |
|     reg_Previous_Arron_up          |    <0.001 |
|     reg_count_low                  |     0.225 |
+------------------------------------+-----------+


