{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1472263519873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1472263519873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 19:05:19 2016 " "Processing started: Fri Aug 26 19:05:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1472263519873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472263519873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullyAssociative -c FullyAssociative " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullyAssociative -c FullyAssociative" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472263519873 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1472263520717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OFFSET offset FullyAssociative.sv(24) " "Verilog HDL Declaration information at FullyAssociative.sv(24): object \"OFFSET\" differs only in case from object \"offset\" in the same scope" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1472263559919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAG tag FullyAssociative.sv(25) " "Verilog HDL Declaration information at FullyAssociative.sv(25): object \"TAG\" differs only in case from object \"tag\" in the same scope" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1472263559923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullyassociative.sv 1 1 " "Found 1 design units, including 1 entities, in source file fullyassociative.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullyAssociative " "Found entity 1: FullyAssociative" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1472263559931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472263559931 ""}
{ "Error" "EVRFX_SV_CONST_VARIABLE_IN_CONSTANT_EXPRESSION" "TAG FullyAssociative.sv(25) " "SystemVerilog error at FullyAssociative.sv(25): const-qualified variable \"TAG\" is not legal in constant expressions" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 25 0 0 } }  } 0 10912 "SystemVerilog error at %2!s!: const-qualified variable \"%1!s!\" is not legal in constant expressions" 0 0 "Analysis & Synthesis" 0 -1 1472263559931 ""}
{ "Error" "EVRFX_SV_CONST_VARIABLE_IN_CONSTANT_EXPRESSION" "OFFSET FullyAssociative.sv(24) " "SystemVerilog error at FullyAssociative.sv(24): const-qualified variable \"OFFSET\" is not legal in constant expressions" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 24 0 0 } }  } 0 10912 "SystemVerilog error at %2!s!: const-qualified variable \"%1!s!\" is not legal in constant expressions" 0 0 "Analysis & Synthesis" 0 -1 1472263559931 ""}
{ "Error" "EVRFX_SV_CONST_VARIABLE_IN_CONSTANT_EXPRESSION" "VALID FullyAssociative.sv(21) " "SystemVerilog error at FullyAssociative.sv(21): const-qualified variable \"VALID\" is not legal in constant expressions" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 21 0 0 } }  } 0 10912 "SystemVerilog error at %2!s!: const-qualified variable \"%1!s!\" is not legal in constant expressions" 0 0 "Analysis & Synthesis" 0 -1 1472263559931 ""}
{ "Error" "EVRFX_SV_CONST_VARIABLE_IN_CONSTANT_EXPRESSION" "DIRTY FullyAssociative.sv(22) " "SystemVerilog error at FullyAssociative.sv(22): const-qualified variable \"DIRTY\" is not legal in constant expressions" {  } { { "FullyAssociative.sv" "" { Text "D:/Projects/verilog/cache/src/FullyAssociative.sv" 22 0 0 } }  } 0 10912 "SystemVerilog error at %2!s!: const-qualified variable \"%1!s!\" is not legal in constant expressions" 0 0 "Analysis & Synthesis" 0 -1 1472263559931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/verilog/cache/src/output_files/FullyAssociative.map.smsg " "Generated suppressed messages file D:/Projects/verilog/cache/src/output_files/FullyAssociative.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1472263560011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1472263562031 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 26 19:06:02 2016 " "Processing ended: Fri Aug 26 19:06:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1472263562031 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1472263562031 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1472263562031 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1472263562031 ""}
