INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/DDR/SCSDDR_TT/SCSDDR_TT.srcs/sources_1/imports/new/SDDR_TT.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SDDR_TT'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/DDR/SCSDDR_TT/SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_TT_0_0/sim/TEST_SDDR_TT_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST_SDDR_TT_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/DDR/SCSDDR_TT/SCSDDR_TT.ip_user_files/bd/TEST/sim/TEST.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/DDR/SCSDDR_TT/SCSDDR_TT.srcs/sources_1/bd/TEST/hdl/TEST_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TEST_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/SInglePhotons/Vivado Projects/DDR/SCSDDR_TT/SCSDDR_TT.srcs/sim_1/new/test_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_tb'
