/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __DT_BINDINGS_POWER_DRB_X5_POWER_H__
#define __DT_BINDINGS_POWER_DRB_X5_POWER_H__

#define X5_DSP			0
#define X5_DSP_HIFI5		1
#define X5_VIDEO		2
#define X5_GPU			3
#define X5_BPU			4
#define X5_ISP			5

#define X5_PMU			6

#define ISO_PD_CPU_DDR		0
#define ISO_PD_BPU		1
#define ISO_PD_DSP_HIFI5	2
#define ISO_PD_DSP_TOP		3
#define ISO_PD_HSIO		4
#define ISO_CG_DSP_DMA		5
#define ISO_CG_DMA		6
#define ISO_CG_EMMC		7
#define ISO_CG_GMAC		8
#define ISO_CG_SD		9
#define ISO_CG_SDIO		10
#define ISO_CG_SECURE		11
#define ISO_CG_USB2		12
#define ISO_CG_USB3		13
#define ISO_CG_DAP		14
#define ISO_CG_TESTP		15
#define ISO_CG_ETR		16
#define ISO_PD_VIN		17
#define ISO_CG_ISP		18
#define ISO_CG_DW230		19
#define ISO_CG_SIF		20
#define ISO_CG_BT1120		21
#define ISO_CG_DC8000		22
#define ISO_CG_DISP_SIF		23
#define ISO_CG_SRAM0		24
#define ISO_CG_SRAM1		25
#define ISO_PD_GPU		26
#define ISO_CG_GPU3D		27
#define ISO_CG_GPU2D		28
#define ISO_PD_A55_AXIS		29
#define ISO_PD_AXIS		30
#define ISO_CG_QSPI_AXIS	31
#define ISO_PD_VIDEO		32
#define ISO_CG_JPEG		33
#define ISO_CG_VIDEO		34

#define ISO_Q_GPU		35
#define ISO_Q_VIDEO		36
#define ISO_Q_BPU		37
#define ISO_CG_CAMERA		38
#define ISO_CG_DISP		39

#define X5_ISOLATION		40

#endif
