// Seed: 989732311
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6
);
  `define pp_8 0
  logic id_9;
  ;
  logic id_10;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri   id_4,
    input  wand  id_5,
    output logic id_6,
    input  wire  id_7
);
  always begin : LABEL_0
    id_6 <= id_7;
    id_1 = (id_0);
  end
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_3,
      id_0,
      id_3,
      id_5
  );
endmodule
