// Seed: 1762686432
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    output reg id_9
);
  logic id_10;
  logic id_11;
  always @(negedge id_0) begin
    id_9 <= 1 != 1;
  end
endmodule
