// Seed: 3090400328
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri0 id_3 = id_2;
  assign module_1.type_18 = 0;
  assign id_3 = 1 == 1;
  tri0 id_4 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    output wand id_8,
    input supply1 id_9,
    output wor id_10,
    input wire id_11,
    input supply1 id_12
);
  assign id_2 = !id_12;
  static logic [7:0] id_14;
  assign id_14[1] = 1;
  wire id_15;
  module_0 modCall_1 (
      id_15,
      id_15
  );
endmodule
