

================================================================
== Vivado HLS Report for 'layer7'
================================================================
* Date:           Fri Dec 15 20:47:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.055|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  20472577|  20472577|  20472577|  20472577|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  20472576|  20472576|    319884|          -|          -|    64|    no    |
        | + Loop 1.1          |      3696|      3696|        66|          -|          -|    56|    no    |
        |  ++ Loop 1.1.1      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.2          |       792|       792|        66|          -|          -|    12|    no    |
        |  ++ Loop 1.2.1      |        64|        64|         1|          -|          -|    64|    no    |
        |  ++ Loop 1.2.2      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.3          |    315392|    315392|      5632|          -|          -|    56|    no    |
        |  ++ Loop 1.3.1      |      5436|      5436|       453|          -|          -|    12|    no    |
        |   +++ Loop 1.3.1.1  |       128|       128|         2|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.2  |       192|       192|         3|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.3  |       128|       128|         2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2      |       192|       192|         3|          -|          -|    64|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 7 
6 --> 6 5 
7 --> 8 2 
8 --> 9 17 
9 --> 10 
10 --> 11 12 
11 --> 10 
12 --> 13 15 
13 --> 14 
14 --> 12 
15 --> 16 8 
16 --> 15 
17 --> 18 
18 --> 19 7 
19 --> 20 
20 --> 18 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str559, i32 0, i32 0, [1 x i8]* @p_str560, [1 x i8]* @p_str561, [1 x i8]* @p_str562, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str563, [1 x i8]* @p_str564)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str552, i32 0, i32 0, [1 x i8]* @p_str553, [1 x i8]* @p_str554, [1 x i8]* @p_str555, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str556, [1 x i8]* @p_str557)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr7_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str531, i32 0, i32 0, [1 x i8]* @p_str532, [1 x i8]* @p_str533, [1 x i8]* @p_str534, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str535, [1 x i8]* @p_str536)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr7_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str524, i32 0, i32 0, [1 x i8]* @p_str525, [1 x i8]* @p_str526, [1 x i8]* @p_str527, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str528, [1 x i8]* @p_str529)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr7_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str517, i32 0, i32 0, [1 x i8]* @p_str518, [1 x i8]* @p_str519, [1 x i8]* @p_str520, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str521, [1 x i8]* @p_str522)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr6_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr6_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%correlate_img_V_assi = alloca [64 x i12], align 2"   --->   Operation 35 'alloca' 'correlate_img_V_assi' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%img_channel_0_data_s = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 36 'alloca' 'img_channel_0_data_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%img_channel_0_keep_s = alloca [768 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 37 'alloca' 'img_channel_0_keep_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 38 [1/1] (2.56ns)   --->   "%img_channel_0_user_s = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 38 'alloca' 'img_channel_0_user_s' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 39 [1/1] (2.56ns)   --->   "%img_channel_0_last_s = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 39 'alloca' 'img_channel_0_last_s' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 40 [1/1] (2.56ns)   --->   "%img_channel_0_id_V = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 40 'alloca' 'img_channel_0_id_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 41 [1/1] (2.56ns)   --->   "%img_channel_0_dest_s = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:940]   --->   Operation 41 'alloca' 'img_channel_0_dest_s' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:941]   --->   Operation 42 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%out_layer_valid_V = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:944]   --->   Operation 43 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%out_layer_data_V = alloca [3584 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:944]   --->   Operation 44 'alloca' 'out_layer_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %row_idx, %.preheader368.loopexit ]"   --->   Operation 46 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.48ns)   --->   "%icmp_ln942 = icmp eq i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 47 'icmp' 'icmp_ln942' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 48 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 49 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln942, label %5, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:942]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 51 'br' <Predicate = (!icmp_ln942)> <Delay = 1.76>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:1059]   --->   Operation 52 'ret' <Predicate = (icmp_ln942)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %.preheader367.loopexit ], [ 0, %.preheader367.preheader ]"   --->   Operation 53 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.42ns)   --->   "%icmp_ln945 = icmp eq i6 %i_0, -8" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 54 'icmp' 'icmp_ln945' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 55 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln945, label %.preheader365.preheader, label %.preheader366.preheader" [FSRCNN_V1/FSRCNN.cpp:945]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %i_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln945)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln946 = zext i12 %tmp_s to i13" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 59 'zext' 'zext_ln946' <Predicate = (!icmp_ln945)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 60 'br' <Predicate = (!icmp_ln945)> <Delay = 1.76>
ST_3 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln965 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:965]   --->   Operation 61 'icmp' 'icmp_ln965' <Predicate = (icmp_ln945)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader365" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 62 'br' <Predicate = (icmp_ln945)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader366.preheader ]"   --->   Operation 63 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.48ns)   --->   "%icmp_ln946 = icmp eq i7 %j_0, -64" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 64 'icmp' 'icmp_ln946' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 66 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln946, label %.preheader367.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i13" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 68 'zext' 'zext_ln203' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.54ns)   --->   "%add_ln203_10 = add i13 %zext_ln946, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 69 'add' 'add_ln203_10' <Predicate = (!icmp_ln946)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i13 %add_ln203_10 to i64" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 70 'zext' 'zext_ln203_19' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%out_layer_data_V_add = getelementptr [3584 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_19" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 71 'getelementptr' 'out_layer_data_V_add' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_data_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:947]   --->   Operation 72 'store' <Predicate = (!icmp_ln946)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:946]   --->   Operation 73 'br' <Predicate = (!icmp_ln946)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader367"   --->   Operation 74 'br' <Predicate = (icmp_ln946)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%current_input_channe = phi i4 [ %current_input_channe_2, %.loopexit352 ], [ 0, %.preheader365.preheader ]"   --->   Operation 75 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln950 = icmp eq i4 %current_input_channe, -4" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 76 'icmp' 'icmp_ln950' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 77 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.73ns)   --->   "%current_input_channe_2 = add i4 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 78 'add' 'current_input_channe_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln950, label %.preheader350.preheader, label %.loopexit364" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 80 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln950)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i10 %tmp_40 to i11" [FSRCNN_V1/FSRCNN.cpp:965]   --->   Operation 81 'zext' 'zext_ln965' <Predicate = (!icmp_ln950)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %icmp_ln965, label %.preheader1.preheader, label %.preheader358.preheader" [FSRCNN_V1/FSRCNN.cpp:965]   --->   Operation 82 'br' <Predicate = (!icmp_ln950)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.76ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 83 'br' <Predicate = (!icmp_ln950 & !icmp_ln965)> <Delay = 1.76>
ST_5 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 84 'br' <Predicate = (!icmp_ln950 & icmp_ln965)> <Delay = 1.76>
ST_5 : Operation 85 [1/1] (1.76ns)   --->   "br label %.preheader350" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 85 'br' <Predicate = (icmp_ln950)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 6.88>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_5, %1 ], [ 0, %.preheader358.preheader ]"   --->   Operation 86 'phi' 'index_input_element2' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.48ns)   --->   "%icmp_ln987 = icmp eq i7 %index_input_element2, -64" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 87 'icmp' 'icmp_ln987' <Predicate = (!icmp_ln965)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 88 'speclooptripcount' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.87ns)   --->   "%index_input_element_5 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 89 'add' 'index_input_element_5' <Predicate = (!icmp_ln965)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln987, label %.loopexit352.loopexit, label %1" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 90 'br' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i7 %index_input_element2 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 91 'zext' 'zext_ln203_22' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.73ns)   --->   "%add_ln203_12 = add i11 %zext_ln965, %zext_ln203_22" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 92 'add' 'add_ln203_12' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i11 %add_ln203_12 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 93 'zext' 'zext_ln203_23' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%img_channel_0_data_2 = getelementptr [768 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 94 'getelementptr' 'img_channel_0_data_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%img_channel_0_keep_2 = getelementptr [768 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 95 'getelementptr' 'img_channel_0_keep_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%img_channel_0_user_2 = getelementptr [768 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 96 'getelementptr' 'img_channel_0_user_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%img_channel_0_last_2 = getelementptr [768 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 97 'getelementptr' 'img_channel_0_last_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_1 = getelementptr [768 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 98 'getelementptr' 'img_channel_0_id_V_1' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%img_channel_0_dest_2 = getelementptr [768 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_23" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 99 'getelementptr' 'img_channel_0_dest_2' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (3.63ns)   --->   "%empty_52 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 100 'read' 'empty_52' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 1" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 101 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_keep_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 2" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 102 'extractvalue' 'tmp_keep_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 3" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 103 'extractvalue' 'tmp_user_V_3' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 4" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 104 'extractvalue' 'tmp_last_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_id_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 5" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 105 'extractvalue' 'tmp_id_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_dest_V_4 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_52, 6" [FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 106 'extractvalue' 'tmp_dest_V_4' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_4, i12* %img_channel_0_data_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 107 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 108 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_4, i4* %img_channel_0_keep_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 108 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 109 [1/1] (2.56ns)   --->   "store i1 %tmp_user_V_3, i1* %img_channel_0_user_2, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 109 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 110 [1/1] (2.56ns)   --->   "store i1 %tmp_last_V_4, i1* %img_channel_0_last_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 110 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 111 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V_4, i1* %img_channel_0_id_V_1, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 111 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 112 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V_4, i1* %img_channel_0_dest_2, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:989]   --->   Operation 112 'store' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:987]   --->   Operation 113 'br' <Predicate = (!icmp_ln965 & !icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br label %.loopexit352"   --->   Operation 114 'br' <Predicate = (!icmp_ln965 & icmp_ln987)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element, %0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 115 'phi' 'index_input_element1' <Predicate = (icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln968 = icmp eq i7 %index_input_element1, -64" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 116 'icmp' 'icmp_ln968' <Predicate = (icmp_ln965)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 117 'speclooptripcount' <Predicate = (icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 118 'add' 'index_input_element' <Predicate = (icmp_ln965)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln968, label %.loopexit352.loopexit340, label %0" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 119 'br' <Predicate = (icmp_ln965)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln203_20 = zext i7 %index_input_element1 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 120 'zext' 'zext_ln203_20' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln203_11 = add i11 %zext_ln965, %zext_ln203_20" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 121 'add' 'add_ln203_11' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln203_21 = zext i11 %add_ln203_11 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 122 'zext' 'zext_ln203_21' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%img_channel_0_data_1 = getelementptr [768 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 123 'getelementptr' 'img_channel_0_data_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%img_channel_0_keep_1 = getelementptr [768 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 124 'getelementptr' 'img_channel_0_keep_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%img_channel_0_user_1 = getelementptr [768 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 125 'getelementptr' 'img_channel_0_user_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%img_channel_0_last_1 = getelementptr [768 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 126 'getelementptr' 'img_channel_0_last_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_s = getelementptr [768 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 127 'getelementptr' 'img_channel_0_id_V_s' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%img_channel_0_dest_1 = getelementptr [768 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_21" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 128 'getelementptr' 'img_channel_0_dest_1' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 129 'read' 'empty' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 130 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 131 'extractvalue' 'tmp_keep_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 132 'extractvalue' 'tmp_user_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 133 'extractvalue' 'tmp_last_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 134 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 135 'extractvalue' 'tmp_dest_V' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %img_channel_0_data_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 136 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 137 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %img_channel_0_keep_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 137 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 138 [1/1] (2.56ns)   --->   "store i1 %tmp_user_V, i1* %img_channel_0_user_1, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 138 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 139 [1/1] (2.56ns)   --->   "store i1 %tmp_last_V, i1* %img_channel_0_last_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 139 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 140 [1/1] (2.56ns)   --->   "store i1 %tmp_id_V, i1* %img_channel_0_id_V_s, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 140 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 141 [1/1] (2.56ns)   --->   "store i1 %tmp_dest_V, i1* %img_channel_0_dest_1, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:970]   --->   Operation 141 'store' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:968]   --->   Operation 142 'br' <Predicate = (icmp_ln965 & !icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br label %.loopexit352"   --->   Operation 143 'br' <Predicate = (icmp_ln965 & icmp_ln968)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br label %.preheader365" [FSRCNN_V1/FSRCNN.cpp:950]   --->   Operation 144 'br' <Predicate = (icmp_ln965 & icmp_ln968) | (!icmp_ln965 & icmp_ln987)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.82>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i6 [ %current_filter, %.preheader350.loopexit ], [ 0, %.preheader350.preheader ]"   --->   Operation 145 'phi' 'current_filter_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.42ns)   --->   "%icmp_ln1022 = icmp eq i6 %current_filter_0, -8" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 146 'icmp' 'icmp_ln1022' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 147 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.82ns)   --->   "%current_filter = add i6 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 148 'add' 'current_filter' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1022, label %.preheader368.loopexit, label %.preheader349.preheader" [FSRCNN_V1/FSRCNN.cpp:1022]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln1028 = zext i6 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 150 'zext' 'zext_ln1028' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i6 %current_filter_0 to i11" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 151 'zext' 'zext_ln162' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 152 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1024 = zext i12 %tmp_41 to i13" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 153 'zext' 'zext_ln1024' <Predicate = (!icmp_ln1022)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (1.76ns)   --->   "br label %.preheader349" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 154 'br' <Predicate = (!icmp_ln1022)> <Delay = 1.76>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 155 'br' <Predicate = (icmp_ln1022)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.01>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%current_input_channe_4 = phi i4 [ 0, %.preheader349.preheader ], [ %current_input_channe_3, %.preheader349.loopexit ]"   --->   Operation 156 'phi' 'current_input_channe_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (1.30ns)   --->   "%icmp_ln1024 = icmp eq i4 %current_input_channe_4, -4" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 157 'icmp' 'icmp_ln1024' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.73ns)   --->   "%current_input_channe_3 = add i4 %current_input_channe_4, 1" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 159 'add' 'current_input_channe_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1024, label %.preheader.preheader, label %hls_label_29_begin" [FSRCNN_V1/FSRCNN.cpp:1024]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe_4, i6 0)" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 161 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln203_24 = zext i10 %tmp_42 to i11" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 162 'zext' 'zext_ln203_24' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_43 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_4, i3 0)" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 163 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln203_25 = zext i7 %tmp_43 to i11" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 164 'zext' 'zext_ln203_25' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %zext_ln203_24, %zext_ln203_25" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 165 'sub' 'sub_ln203' <Predicate = (!icmp_ln1024)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 166 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_13 = add i11 %sub_ln203, %zext_ln162" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 166 'add' 'add_ln203_13' <Predicate = (!icmp_ln1024)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_13 to i64" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 167 'sext' 'sext_ln203' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%weights_layer7_V_0_a = getelementptr [672 x i5]* @weights_layer7_V_0, i64 0, i64 %sext_ln203" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 168 'getelementptr' 'weights_layer7_V_0_a' <Predicate = (!icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 169 [2/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i5* %weights_layer7_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 169 'load' 'subfilter_layer_0_V' <Predicate = (!icmp_ln1024)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%biases_layer7_V_addr = getelementptr [56 x i3]* @biases_layer7_V, i64 0, i64 %zext_ln1028" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 170 'getelementptr' 'biases_layer7_V_addr' <Predicate = (icmp_ln1024)> <Delay = 0.00>
ST_8 : Operation 171 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i3* %biases_layer7_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 171 'load' 'p_Val2_1' <Predicate = (icmp_ln1024)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 172 [1/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i5* %weights_layer7_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:1028]   --->   Operation 172 'load' 'subfilter_layer_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str47)" [FSRCNN_V1/FSRCNN.cpp:1031]   --->   Operation 173 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (1.76ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 174 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 7> <Delay = 4.98>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%index_input_element2_1 = phi i7 [ 0, %hls_label_29_begin ], [ %add_ln1033, %4 ]" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 175 'phi' 'index_input_element2_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.48ns)   --->   "%icmp_ln1033 = icmp eq i7 %index_input_element2_1, -64" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 176 'icmp' 'icmp_ln1033' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 177 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (1.87ns)   --->   "%add_ln1033 = add i7 %index_input_element2_1, 1" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 178 'add' 'add_ln1033' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1033, label %hls_label_29_end, label %4" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i7 %index_input_element2_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 180 'zext' 'zext_ln203_26' <Predicate = (!icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (1.73ns)   --->   "%add_ln203_14 = add i11 %zext_ln203_24, %zext_ln203_26" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 181 'add' 'add_ln203_14' <Predicate = (!icmp_ln1033)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i11 %add_ln203_14 to i64" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 182 'zext' 'zext_ln203_27' <Predicate = (!icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%img_channel_0_data_3 = getelementptr [768 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_27" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 183 'getelementptr' 'img_channel_0_data_3' <Predicate = (!icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 184 [2/2] (3.25ns)   --->   "%img_channel_0_data_4 = load i12* %img_channel_0_data_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 184 'load' 'img_channel_0_data_4' <Predicate = (!icmp_ln1033)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str47, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:1037]   --->   Operation 185 'specregionend' 'empty_53' <Predicate = (icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i5 %subfilter_layer_0_V to i16" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 186 'sext' 'sext_ln46' <Predicate = (icmp_ln1033)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 187 'br' <Predicate = (icmp_ln1033)> <Delay = 1.76>

State 11 <SV = 8> <Delay = 6.50>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1035 = zext i7 %index_input_element2_1 to i64" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 188 'zext' 'zext_ln1035' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_3 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln1035" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 189 'getelementptr' 'channel_from_prev_ou_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/2] (3.25ns)   --->   "%img_channel_0_data_4 = load i12* %img_channel_0_data_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 190 'load' 'img_channel_0_data_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_11 : Operation 191 [1/1] (3.25ns)   --->   "store i12 %img_channel_0_data_4, i12* %channel_from_prev_ou_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1035]   --->   Operation 191 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:1033]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 3.25>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%index_0_i = phi i7 [ 0, %hls_label_29_end ], [ %index, %hls_label_0 ]"   --->   Operation 193 'phi' 'index_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (1.48ns)   --->   "%icmp_ln46 = icmp eq i7 %index_0_i, -64" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 194 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 195 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (1.87ns)   --->   "%index = add i7 %index_0_i, 1" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 196 'add' 'index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %CORRELATE.exit.preheader, label %hls_label_0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i7 %index_0_i to i64" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 198 'zext' 'zext_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_1 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 199 'getelementptr' 'channel_from_prev_ou_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_12 : Operation 200 [2/2] (3.25ns)   --->   "%channel_from_prev_ou_2 = load i12* %channel_from_prev_ou_1, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 200 'load' 'channel_from_prev_ou_2' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_12 : Operation 201 [1/1] (1.76ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 201 'br' <Predicate = (icmp_ln46)> <Delay = 1.76>

State 13 <SV = 9> <Delay = 3.25>
ST_13 : Operation 202 [1/2] (3.25ns)   --->   "%channel_from_prev_ou_2 = load i12* %channel_from_prev_ou_1, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 202 'load' 'channel_from_prev_ou_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>

State 14 <SV = 10> <Delay = 7.94>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %channel_from_prev_ou_2 to i16" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 203 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (5.62ns)   --->   "%r_V = mul i16 %sext_ln1118, %sext_ln46" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 204 'mul' 'r_V' <Predicate = true> <Delay = 5.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%sum_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %r_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 205 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_1 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 206 'getelementptr' 'correlate_img_V_assi_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (2.32ns)   --->   "store i12 %sum_V, i12* %correlate_img_V_assi_1, align 2" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 207 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:1038]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 4.80>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%index_input_element2_2 = phi i7 [ %index_input_element_7, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ], [ 0, %CORRELATE.exit.preheader ]"   --->   Operation 209 'phi' 'index_input_element2_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (1.48ns)   --->   "%icmp_ln1039 = icmp eq i7 %index_input_element2_2, -64" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 210 'icmp' 'icmp_ln1039' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 211 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (1.87ns)   --->   "%index_input_element_7 = add i7 %index_input_element2_2, 1" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 212 'add' 'index_input_element_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1039, label %.preheader349.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1041 = zext i7 %index_input_element2_2 to i64" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 214 'zext' 'zext_ln1041' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %index_input_element2_2 to i13" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 215 'zext' 'zext_ln1265' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (1.54ns)   --->   "%add_ln1265 = add i13 %zext_ln1024, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 216 'add' 'add_ln1265' <Predicate = (!icmp_ln1039)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1265_4 = zext i13 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 217 'zext' 'zext_ln1265_4' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_1 = getelementptr [3584 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_4" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 218 'getelementptr' 'out_layer_data_V_add_1' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 219 [2/2] (3.25ns)   --->   "%p_Val2_4 = load i12* %out_layer_data_V_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 219 'load' 'p_Val2_4' <Predicate = (!icmp_ln1039)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_2 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln1041" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 220 'getelementptr' 'correlate_img_V_assi_2' <Predicate = (!icmp_ln1039)> <Delay = 0.00>
ST_15 : Operation 221 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i12* %correlate_img_V_assi_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 221 'load' 'p_Val2_5' <Predicate = (!icmp_ln1039)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "br label %.preheader349"   --->   Operation 222 'br' <Predicate = (icmp_ln1039)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 8.05>
ST_16 : Operation 223 [1/2] (3.25ns)   --->   "%p_Val2_4 = load i12* %out_layer_data_V_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 223 'load' 'p_Val2_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_16 : Operation 224 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i12* %correlate_img_V_assi_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 224 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_16 : Operation 225 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_5, %p_Val2_4" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 225 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 226 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_data_V_add_1, align 2" [FSRCNN_V1/FSRCNN.cpp:1041]   --->   Operation 226 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:1039]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 3.25>
ST_17 : Operation 228 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i3* %biases_layer7_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 228 'load' 'p_Val2_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 56> <ROM>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i3 %p_Val2_1 to i12" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 229 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i3 %p_Val2_1 to i11" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 230 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 231 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 7> <Delay = 4.80>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%index_input_element2_3 = phi i7 [ %index_input_element_6, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 232 'phi' 'index_input_element2_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (1.48ns)   --->   "%icmp_ln1044 = icmp eq i7 %index_input_element2_3, -64" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 233 'icmp' 'icmp_ln1044' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 234 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (1.87ns)   --->   "%index_input_element_6 = add i7 %index_input_element2_3, 1" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 235 'add' 'index_input_element_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1044, label %.preheader350.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i7 %index_input_element2_3 to i13" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 237 'zext' 'zext_ln321' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.54ns)   --->   "%add_ln162 = add i13 %zext_ln1024, %zext_ln321" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 238 'add' 'add_ln162' <Predicate = (!icmp_ln1044)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i13 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 239 'zext' 'zext_ln162_1' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [3584 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_1" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 240 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_2 = getelementptr [3584 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_1" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 241 'getelementptr' 'out_layer_data_V_add_2' <Predicate = (!icmp_ln1044)> <Delay = 0.00>
ST_18 : Operation 242 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 242 'load' 'p_Val2_s' <Predicate = (!icmp_ln1044)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_18 : Operation 243 [2/2] (3.25ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 243 'load' 'tmp_valid_V' <Predicate = (!icmp_ln1044)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader350"   --->   Operation 244 'br' <Predicate = (icmp_ln1044)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 7.48>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln1046 = zext i7 %index_input_element2_3 to i64" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 245 'zext' 'zext_ln1046' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%img_channel_0_keep_3 = getelementptr [768 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 246 'getelementptr' 'img_channel_0_keep_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%img_channel_0_user_3 = getelementptr [768 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1049]   --->   Operation 247 'getelementptr' 'img_channel_0_user_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%img_channel_0_last_3 = getelementptr [768 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1050]   --->   Operation 248 'getelementptr' 'img_channel_0_last_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_2 = getelementptr [768 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1051]   --->   Operation 249 'getelementptr' 'img_channel_0_id_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%img_channel_0_dest_3 = getelementptr [768 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln1046" [FSRCNN_V1/FSRCNN.cpp:1052]   --->   Operation 250 'getelementptr' 'img_channel_0_dest_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 251 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 252 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %sext_ln1265, %p_Val2_s" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 253 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 254 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sext_ln703, %trunc_ln703" [FSRCNN_V1/FSRCNN.cpp:1046]   --->   Operation 254 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 255 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.69ns)   --->   "%p_Val2_6 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 256 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 257 [2/2] (3.25ns)   --->   "%tmp_keep_V_5 = load i4* %img_channel_0_keep_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 257 'load' 'tmp_keep_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_19 : Operation 258 [2/2] (2.56ns)   --->   "%tmp_user_V_4 = load i1* %img_channel_0_user_3, align 1" [FSRCNN_V1/FSRCNN.cpp:1049]   --->   Operation 258 'load' 'tmp_user_V_4' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_19 : Operation 259 [2/2] (2.56ns)   --->   "%tmp_last_V_5 = load i1* %img_channel_0_last_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1050]   --->   Operation 259 'load' 'tmp_last_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_19 : Operation 260 [2/2] (2.56ns)   --->   "%tmp_id_V_5 = load i1* %img_channel_0_id_V_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1051]   --->   Operation 260 'load' 'tmp_id_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_19 : Operation 261 [2/2] (2.56ns)   --->   "%tmp_dest_V_5 = load i1* %img_channel_0_dest_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1052]   --->   Operation 261 'load' 'tmp_dest_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_19 : Operation 262 [1/2] (3.25ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 262 'load' 'tmp_valid_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>

State 20 <SV = 9> <Delay = 6.88>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = zext i11 %p_Val2_6 to i12" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 263 'zext' 'tmp_data_V_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_6, i12* %out_layer_data_V_add_2, align 2" [FSRCNN_V1/FSRCNN.cpp:1047]   --->   Operation 264 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_20 : Operation 265 [1/2] (3.25ns)   --->   "%tmp_keep_V_5 = load i4* %img_channel_0_keep_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1048]   --->   Operation 265 'load' 'tmp_keep_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_20 : Operation 266 [1/2] (2.56ns)   --->   "%tmp_user_V_4 = load i1* %img_channel_0_user_3, align 1" [FSRCNN_V1/FSRCNN.cpp:1049]   --->   Operation 266 'load' 'tmp_user_V_4' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_20 : Operation 267 [1/2] (2.56ns)   --->   "%tmp_last_V_5 = load i1* %img_channel_0_last_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1050]   --->   Operation 267 'load' 'tmp_last_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_20 : Operation 268 [1/2] (2.56ns)   --->   "%tmp_id_V_5 = load i1* %img_channel_0_id_V_2, align 1" [FSRCNN_V1/FSRCNN.cpp:1051]   --->   Operation 268 'load' 'tmp_id_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_20 : Operation 269 [1/2] (2.56ns)   --->   "%tmp_dest_V_5 = load i1* %img_channel_0_dest_3, align 2" [FSRCNN_V1/FSRCNN.cpp:1052]   --->   Operation 269 'load' 'tmp_dest_V_5' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 3584> <RAM>
ST_20 : Operation 270 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr7_out_V_valid_V, i12* %corr7_out_V_data_V, i4* %corr7_out_V_keep_V, i1* %corr7_out_V_user_V, i1* %corr7_out_V_last_V, i1* %corr7_out_V_id_V, i1* %corr7_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V_6, i4 %tmp_keep_V_5, i1 %tmp_user_V_4, i1 %tmp_last_V_5, i1 %tmp_id_V_5, i1 %tmp_dest_V_5)" [FSRCNN_V1/FSRCNN.cpp:1054]   --->   Operation 270 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_20 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:1044]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ corr6_out_V_valid_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr6_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr6_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr6_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr6_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr6_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr6_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_valid_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ corr7_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_layer7_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ biases_layer7_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000]
correlate_img_V_assi   (alloca           ) [ 001111111111111111111]
img_channel_0_data_s   (alloca           ) [ 001111111111111111111]
img_channel_0_keep_s   (alloca           ) [ 001111111111111111111]
img_channel_0_user_s   (alloca           ) [ 001111111111111111111]
img_channel_0_last_s   (alloca           ) [ 001111111111111111111]
img_channel_0_id_V     (alloca           ) [ 001111111111111111111]
img_channel_0_dest_s   (alloca           ) [ 001111111111111111111]
channel_from_prev_ou   (alloca           ) [ 001111111111111111111]
out_layer_valid_V      (alloca           ) [ 001111111111111111111]
out_layer_data_V       (alloca           ) [ 001111111111111111111]
br_ln942               (br               ) [ 011111111111111111111]
row_idx_0              (phi              ) [ 001110000000000000000]
icmp_ln942             (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
row_idx                (add              ) [ 011111111111111111111]
br_ln942               (br               ) [ 000000000000000000000]
br_ln945               (br               ) [ 001111111111111111111]
ret_ln1059             (ret              ) [ 000000000000000000000]
i_0                    (phi              ) [ 000100000000000000000]
icmp_ln945             (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
i                      (add              ) [ 001111111111111111111]
br_ln945               (br               ) [ 000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 000000000000000000000]
zext_ln946             (zext             ) [ 000010000000000000000]
br_ln946               (br               ) [ 001111111111111111111]
icmp_ln965             (icmp             ) [ 000001100000000000000]
br_ln950               (br               ) [ 001111111111111111111]
j_0                    (phi              ) [ 000010000000000000000]
icmp_ln946             (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
j                      (add              ) [ 001111111111111111111]
br_ln946               (br               ) [ 000000000000000000000]
zext_ln203             (zext             ) [ 000000000000000000000]
add_ln203_10           (add              ) [ 000000000000000000000]
zext_ln203_19          (zext             ) [ 000000000000000000000]
out_layer_data_V_add   (getelementptr    ) [ 000000000000000000000]
store_ln947            (store            ) [ 000000000000000000000]
br_ln946               (br               ) [ 001111111111111111111]
br_ln0                 (br               ) [ 001111111111111111111]
current_input_channe   (phi              ) [ 000001000000000000000]
icmp_ln950             (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
current_input_channe_2 (add              ) [ 001111111111111111111]
br_ln950               (br               ) [ 000000000000000000000]
tmp_40                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln965             (zext             ) [ 000000100000000000000]
br_ln965               (br               ) [ 000000000000000000000]
br_ln987               (br               ) [ 001111111111111111111]
br_ln968               (br               ) [ 001111111111111111111]
br_ln1022              (br               ) [ 001111111111111111111]
index_input_element2   (phi              ) [ 000000100000000000000]
icmp_ln987             (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
index_input_element_5  (add              ) [ 001111111111111111111]
br_ln987               (br               ) [ 000000000000000000000]
zext_ln203_22          (zext             ) [ 000000000000000000000]
add_ln203_12           (add              ) [ 000000000000000000000]
zext_ln203_23          (zext             ) [ 000000000000000000000]
img_channel_0_data_2   (getelementptr    ) [ 000000000000000000000]
img_channel_0_keep_2   (getelementptr    ) [ 000000000000000000000]
img_channel_0_user_2   (getelementptr    ) [ 000000000000000000000]
img_channel_0_last_2   (getelementptr    ) [ 000000000000000000000]
img_channel_0_id_V_1   (getelementptr    ) [ 000000000000000000000]
img_channel_0_dest_2   (getelementptr    ) [ 000000000000000000000]
empty_52               (read             ) [ 000000000000000000000]
tmp_data_V_4           (extractvalue     ) [ 000000000000000000000]
tmp_keep_V_4           (extractvalue     ) [ 000000000000000000000]
tmp_user_V_3           (extractvalue     ) [ 000000000000000000000]
tmp_last_V_4           (extractvalue     ) [ 000000000000000000000]
tmp_id_V_4             (extractvalue     ) [ 000000000000000000000]
tmp_dest_V_4           (extractvalue     ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
br_ln987               (br               ) [ 001111111111111111111]
br_ln0                 (br               ) [ 000000000000000000000]
index_input_element1   (phi              ) [ 000000100000000000000]
icmp_ln968             (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
index_input_element    (add              ) [ 001111111111111111111]
br_ln968               (br               ) [ 000000000000000000000]
zext_ln203_20          (zext             ) [ 000000000000000000000]
add_ln203_11           (add              ) [ 000000000000000000000]
zext_ln203_21          (zext             ) [ 000000000000000000000]
img_channel_0_data_1   (getelementptr    ) [ 000000000000000000000]
img_channel_0_keep_1   (getelementptr    ) [ 000000000000000000000]
img_channel_0_user_1   (getelementptr    ) [ 000000000000000000000]
img_channel_0_last_1   (getelementptr    ) [ 000000000000000000000]
img_channel_0_id_V_s   (getelementptr    ) [ 000000000000000000000]
img_channel_0_dest_1   (getelementptr    ) [ 000000000000000000000]
empty                  (read             ) [ 000000000000000000000]
tmp_data_V             (extractvalue     ) [ 000000000000000000000]
tmp_keep_V             (extractvalue     ) [ 000000000000000000000]
tmp_user_V             (extractvalue     ) [ 000000000000000000000]
tmp_last_V             (extractvalue     ) [ 000000000000000000000]
tmp_id_V               (extractvalue     ) [ 000000000000000000000]
tmp_dest_V             (extractvalue     ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
store_ln199            (store            ) [ 000000000000000000000]
br_ln968               (br               ) [ 001111111111111111111]
br_ln0                 (br               ) [ 000000000000000000000]
br_ln950               (br               ) [ 001111111111111111111]
current_filter_0       (phi              ) [ 000000010000000000000]
icmp_ln1022            (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
current_filter         (add              ) [ 001111111111111111111]
br_ln1022              (br               ) [ 000000000000000000000]
zext_ln1028            (zext             ) [ 000000001111111110000]
zext_ln162             (zext             ) [ 000000001111111110000]
tmp_41                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln1024            (zext             ) [ 000000001111111111111]
br_ln1024              (br               ) [ 001111111111111111111]
br_ln0                 (br               ) [ 011111111111111111111]
current_input_channe_4 (phi              ) [ 000000001000000000000]
icmp_ln1024            (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
current_input_channe_3 (add              ) [ 001111111111111111111]
br_ln1024              (br               ) [ 000000000000000000000]
tmp_42                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln203_24          (zext             ) [ 000000000111000000000]
tmp_43                 (bitconcatenate   ) [ 000000000000000000000]
zext_ln203_25          (zext             ) [ 000000000000000000000]
sub_ln203              (sub              ) [ 000000000000000000000]
add_ln203_13           (add              ) [ 000000000000000000000]
sext_ln203             (sext             ) [ 000000000000000000000]
weights_layer7_V_0_a   (getelementptr    ) [ 000000000100000000000]
biases_layer7_V_addr   (getelementptr    ) [ 000000000000000001000]
subfilter_layer_0_V    (load             ) [ 000000000011000000000]
tmp                    (specregionbegin  ) [ 000000000011000000000]
br_ln1033              (br               ) [ 001111111111111111111]
index_input_element2_1 (phi              ) [ 000000000011000000000]
icmp_ln1033            (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
add_ln1033             (add              ) [ 001111111111111111111]
br_ln1033              (br               ) [ 000000000000000000000]
zext_ln203_26          (zext             ) [ 000000000000000000000]
add_ln203_14           (add              ) [ 000000000000000000000]
zext_ln203_27          (zext             ) [ 000000000000000000000]
img_channel_0_data_3   (getelementptr    ) [ 000000000001000000000]
empty_53               (specregionend    ) [ 000000000000000000000]
sext_ln46              (sext             ) [ 000000000000111000000]
br_ln46                (br               ) [ 001111111111111111111]
zext_ln1035            (zext             ) [ 000000000000000000000]
channel_from_prev_ou_3 (getelementptr    ) [ 000000000000000000000]
img_channel_0_data_4   (load             ) [ 000000000000000000000]
store_ln1035           (store            ) [ 000000000000000000000]
br_ln1033              (br               ) [ 001111111111111111111]
index_0_i              (phi              ) [ 000000000000100000000]
icmp_ln46              (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
index                  (add              ) [ 001111111111111111111]
br_ln46                (br               ) [ 000000000000000000000]
zext_ln62              (zext             ) [ 000000000000011000000]
channel_from_prev_ou_1 (getelementptr    ) [ 000000000000010000000]
br_ln1039              (br               ) [ 001111111111111111111]
channel_from_prev_ou_2 (load             ) [ 000000000000001000000]
sext_ln1118            (sext             ) [ 000000000000000000000]
r_V                    (mul              ) [ 000000000000000000000]
sum_V                  (partselect       ) [ 000000000000000000000]
correlate_img_V_assi_1 (getelementptr    ) [ 000000000000000000000]
store_ln68             (store            ) [ 000000000000000000000]
br_ln46                (br               ) [ 001111111111111111111]
index_input_element2_2 (phi              ) [ 000000000000000100000]
icmp_ln1039            (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
index_input_element_7  (add              ) [ 001111111111111111111]
br_ln1039              (br               ) [ 000000000000000000000]
zext_ln1041            (zext             ) [ 000000000000000000000]
zext_ln1265            (zext             ) [ 000000000000000000000]
add_ln1265             (add              ) [ 000000000000000000000]
zext_ln1265_4          (zext             ) [ 000000000000000000000]
out_layer_data_V_add_1 (getelementptr    ) [ 000000000000000010000]
correlate_img_V_assi_2 (getelementptr    ) [ 000000000000000010000]
br_ln0                 (br               ) [ 001111111111111111111]
p_Val2_4               (load             ) [ 000000000000000000000]
p_Val2_5               (load             ) [ 000000000000000000000]
add_ln703              (add              ) [ 000000000000000000000]
store_ln1041           (store            ) [ 000000000000000000000]
br_ln1039              (br               ) [ 001111111111111111111]
p_Val2_1               (load             ) [ 000000000000000000000]
sext_ln1265            (sext             ) [ 000000000000000000111]
sext_ln703             (sext             ) [ 000000000000000000111]
br_ln1044              (br               ) [ 001111111111111111111]
index_input_element2_3 (phi              ) [ 000000000000000000110]
icmp_ln1044            (icmp             ) [ 001111111111111111111]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000]
index_input_element_6  (add              ) [ 001111111111111111111]
br_ln1044              (br               ) [ 000000000000000000000]
zext_ln321             (zext             ) [ 000000000000000000000]
add_ln162              (add              ) [ 000000000000000000000]
zext_ln162_1           (zext             ) [ 000000000000000000000]
out_layer_valid_V_ad   (getelementptr    ) [ 000000000000000000010]
out_layer_data_V_add_2 (getelementptr    ) [ 000000000000000000011]
br_ln0                 (br               ) [ 001111111111111111111]
zext_ln1046            (zext             ) [ 000000000000000000000]
img_channel_0_keep_3   (getelementptr    ) [ 000000000000000000001]
img_channel_0_user_3   (getelementptr    ) [ 000000000000000000001]
img_channel_0_last_3   (getelementptr    ) [ 000000000000000000001]
img_channel_0_id_V_2   (getelementptr    ) [ 000000000000000000001]
img_channel_0_dest_3   (getelementptr    ) [ 000000000000000000001]
p_Val2_s               (load             ) [ 000000000000000000000]
trunc_ln703            (trunc            ) [ 000000000000000000000]
aux_sum_V              (add              ) [ 000000000000000000000]
add_ln203              (add              ) [ 000000000000000000000]
icmp_ln1494            (icmp             ) [ 000000000000000000000]
p_Val2_6               (select           ) [ 000000000000000000001]
tmp_valid_V            (load             ) [ 000000000000000000001]
tmp_data_V_6           (zext             ) [ 000000000000000000000]
store_ln1047           (store            ) [ 000000000000000000000]
tmp_keep_V_5           (load             ) [ 000000000000000000000]
tmp_user_V_4           (load             ) [ 000000000000000000000]
tmp_last_V_5           (load             ) [ 000000000000000000000]
tmp_id_V_5             (load             ) [ 000000000000000000000]
tmp_dest_V_5           (load             ) [ 000000000000000000000]
write_ln1054           (write            ) [ 000000000000000000000]
br_ln1044              (br               ) [ 001111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="corr6_out_V_valid_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_valid_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="corr6_out_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="corr6_out_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="corr6_out_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="corr6_out_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="corr6_out_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="corr6_out_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr6_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="corr7_out_V_valid_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_valid_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="corr7_out_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="corr7_out_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="corr7_out_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="corr7_out_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="corr7_out_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="corr7_out_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr7_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_layer7_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_layer7_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="biases_layer7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_layer7_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str559"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str560"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str561"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str562"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str563"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str564"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str552"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str553"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str554"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str555"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str556"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str557"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str545"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str546"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str547"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str548"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str549"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str550"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str538"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str539"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str540"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str541"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str542"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str543"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str531"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str532"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str533"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str534"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str535"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str536"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str524"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str525"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str526"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str527"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str528"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str529"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str517"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str519"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str520"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str521"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str522"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str510"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str513"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str514"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str515"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str503"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str504"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str505"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str506"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str507"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str508"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str496"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str497"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str498"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str499"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str500"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str501"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str489"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str490"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str491"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str492"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str493"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str494"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str482"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str483"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str484"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str485"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str486"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str487"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str475"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str476"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str477"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str478"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str479"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str480"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str468"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str469"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str470"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str471"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str472"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str473"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="268" class="1004" name="correlate_img_V_assi_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="correlate_img_V_assi/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="img_channel_0_data_s_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_data_s/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="img_channel_0_keep_s_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_keep_s/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="img_channel_0_user_s_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_user_s/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="img_channel_0_last_s_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_last_s/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="img_channel_0_id_V_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_id_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="img_channel_0_dest_s_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_channel_0_dest_s/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="channel_from_prev_ou_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="channel_from_prev_ou/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="out_layer_valid_V_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_layer_valid_V/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="out_layer_data_V_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_layer_data_V/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="21" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="12" slack="0"/>
<pin id="312" dir="0" index="3" bw="4" slack="0"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="0" index="5" bw="1" slack="0"/>
<pin id="315" dir="0" index="6" bw="1" slack="0"/>
<pin id="316" dir="0" index="7" bw="1" slack="0"/>
<pin id="317" dir="1" index="8" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_52/6 empty/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="write_ln1054_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="12" slack="0"/>
<pin id="330" dir="0" index="3" bw="4" slack="0"/>
<pin id="331" dir="0" index="4" bw="1" slack="0"/>
<pin id="332" dir="0" index="5" bw="1" slack="0"/>
<pin id="333" dir="0" index="6" bw="1" slack="0"/>
<pin id="334" dir="0" index="7" bw="1" slack="0"/>
<pin id="335" dir="0" index="8" bw="1" slack="1"/>
<pin id="336" dir="0" index="9" bw="11" slack="0"/>
<pin id="337" dir="0" index="10" bw="4" slack="0"/>
<pin id="338" dir="0" index="11" bw="1" slack="0"/>
<pin id="339" dir="0" index="12" bw="1" slack="0"/>
<pin id="340" dir="0" index="13" bw="1" slack="0"/>
<pin id="341" dir="0" index="14" bw="1" slack="0"/>
<pin id="342" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1054/20 "/>
</bind>
</comp>

<comp id="351" class="1004" name="out_layer_data_V_add_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="13" slack="0"/>
<pin id="355" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_data_V_add/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="grp_access_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="0" index="1" bw="12" slack="0"/>
<pin id="360" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln947/4 p_Val2_4/15 store_ln1041/16 p_Val2_s/18 store_ln1047/20 "/>
</bind>
</comp>

<comp id="364" class="1004" name="img_channel_0_data_2_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="11" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_data_2/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="img_channel_0_keep_2_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="11" slack="0"/>
<pin id="374" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_keep_2/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="img_channel_0_user_2_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="11" slack="0"/>
<pin id="380" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_user_2/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="img_channel_0_last_2_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="11" slack="0"/>
<pin id="386" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_last_2/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="img_channel_0_id_V_1_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="11" slack="0"/>
<pin id="392" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_id_V_1/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="img_channel_0_dest_2_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="11" slack="0"/>
<pin id="398" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_dest_2/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/6 store_ln199/6 img_channel_0_data_4/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/6 store_ln199/6 tmp_keep_V_5/19 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/6 store_ln199/6 tmp_user_V_4/19 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/6 store_ln199/6 tmp_last_V_5/19 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_access_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/6 store_ln199/6 tmp_id_V_5/19 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/6 store_ln199/6 tmp_dest_V_5/19 "/>
</bind>
</comp>

<comp id="436" class="1004" name="img_channel_0_data_1_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="11" slack="0"/>
<pin id="440" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_data_1/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="img_channel_0_keep_1_gep_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="11" slack="0"/>
<pin id="446" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_keep_1/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="img_channel_0_user_1_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="11" slack="0"/>
<pin id="452" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_user_1/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="img_channel_0_last_1_gep_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="0" index="2" bw="11" slack="0"/>
<pin id="458" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_last_1/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="img_channel_0_id_V_s_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="11" slack="0"/>
<pin id="464" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_id_V_s/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="img_channel_0_dest_1_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="11" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_dest_1/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="weights_layer7_V_0_a_gep_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="11" slack="0"/>
<pin id="482" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_layer7_V_0_a/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="subfilter_layer_0_V/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="biases_layer7_V_addr_gep_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="1"/>
<pin id="495" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biases_layer7_V_addr/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="img_channel_0_data_3_gep_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="11" slack="0"/>
<pin id="508" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_data_3/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="channel_from_prev_ou_3_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="7" slack="0"/>
<pin id="515" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="channel_from_prev_ou_3/11 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="13" slack="0"/>
<pin id="519" dir="0" index="1" bw="12" slack="0"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1035/11 channel_from_prev_ou_2/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="channel_from_prev_ou_1_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="channel_from_prev_ou_1/12 "/>
</bind>
</comp>

<comp id="531" class="1004" name="correlate_img_V_assi_1_gep_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="0" index="2" bw="7" slack="2"/>
<pin id="535" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlate_img_V_assi_1/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="grp_access_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="6" slack="0"/>
<pin id="539" dir="0" index="1" bw="12" slack="0"/>
<pin id="540" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln68/14 p_Val2_5/15 "/>
</bind>
</comp>

<comp id="543" class="1004" name="out_layer_data_V_add_1_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="13" slack="0"/>
<pin id="547" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_data_V_add_1/15 "/>
</bind>
</comp>

<comp id="550" class="1004" name="correlate_img_V_assi_2_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="7" slack="0"/>
<pin id="554" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="correlate_img_V_assi_2/15 "/>
</bind>
</comp>

<comp id="557" class="1004" name="out_layer_valid_V_ad_gep_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="13" slack="0"/>
<pin id="561" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_valid_V_ad/18 "/>
</bind>
</comp>

<comp id="563" class="1004" name="out_layer_data_V_add_2_gep_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="13" slack="0"/>
<pin id="567" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_layer_data_V_add_2/18 "/>
</bind>
</comp>

<comp id="570" class="1004" name="grp_access_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_valid_V/18 "/>
</bind>
</comp>

<comp id="576" class="1004" name="img_channel_0_keep_3_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_keep_3/19 "/>
</bind>
</comp>

<comp id="582" class="1004" name="img_channel_0_user_3_gep_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="0" index="2" bw="7" slack="0"/>
<pin id="586" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_user_3/19 "/>
</bind>
</comp>

<comp id="588" class="1004" name="img_channel_0_last_3_gep_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="7" slack="0"/>
<pin id="592" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_last_3/19 "/>
</bind>
</comp>

<comp id="594" class="1004" name="img_channel_0_id_V_2_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="7" slack="0"/>
<pin id="598" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_id_V_2/19 "/>
</bind>
</comp>

<comp id="600" class="1004" name="img_channel_0_dest_3_gep_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="7" slack="0"/>
<pin id="604" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_channel_0_dest_3/19 "/>
</bind>
</comp>

<comp id="616" class="1005" name="row_idx_0_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="1"/>
<pin id="618" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="row_idx_0 (phireg) "/>
</bind>
</comp>

<comp id="620" class="1004" name="row_idx_0_phi_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="2" bw="7" slack="0"/>
<pin id="624" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_idx_0/2 "/>
</bind>
</comp>

<comp id="628" class="1005" name="i_0_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="i_0_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="0"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="1" slack="1"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="639" class="1005" name="j_0_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="1"/>
<pin id="641" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="643" class="1004" name="j_0_phi_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="646" dir="0" index="2" bw="1" slack="1"/>
<pin id="647" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="648" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="650" class="1005" name="current_input_channe_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="1"/>
<pin id="652" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="current_input_channe (phireg) "/>
</bind>
</comp>

<comp id="654" class="1004" name="current_input_channe_phi_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="1" slack="1"/>
<pin id="658" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="659" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_input_channe/5 "/>
</bind>
</comp>

<comp id="661" class="1005" name="index_input_element2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="1"/>
<pin id="663" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2 (phireg) "/>
</bind>
</comp>

<comp id="665" class="1004" name="index_input_element2_phi_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="0"/>
<pin id="667" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="668" dir="0" index="2" bw="1" slack="1"/>
<pin id="669" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="670" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2/6 "/>
</bind>
</comp>

<comp id="672" class="1005" name="index_input_element1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="1"/>
<pin id="674" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element1 (phireg) "/>
</bind>
</comp>

<comp id="676" class="1004" name="index_input_element1_phi_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="0"/>
<pin id="678" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="679" dir="0" index="2" bw="1" slack="1"/>
<pin id="680" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="681" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element1/6 "/>
</bind>
</comp>

<comp id="683" class="1005" name="current_filter_0_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_filter_0 (phireg) "/>
</bind>
</comp>

<comp id="687" class="1004" name="current_filter_0_phi_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="0"/>
<pin id="689" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="690" dir="0" index="2" bw="1" slack="1"/>
<pin id="691" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="692" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_filter_0/7 "/>
</bind>
</comp>

<comp id="694" class="1005" name="current_input_channe_4_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="4" slack="1"/>
<pin id="696" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="current_input_channe_4 (phireg) "/>
</bind>
</comp>

<comp id="698" class="1004" name="current_input_channe_4_phi_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="4" slack="0"/>
<pin id="702" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="703" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="current_input_channe_4/8 "/>
</bind>
</comp>

<comp id="705" class="1005" name="index_input_element2_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="1"/>
<pin id="707" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2_1 (phireg) "/>
</bind>
</comp>

<comp id="709" class="1004" name="index_input_element2_1_phi_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="712" dir="0" index="2" bw="7" slack="0"/>
<pin id="713" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="714" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2_1/10 "/>
</bind>
</comp>

<comp id="717" class="1005" name="index_0_i_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="1"/>
<pin id="719" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_0_i (phireg) "/>
</bind>
</comp>

<comp id="721" class="1004" name="index_0_i_phi_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="2" bw="7" slack="0"/>
<pin id="725" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_0_i/12 "/>
</bind>
</comp>

<comp id="728" class="1005" name="index_input_element2_2_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="1"/>
<pin id="730" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2_2 (phireg) "/>
</bind>
</comp>

<comp id="732" class="1004" name="index_input_element2_2_phi_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="0"/>
<pin id="734" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="2" bw="1" slack="1"/>
<pin id="736" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2_2/15 "/>
</bind>
</comp>

<comp id="739" class="1005" name="index_input_element2_3_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="1"/>
<pin id="741" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="index_input_element2_3 (phireg) "/>
</bind>
</comp>

<comp id="743" class="1004" name="index_input_element2_3_phi_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="746" dir="0" index="2" bw="1" slack="1"/>
<pin id="747" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="748" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_input_element2_3/18 "/>
</bind>
</comp>

<comp id="751" class="1004" name="grp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="21" slack="0"/>
<pin id="753" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/6 tmp_data_V/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="grp_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="21" slack="0"/>
<pin id="758" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_4/6 tmp_keep_V/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="21" slack="0"/>
<pin id="763" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_3/6 tmp_user_V/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grp_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="21" slack="0"/>
<pin id="768" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_4/6 tmp_last_V/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="21" slack="0"/>
<pin id="773" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_4/6 tmp_id_V/6 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="21" slack="0"/>
<pin id="778" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_4/6 tmp_dest_V/6 "/>
</bind>
</comp>

<comp id="781" class="1004" name="icmp_ln942_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="0"/>
<pin id="783" dir="0" index="1" bw="7" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln942/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="row_idx_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_idx/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="icmp_ln945_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="0" index="1" bw="4" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln945/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="i_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="6" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_s_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="12" slack="0"/>
<pin id="807" dir="0" index="1" bw="6" slack="0"/>
<pin id="808" dir="0" index="2" bw="1" slack="0"/>
<pin id="809" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln946_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="12" slack="0"/>
<pin id="815" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln946/3 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln965_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="7" slack="1"/>
<pin id="819" dir="0" index="1" bw="1" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln965/3 "/>
</bind>
</comp>

<comp id="823" class="1004" name="icmp_ln946_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="0"/>
<pin id="825" dir="0" index="1" bw="7" slack="0"/>
<pin id="826" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln946/4 "/>
</bind>
</comp>

<comp id="829" class="1004" name="j_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln203_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="add_ln203_10_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="1"/>
<pin id="841" dir="0" index="1" bw="7" slack="0"/>
<pin id="842" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_10/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln203_19_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="13" slack="0"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_19/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="icmp_ln950_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="0"/>
<pin id="851" dir="0" index="1" bw="3" slack="0"/>
<pin id="852" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="current_input_channe_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="4" slack="0"/>
<pin id="857" dir="0" index="1" bw="1" slack="0"/>
<pin id="858" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_input_channe_2/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_40_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="10" slack="0"/>
<pin id="863" dir="0" index="1" bw="4" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln965_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="icmp_ln987_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="0"/>
<pin id="875" dir="0" index="1" bw="7" slack="0"/>
<pin id="876" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln987/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="index_input_element_5_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="0" index="1" bw="1" slack="0"/>
<pin id="882" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element_5/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln203_22_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="0"/>
<pin id="887" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_22/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="add_ln203_12_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="1"/>
<pin id="891" dir="0" index="1" bw="7" slack="0"/>
<pin id="892" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_12/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln203_23_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="11" slack="0"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_23/6 "/>
</bind>
</comp>

<comp id="904" class="1004" name="icmp_ln968_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="0"/>
<pin id="906" dir="0" index="1" bw="7" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln968/6 "/>
</bind>
</comp>

<comp id="910" class="1004" name="index_input_element_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element/6 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln203_20_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="0"/>
<pin id="918" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_20/6 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln203_11_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="1"/>
<pin id="922" dir="0" index="1" bw="7" slack="0"/>
<pin id="923" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_11/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="zext_ln203_21_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="11" slack="0"/>
<pin id="927" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_21/6 "/>
</bind>
</comp>

<comp id="935" class="1004" name="icmp_ln1022_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="6" slack="0"/>
<pin id="937" dir="0" index="1" bw="4" slack="0"/>
<pin id="938" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1022/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="current_filter_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="0"/>
<pin id="944" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_filter/7 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln1028_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="0"/>
<pin id="949" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1028/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln162_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="6" slack="0"/>
<pin id="953" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_41_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="0"/>
<pin id="957" dir="0" index="1" bw="6" slack="0"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln1024_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="12" slack="0"/>
<pin id="965" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1024/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="icmp_ln1024_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="4" slack="0"/>
<pin id="969" dir="0" index="1" bw="3" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1024/8 "/>
</bind>
</comp>

<comp id="973" class="1004" name="current_input_channe_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="4" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_input_channe_3/8 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_42_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="0" index="1" bw="4" slack="0"/>
<pin id="982" dir="0" index="2" bw="1" slack="0"/>
<pin id="983" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="zext_ln203_24_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="10" slack="0"/>
<pin id="989" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_24/8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_43_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="7" slack="0"/>
<pin id="993" dir="0" index="1" bw="4" slack="0"/>
<pin id="994" dir="0" index="2" bw="1" slack="0"/>
<pin id="995" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln203_25_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="0"/>
<pin id="1001" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_25/8 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="sub_ln203_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="10" slack="0"/>
<pin id="1005" dir="0" index="1" bw="7" slack="0"/>
<pin id="1006" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/8 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="add_ln203_13_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="11" slack="0"/>
<pin id="1011" dir="0" index="1" bw="6" slack="1"/>
<pin id="1012" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_13/8 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="sext_ln203_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="11" slack="0"/>
<pin id="1016" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/8 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="icmp_ln1033_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="7" slack="0"/>
<pin id="1021" dir="0" index="1" bw="7" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1033/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="add_ln1033_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="0"/>
<pin id="1027" dir="0" index="1" bw="1" slack="0"/>
<pin id="1028" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1033/10 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln203_26_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="0"/>
<pin id="1033" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_26/10 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="add_ln203_14_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="10" slack="2"/>
<pin id="1037" dir="0" index="1" bw="7" slack="0"/>
<pin id="1038" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_14/10 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="zext_ln203_27_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="11" slack="0"/>
<pin id="1042" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_27/10 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln46_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/10 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="zext_ln1035_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="7" slack="1"/>
<pin id="1050" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1035/11 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="icmp_ln46_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="7" slack="0"/>
<pin id="1055" dir="0" index="1" bw="7" slack="0"/>
<pin id="1056" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/12 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="index_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="7" slack="0"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/12 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="zext_ln62_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="7" slack="0"/>
<pin id="1067" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/12 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln1118_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="12" slack="1"/>
<pin id="1072" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/14 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="r_V_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="12" slack="0"/>
<pin id="1075" dir="0" index="1" bw="5" slack="3"/>
<pin id="1076" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/14 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sum_V_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="12" slack="0"/>
<pin id="1080" dir="0" index="1" bw="16" slack="0"/>
<pin id="1081" dir="0" index="2" bw="4" slack="0"/>
<pin id="1082" dir="0" index="3" bw="5" slack="0"/>
<pin id="1083" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/14 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="icmp_ln1039_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="0"/>
<pin id="1091" dir="0" index="1" bw="7" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1039/15 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="index_input_element_7_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="7" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element_7/15 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln1041_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="7" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1041/15 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="zext_ln1265_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="0"/>
<pin id="1108" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/15 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="add_ln1265_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="12" slack="5"/>
<pin id="1112" dir="0" index="1" bw="7" slack="0"/>
<pin id="1113" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/15 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln1265_4_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="13" slack="0"/>
<pin id="1117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_4/15 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="add_ln703_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="12" slack="0"/>
<pin id="1122" dir="0" index="1" bw="12" slack="0"/>
<pin id="1123" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/16 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln1265_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="3" slack="0"/>
<pin id="1129" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/17 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sext_ln703_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="3" slack="0"/>
<pin id="1133" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/17 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="icmp_ln1044_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="7" slack="0"/>
<pin id="1137" dir="0" index="1" bw="7" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1044/18 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="index_input_element_6_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="7" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_input_element_6/18 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="zext_ln321_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="7" slack="0"/>
<pin id="1149" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/18 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="add_ln162_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="12" slack="3"/>
<pin id="1153" dir="0" index="1" bw="7" slack="0"/>
<pin id="1154" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/18 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="zext_ln162_1_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="13" slack="0"/>
<pin id="1158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162_1/18 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln1046_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="7" slack="1"/>
<pin id="1164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1046/19 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="trunc_ln703_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="12" slack="0"/>
<pin id="1173" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/19 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="aux_sum_V_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="3" slack="2"/>
<pin id="1177" dir="0" index="1" bw="12" slack="0"/>
<pin id="1178" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="aux_sum_V/19 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="add_ln203_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="3" slack="2"/>
<pin id="1182" dir="0" index="1" bw="11" slack="0"/>
<pin id="1183" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/19 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="icmp_ln1494_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="12" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/19 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="p_Val2_6_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="11" slack="0"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_6/19 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_data_V_6_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="11" slack="1"/>
<pin id="1201" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_V_6/20 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="row_idx_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="7" slack="0"/>
<pin id="1209" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="row_idx "/>
</bind>
</comp>

<comp id="1215" class="1005" name="i_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="6" slack="0"/>
<pin id="1217" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1220" class="1005" name="zext_ln946_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="13" slack="1"/>
<pin id="1222" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln946 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="icmp_ln965_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln965 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="j_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="7" slack="0"/>
<pin id="1234" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1240" class="1005" name="current_input_channe_2_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="4" slack="0"/>
<pin id="1242" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="current_input_channe_2 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="zext_ln965_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="11" slack="1"/>
<pin id="1247" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln965 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="index_input_element_5_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element_5 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="index_input_element_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="7" slack="0"/>
<pin id="1264" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element "/>
</bind>
</comp>

<comp id="1270" class="1005" name="current_filter_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="6" slack="0"/>
<pin id="1272" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="current_filter "/>
</bind>
</comp>

<comp id="1275" class="1005" name="zext_ln1028_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="64" slack="1"/>
<pin id="1277" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1028 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="zext_ln162_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="11" slack="1"/>
<pin id="1282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln162 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="zext_ln1024_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="13" slack="3"/>
<pin id="1287" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln1024 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="current_input_channe_3_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="4" slack="0"/>
<pin id="1296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="current_input_channe_3 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="zext_ln203_24_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="11" slack="2"/>
<pin id="1301" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_24 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="weights_layer7_V_0_a_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="10" slack="1"/>
<pin id="1306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weights_layer7_V_0_a "/>
</bind>
</comp>

<comp id="1309" class="1005" name="biases_layer7_V_addr_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="6" slack="1"/>
<pin id="1311" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="biases_layer7_V_addr "/>
</bind>
</comp>

<comp id="1314" class="1005" name="subfilter_layer_0_V_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="5" slack="1"/>
<pin id="1316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="subfilter_layer_0_V "/>
</bind>
</comp>

<comp id="1322" class="1005" name="add_ln1033_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="7" slack="0"/>
<pin id="1324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1033 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="img_channel_0_data_3_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="1"/>
<pin id="1329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_data_3 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="sext_ln46_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="3"/>
<pin id="1334" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln46 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="index_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="7" slack="0"/>
<pin id="1342" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="1345" class="1005" name="zext_ln62_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="2"/>
<pin id="1347" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln62 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="channel_from_prev_ou_1_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="13" slack="1"/>
<pin id="1352" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="channel_from_prev_ou_1 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="channel_from_prev_ou_2_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="12" slack="1"/>
<pin id="1357" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="channel_from_prev_ou_2 "/>
</bind>
</comp>

<comp id="1363" class="1005" name="index_input_element_7_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="7" slack="0"/>
<pin id="1365" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element_7 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="out_layer_data_V_add_1_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="12" slack="1"/>
<pin id="1370" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_layer_data_V_add_1 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="correlate_img_V_assi_2_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="6" slack="1"/>
<pin id="1375" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="correlate_img_V_assi_2 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="sext_ln1265_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="12" slack="2"/>
<pin id="1380" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1265 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="sext_ln703_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="11" slack="2"/>
<pin id="1385" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln703 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="index_input_element_6_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="7" slack="0"/>
<pin id="1393" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="index_input_element_6 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="out_layer_valid_V_ad_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="12" slack="1"/>
<pin id="1398" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_layer_valid_V_ad "/>
</bind>
</comp>

<comp id="1401" class="1005" name="out_layer_data_V_add_2_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="12" slack="1"/>
<pin id="1403" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="out_layer_data_V_add_2 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="img_channel_0_keep_3_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="10" slack="1"/>
<pin id="1408" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_keep_3 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="img_channel_0_user_3_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="10" slack="1"/>
<pin id="1413" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_user_3 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="img_channel_0_last_3_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="10" slack="1"/>
<pin id="1418" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_last_3 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="img_channel_0_id_V_2_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="10" slack="1"/>
<pin id="1423" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_id_V_2 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="img_channel_0_dest_3_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="10" slack="1"/>
<pin id="1428" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_channel_0_dest_3 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="p_Val2_6_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="11" slack="1"/>
<pin id="1433" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="tmp_valid_V_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="1" slack="1"/>
<pin id="1438" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_valid_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="271"><net_src comp="210" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="210" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="210" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="210" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="210" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="210" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="210" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="210" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="210" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="210" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="318"><net_src comp="246" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="0" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="2" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="322"><net_src comp="6" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="323"><net_src comp="8" pin="0"/><net_sink comp="308" pin=5"/></net>

<net id="324"><net_src comp="10" pin="0"/><net_sink comp="308" pin=6"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="308" pin=7"/></net>

<net id="343"><net_src comp="266" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="346"><net_src comp="18" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="347"><net_src comp="20" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="348"><net_src comp="22" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="326" pin=6"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="326" pin=7"/></net>

<net id="356"><net_src comp="232" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="234" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="369"><net_src comp="232" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="232" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="232" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="232" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="232" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="232" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="364" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="370" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="376" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="382" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="388" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="394" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="232" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="232" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="232" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="232" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="465"><net_src comp="232" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="232" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="436" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="473"><net_src comp="442" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="474"><net_src comp="448" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="475"><net_src comp="454" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="476"><net_src comp="460" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="232" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="478" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="30" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="232" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="232" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="504" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="516"><net_src comp="232" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="400" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="511" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="529"><net_src comp="232" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="524" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="536"><net_src comp="232" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="232" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="555"><net_src comp="232" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="550" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="562"><net_src comp="232" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="232" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="563" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="575"><net_src comp="557" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="581"><net_src comp="232" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="232" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="232" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="232" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="232" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="406" pin="3"/><net_sink comp="326" pin=10"/></net>

<net id="607"><net_src comp="576" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="608"><net_src comp="412" pin="3"/><net_sink comp="326" pin=11"/></net>

<net id="609"><net_src comp="582" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="610"><net_src comp="418" pin="3"/><net_sink comp="326" pin=12"/></net>

<net id="611"><net_src comp="588" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="612"><net_src comp="424" pin="3"/><net_sink comp="326" pin=13"/></net>

<net id="613"><net_src comp="594" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="614"><net_src comp="430" pin="3"/><net_sink comp="326" pin=14"/></net>

<net id="615"><net_src comp="600" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="619"><net_src comp="212" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="620" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="631"><net_src comp="222" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="642"><net_src comp="212" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="639" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="653"><net_src comp="236" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="664"><net_src comp="212" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="661" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="675"><net_src comp="212" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="682"><net_src comp="672" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="686"><net_src comp="222" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="683" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="697"><net_src comp="236" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="708"><net_src comp="212" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="715"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="709" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="720"><net_src comp="212" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="727"><net_src comp="717" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="212" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="742"><net_src comp="212" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="739" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="750"><net_src comp="743" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="754"><net_src comp="308" pin="8"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="759"><net_src comp="308" pin="8"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="764"><net_src comp="308" pin="8"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="769"><net_src comp="308" pin="8"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="774"><net_src comp="308" pin="8"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="779"><net_src comp="308" pin="8"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="785"><net_src comp="620" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="214" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="620" pin="4"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="220" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="632" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="224" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="632" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="228" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="230" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="632" pin="4"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="222" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="616" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="212" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="643" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="214" pin="0"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="643" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="220" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="643" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="839" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="853"><net_src comp="654" pin="4"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="238" pin="0"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="654" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="242" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="866"><net_src comp="244" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="654" pin="4"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="222" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="665" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="214" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="665" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="220" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="665" pin="4"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="899"><net_src comp="894" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="900"><net_src comp="894" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="901"><net_src comp="894" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="903"><net_src comp="894" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="908"><net_src comp="676" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="214" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="676" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="220" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="676" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="916" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="928"><net_src comp="920" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="931"><net_src comp="925" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="932"><net_src comp="925" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="934"><net_src comp="925" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="939"><net_src comp="687" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="224" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="687" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="228" pin="0"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="687" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="687" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="960"><net_src comp="230" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="687" pin="4"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="222" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="955" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="698" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="238" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="698" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="242" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="984"><net_src comp="244" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="698" pin="4"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="222" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="990"><net_src comp="979" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="996"><net_src comp="248" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="997"><net_src comp="698" pin="4"/><net_sink comp="991" pin=1"/></net>

<net id="998"><net_src comp="250" pin="0"/><net_sink comp="991" pin=2"/></net>

<net id="1002"><net_src comp="991" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="987" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1008"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="1009" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1023"><net_src comp="709" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="214" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1029"><net_src comp="709" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="220" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="709" pin="4"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="1051"><net_src comp="705" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="1057"><net_src comp="721" pin="4"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="214" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1063"><net_src comp="721" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="220" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1068"><net_src comp="721" pin="4"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1077"><net_src comp="1070" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1084"><net_src comp="258" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1085"><net_src comp="1073" pin="2"/><net_sink comp="1078" pin=1"/></net>

<net id="1086"><net_src comp="260" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1087"><net_src comp="262" pin="0"/><net_sink comp="1078" pin=3"/></net>

<net id="1088"><net_src comp="1078" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="1093"><net_src comp="732" pin="4"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="214" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="732" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="220" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="732" pin="4"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1109"><net_src comp="732" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1118"><net_src comp="1110" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1124"><net_src comp="537" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="357" pin="3"/><net_sink comp="1120" pin=1"/></net>

<net id="1126"><net_src comp="1120" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="1130"><net_src comp="498" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="498" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1139"><net_src comp="743" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="214" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1145"><net_src comp="743" pin="4"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="220" pin="0"/><net_sink comp="1141" pin=1"/></net>

<net id="1150"><net_src comp="743" pin="4"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1159"><net_src comp="1151" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1165"><net_src comp="739" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="1169"><net_src comp="1162" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="1170"><net_src comp="1162" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="1174"><net_src comp="357" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1179"><net_src comp="357" pin="3"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="1171" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1189"><net_src comp="1175" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="234" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1196"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1180" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1198"><net_src comp="264" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1202"><net_src comp="1199" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="326" pin=9"/></net>

<net id="1210"><net_src comp="787" pin="2"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="620" pin=2"/></net>

<net id="1218"><net_src comp="799" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1223"><net_src comp="813" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1228"><net_src comp="817" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1235"><net_src comp="829" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1243"><net_src comp="855" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1248"><net_src comp="869" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1257"><net_src comp="879" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1265"><net_src comp="910" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1273"><net_src comp="941" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1278"><net_src comp="947" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1283"><net_src comp="951" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1288"><net_src comp="963" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1297"><net_src comp="973" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="1302"><net_src comp="987" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1307"><net_src comp="478" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="1312"><net_src comp="491" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1317"><net_src comp="485" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1325"><net_src comp="1025" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="1330"><net_src comp="504" pin="3"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1335"><net_src comp="1045" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1343"><net_src comp="1059" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="1348"><net_src comp="1065" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1353"><net_src comp="524" pin="3"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="1358"><net_src comp="517" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1366"><net_src comp="1095" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1371"><net_src comp="543" pin="3"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1376"><net_src comp="550" pin="3"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1381"><net_src comp="1127" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1386"><net_src comp="1131" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1394"><net_src comp="1141" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1399"><net_src comp="557" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1404"><net_src comp="563" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1409"><net_src comp="576" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1414"><net_src comp="582" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1419"><net_src comp="588" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1424"><net_src comp="594" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1429"><net_src comp="600" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1434"><net_src comp="1191" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1439"><net_src comp="570" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="326" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: corr7_out_V_valid_V | {20 }
	Port: corr7_out_V_data_V | {20 }
	Port: corr7_out_V_keep_V | {20 }
	Port: corr7_out_V_user_V | {20 }
	Port: corr7_out_V_last_V | {20 }
	Port: corr7_out_V_id_V | {20 }
	Port: corr7_out_V_dest_V | {20 }
 - Input state : 
	Port: layer7 : corr6_out_V_valid_V | {6 }
	Port: layer7 : corr6_out_V_data_V | {6 }
	Port: layer7 : corr6_out_V_keep_V | {6 }
	Port: layer7 : corr6_out_V_user_V | {6 }
	Port: layer7 : corr6_out_V_last_V | {6 }
	Port: layer7 : corr6_out_V_id_V | {6 }
	Port: layer7 : corr6_out_V_dest_V | {6 }
	Port: layer7 : weights_layer7_V_0 | {8 9 }
	Port: layer7 : biases_layer7_V | {8 17 }
  - Chain level:
	State 1
	State 2
		icmp_ln942 : 1
		row_idx : 1
		br_ln942 : 2
	State 3
		icmp_ln945 : 1
		i : 1
		br_ln945 : 2
		tmp_s : 1
		zext_ln946 : 2
	State 4
		icmp_ln946 : 1
		j : 1
		br_ln946 : 2
		zext_ln203 : 1
		add_ln203_10 : 2
		zext_ln203_19 : 3
		out_layer_data_V_add : 4
		store_ln947 : 5
	State 5
		icmp_ln950 : 1
		current_input_channe_2 : 1
		br_ln950 : 2
		tmp_40 : 1
		zext_ln965 : 2
	State 6
		icmp_ln987 : 1
		index_input_element_5 : 1
		br_ln987 : 2
		zext_ln203_22 : 1
		add_ln203_12 : 2
		zext_ln203_23 : 3
		img_channel_0_data_2 : 4
		img_channel_0_keep_2 : 4
		img_channel_0_user_2 : 4
		img_channel_0_last_2 : 4
		img_channel_0_id_V_1 : 4
		img_channel_0_dest_2 : 4
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		icmp_ln968 : 1
		index_input_element : 1
		br_ln968 : 2
		zext_ln203_20 : 1
		add_ln203_11 : 2
		zext_ln203_21 : 3
		img_channel_0_data_1 : 4
		img_channel_0_keep_1 : 4
		img_channel_0_user_1 : 4
		img_channel_0_last_1 : 4
		img_channel_0_id_V_s : 4
		img_channel_0_dest_1 : 4
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
		store_ln199 : 5
	State 7
		icmp_ln1022 : 1
		current_filter : 1
		br_ln1022 : 2
		zext_ln1028 : 1
		zext_ln162 : 1
		tmp_41 : 1
		zext_ln1024 : 2
	State 8
		icmp_ln1024 : 1
		current_input_channe_3 : 1
		br_ln1024 : 2
		tmp_42 : 1
		zext_ln203_24 : 2
		tmp_43 : 1
		zext_ln203_25 : 2
		sub_ln203 : 3
		add_ln203_13 : 4
		sext_ln203 : 5
		weights_layer7_V_0_a : 6
		subfilter_layer_0_V : 7
		p_Val2_1 : 1
	State 9
	State 10
		icmp_ln1033 : 1
		add_ln1033 : 1
		br_ln1033 : 2
		zext_ln203_26 : 1
		add_ln203_14 : 2
		zext_ln203_27 : 3
		img_channel_0_data_3 : 4
		img_channel_0_data_4 : 5
	State 11
		channel_from_prev_ou_3 : 1
		store_ln1035 : 2
	State 12
		icmp_ln46 : 1
		index : 1
		br_ln46 : 2
		zext_ln62 : 1
		channel_from_prev_ou_1 : 2
		channel_from_prev_ou_2 : 3
	State 13
	State 14
		r_V : 1
		sum_V : 2
		store_ln68 : 3
	State 15
		icmp_ln1039 : 1
		index_input_element_7 : 1
		br_ln1039 : 2
		zext_ln1041 : 1
		zext_ln1265 : 1
		add_ln1265 : 2
		zext_ln1265_4 : 3
		out_layer_data_V_add_1 : 4
		p_Val2_4 : 5
		correlate_img_V_assi_2 : 2
		p_Val2_5 : 3
	State 16
		add_ln703 : 1
		store_ln1041 : 2
	State 17
		sext_ln1265 : 1
		sext_ln703 : 1
	State 18
		icmp_ln1044 : 1
		index_input_element_6 : 1
		br_ln1044 : 2
		zext_ln321 : 1
		add_ln162 : 2
		zext_ln162_1 : 3
		out_layer_valid_V_ad : 4
		out_layer_data_V_add_2 : 4
		p_Val2_s : 5
		tmp_valid_V : 5
	State 19
		img_channel_0_keep_3 : 1
		img_channel_0_user_3 : 1
		img_channel_0_last_3 : 1
		img_channel_0_id_V_2 : 1
		img_channel_0_dest_3 : 1
		trunc_ln703 : 1
		aux_sum_V : 1
		add_ln203 : 2
		icmp_ln1494 : 2
		p_Val2_6 : 3
		tmp_keep_V_5 : 2
		tmp_user_V_4 : 2
		tmp_last_V_5 : 2
		tmp_id_V_5 : 2
		tmp_dest_V_5 : 2
	State 20
		store_ln1047 : 1
		write_ln1054 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |         row_idx_fu_787        |    0    |    0    |    15   |
|          |            i_fu_799           |    0    |    0    |    15   |
|          |            j_fu_829           |    0    |    0    |    15   |
|          |      add_ln203_10_fu_839      |    0    |    0    |    12   |
|          | current_input_channe_2_fu_855 |    0    |    0    |    13   |
|          |  index_input_element_5_fu_879 |    0    |    0    |    15   |
|          |      add_ln203_12_fu_889      |    0    |    0    |    14   |
|          |   index_input_element_fu_910  |    0    |    0    |    15   |
|          |      add_ln203_11_fu_920      |    0    |    0    |    14   |
|          |     current_filter_fu_941     |    0    |    0    |    15   |
|    add   | current_input_channe_3_fu_973 |    0    |    0    |    13   |
|          |      add_ln203_13_fu_1009     |    0    |    0    |    11   |
|          |       add_ln1033_fu_1025      |    0    |    0    |    15   |
|          |      add_ln203_14_fu_1035     |    0    |    0    |    14   |
|          |         index_fu_1059         |    0    |    0    |    15   |
|          | index_input_element_7_fu_1095 |    0    |    0    |    15   |
|          |       add_ln1265_fu_1110      |    0    |    0    |    12   |
|          |       add_ln703_fu_1120       |    0    |    0    |    12   |
|          | index_input_element_6_fu_1141 |    0    |    0    |    15   |
|          |       add_ln162_fu_1151       |    0    |    0    |    12   |
|          |       aux_sum_V_fu_1175       |    0    |    0    |    12   |
|          |       add_ln203_fu_1180       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln942_fu_781       |    0    |    0    |    11   |
|          |       icmp_ln945_fu_793       |    0    |    0    |    11   |
|          |       icmp_ln965_fu_817       |    0    |    0    |    11   |
|          |       icmp_ln946_fu_823       |    0    |    0    |    11   |
|          |       icmp_ln950_fu_849       |    0    |    0    |    9    |
|          |       icmp_ln987_fu_873       |    0    |    0    |    11   |
|   icmp   |       icmp_ln968_fu_904       |    0    |    0    |    11   |
|          |       icmp_ln1022_fu_935      |    0    |    0    |    11   |
|          |       icmp_ln1024_fu_967      |    0    |    0    |    9    |
|          |      icmp_ln1033_fu_1019      |    0    |    0    |    11   |
|          |       icmp_ln46_fu_1053       |    0    |    0    |    11   |
|          |      icmp_ln1039_fu_1089      |    0    |    0    |    11   |
|          |      icmp_ln1044_fu_1135      |    0    |    0    |    11   |
|          |      icmp_ln1494_fu_1185      |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |       sub_ln203_fu_1003       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        p_Val2_6_fu_1191       |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          r_V_fu_1073          |    1    |    0    |    6    |
|----------|-------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_308        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |   write_ln1054_write_fu_326   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_751          |    0    |    0    |    0    |
|          |           grp_fu_756          |    0    |    0    |    0    |
|extractvalue|           grp_fu_761          |    0    |    0    |    0    |
|          |           grp_fu_766          |    0    |    0    |    0    |
|          |           grp_fu_771          |    0    |    0    |    0    |
|          |           grp_fu_776          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_805         |    0    |    0    |    0    |
|          |         tmp_40_fu_861         |    0    |    0    |    0    |
|bitconcatenate|         tmp_41_fu_955         |    0    |    0    |    0    |
|          |         tmp_42_fu_979         |    0    |    0    |    0    |
|          |         tmp_43_fu_991         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       zext_ln946_fu_813       |    0    |    0    |    0    |
|          |       zext_ln203_fu_835       |    0    |    0    |    0    |
|          |      zext_ln203_19_fu_844     |    0    |    0    |    0    |
|          |       zext_ln965_fu_869       |    0    |    0    |    0    |
|          |      zext_ln203_22_fu_885     |    0    |    0    |    0    |
|          |      zext_ln203_23_fu_894     |    0    |    0    |    0    |
|          |      zext_ln203_20_fu_916     |    0    |    0    |    0    |
|          |      zext_ln203_21_fu_925     |    0    |    0    |    0    |
|          |       zext_ln1028_fu_947      |    0    |    0    |    0    |
|          |       zext_ln162_fu_951       |    0    |    0    |    0    |
|          |       zext_ln1024_fu_963      |    0    |    0    |    0    |
|   zext   |      zext_ln203_24_fu_987     |    0    |    0    |    0    |
|          |      zext_ln203_25_fu_999     |    0    |    0    |    0    |
|          |     zext_ln203_26_fu_1031     |    0    |    0    |    0    |
|          |     zext_ln203_27_fu_1040     |    0    |    0    |    0    |
|          |      zext_ln1035_fu_1048      |    0    |    0    |    0    |
|          |       zext_ln62_fu_1065       |    0    |    0    |    0    |
|          |      zext_ln1041_fu_1101      |    0    |    0    |    0    |
|          |      zext_ln1265_fu_1106      |    0    |    0    |    0    |
|          |     zext_ln1265_4_fu_1115     |    0    |    0    |    0    |
|          |       zext_ln321_fu_1147      |    0    |    0    |    0    |
|          |      zext_ln162_1_fu_1156     |    0    |    0    |    0    |
|          |      zext_ln1046_fu_1162      |    0    |    0    |    0    |
|          |      tmp_data_V_6_fu_1199     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       sext_ln203_fu_1014      |    0    |    0    |    0    |
|          |       sext_ln46_fu_1045       |    0    |    0    |    0    |
|   sext   |      sext_ln1118_fu_1070      |    0    |    0    |    0    |
|          |      sext_ln1265_fu_1127      |    0    |    0    |    0    |
|          |       sext_ln703_fu_1131      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         sum_V_fu_1078         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln703_fu_1171      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   482   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|channel_from_prev_ou|    6   |    0   |    0   |    0   |
|correlate_img_V_assi|    0   |   24   |   12   |    0   |
|img_channel_0_data_s|    1   |    0   |    0   |    0   |
|img_channel_0_dest_s|    0   |    2   |   12   |    0   |
| img_channel_0_id_V |    0   |    2   |   12   |    0   |
|img_channel_0_keep_s|    1   |    0   |    0   |    0   |
|img_channel_0_last_s|    0   |    2   |   12   |    0   |
|img_channel_0_user_s|    0   |    2   |   12   |    0   |
|  out_layer_data_V  |    3   |    0   |    0   |    0   |
|  out_layer_valid_V |    1   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   12   |   32   |   60   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln1033_reg_1322      |    7   |
| biases_layer7_V_addr_reg_1309 |    6   |
|channel_from_prev_ou_1_reg_1350|   13   |
|channel_from_prev_ou_2_reg_1355|   12   |
|correlate_img_V_assi_2_reg_1373|    6   |
|    current_filter_0_reg_683   |    6   |
|    current_filter_reg_1270    |    6   |
|current_input_channe_2_reg_1240|    4   |
|current_input_channe_3_reg_1294|    4   |
| current_input_channe_4_reg_694|    4   |
|  current_input_channe_reg_650 |    4   |
|          i_0_reg_628          |    6   |
|           i_reg_1215          |    6   |
|      icmp_ln965_reg_1225      |    1   |
| img_channel_0_data_3_reg_1327 |   10   |
| img_channel_0_dest_3_reg_1426 |   10   |
| img_channel_0_id_V_2_reg_1421 |   10   |
| img_channel_0_keep_3_reg_1406 |   10   |
| img_channel_0_last_3_reg_1416 |   10   |
| img_channel_0_user_3_reg_1411 |   10   |
|       index_0_i_reg_717       |    7   |
|  index_input_element1_reg_672 |    7   |
| index_input_element2_1_reg_705|    7   |
| index_input_element2_2_reg_728|    7   |
| index_input_element2_3_reg_739|    7   |
|  index_input_element2_reg_661 |    7   |
| index_input_element_5_reg_1254|    7   |
| index_input_element_6_reg_1391|    7   |
| index_input_element_7_reg_1363|    7   |
|  index_input_element_reg_1262 |    7   |
|         index_reg_1340        |    7   |
|          j_0_reg_639          |    7   |
|           j_reg_1232          |    7   |
|out_layer_data_V_add_1_reg_1368|   12   |
|out_layer_data_V_add_2_reg_1401|   12   |
| out_layer_valid_V_ad_reg_1396 |   12   |
|       p_Val2_6_reg_1431       |   11   |
|       row_idx_0_reg_616       |    7   |
|        row_idx_reg_1207       |    7   |
|      sext_ln1265_reg_1378     |   12   |
|       sext_ln46_reg_1332      |   16   |
|      sext_ln703_reg_1383      |   11   |
|  subfilter_layer_0_V_reg_1314 |    5   |
|      tmp_valid_V_reg_1436     |    1   |
| weights_layer7_V_0_a_reg_1304 |   10   |
|      zext_ln1024_reg_1285     |   13   |
|      zext_ln1028_reg_1275     |   64   |
|      zext_ln162_reg_1280      |   11   |
|     zext_ln203_24_reg_1299    |   11   |
|       zext_ln62_reg_1345      |   64   |
|      zext_ln946_reg_1220      |   13   |
|      zext_ln965_reg_1245      |   11   |
+-------------------------------+--------+
|             Total             |   539  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_357       |  p0  |   5  |  12  |   60   ||    27   |
|        grp_access_fu_357       |  p1  |   3  |  12  |   36   ||    15   |
|        grp_access_fu_400       |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_406       |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_412       |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_418       |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_424       |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_430       |  p0  |   4  |  10  |   40   ||    21   |
|        grp_access_fu_485       |  p0  |   2  |  10  |   20   ||    9    |
|        grp_access_fu_498       |  p0  |   2  |   6  |   12   ||    9    |
|        grp_access_fu_517       |  p0  |   3  |  13  |   39   ||    15   |
|        grp_access_fu_537       |  p0  |   3  |   6  |   18   ||    15   |
|        grp_access_fu_570       |  p0  |   2  |  12  |   24   ||    9    |
|        row_idx_0_reg_616       |  p0  |   2  |   7  |   14   ||    9    |
| index_input_element2_1_reg_705 |  p0  |   2  |   7  |   14   ||    9    |
| index_input_element2_3_reg_739 |  p0  |   2  |   7  |   14   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   491  || 29.1275 ||   252   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   482  |    -   |
|   Memory  |   12   |    -   |    -   |   32   |   60   |    0   |
|Multiplexer|    -   |    -   |   29   |    -   |   252  |    -   |
|  Register |    -   |    -   |    -   |   539  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   12   |    1   |   29   |   571  |   794  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
