include( ../common.pri )
TARGET = verilog