
*** Running vivado
    with args -log dma_sys_inverter_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_sys_inverter_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_sys_inverter_0_0.tcl -notrace
Command: synth_design -top dma_sys_inverter_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8604 
WARNING: [Synth 8-2507] parameter declaration becomes local in FPMult_SinglePrecision_Rieee with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:21]
WARNING: [Synth 8-2507] parameter declaration becomes local in FPMult_SinglePrecision_Rieee with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:22]
WARNING: [Synth 8-2507] parameter declaration becomes local in FPMult_SinglePrecision_Rieee with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:23]
WARNING: [Synth 8-2507] parameter declaration becomes local in FPMult_SinglePrecision_Rieee with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in FPMult_SinglePrecision_Rieee with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in IntMult_24bit with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:215]
WARNING: [Synth 8-2507] parameter declaration becomes local in IntMult_24bit with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:216]
WARNING: [Synth 8-2507] parameter declaration becomes local in IntMult_24bit with formal parameter declaration list [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:217]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 403.547 ; gain = 103.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_sys_inverter_0_0' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_inverter_0_0/synth/dma_sys_inverter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'inverter' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/inverter.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FPMult_SinglePrecision_Rieee' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:14]
	Parameter width bound to: 32 - type: integer 
	Parameter expsz bound to: 8 - type: integer 
	Parameter mntsz bound to: 23 - type: integer 
	Parameter p bound to: 24 - type: integer 
	Parameter bias bound to: 127 - type: integer 
	Parameter MAXEXP bound to: 255 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IntMult_24bit' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:205]
	Parameter size bound to: 24 - type: integer 
	Parameter insz bound to: 24 - type: integer 
	Parameter msize bound to: 24 - type: integer 
	Parameter outsz bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HA' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:1159]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:1159]
INFO: [Synth 8-638] synthesizing module 'FA' [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:1152]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:1152]
INFO: [Synth 8-256] done synthesizing module 'IntMult_24bit' (3#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:205]
INFO: [Synth 8-226] default block is never used [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:136]
INFO: [Synth 8-256] done synthesizing module 'FPMult_SinglePrecision_Rieee' (4#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/FPMult_SinglePrecision_Rieee.v:14]
WARNING: [Synth 8-350] instance 'multiplier' of module 'FPMult_SinglePrecision_Rieee' requires 6 connections, but only 5 given [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/inverter.v:55]
INFO: [Synth 8-256] done synthesizing module 'inverter' (5#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/inverter.v:23]
INFO: [Synth 8-256] done synthesizing module 'dma_sys_inverter_0_0' (6#1) [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_inverter_0_0/synth/dma_sys_inverter_0_0.v:57]
WARNING: [Synth 8-3331] design FPMult_SinglePrecision_Rieee has unconnected port clk
WARNING: [Synth 8-3331] design FPMult_SinglePrecision_Rieee has unconnected port rst
WARNING: [Synth 8-3331] design inverter has unconnected port axi_reset_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 436.238 ; gain = 135.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin multiplier:round[1] to constant 0 [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/inverter.v:55]
WARNING: [Synth 8-3295] tying undriven pin multiplier:round[0] to constant 0 [d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ipshared/8c4b/inverter.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 436.238 ; gain = 135.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 763.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 763.840 ; gain = 463.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 763.840 ; gain = 463.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 763.840 ; gain = 463.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 763.840 ; gain = 463.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 102   
	   3 Input      2 Bit       Adders := 488   
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module FA 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module IntMult_24bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
Module FPMult_SinglePrecision_Rieee 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   5 Input     23 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module inverter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design dma_sys_inverter_0_0 has unconnected port axi_reset_n
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 954.742 ; gain = 654.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:25 . Memory (MB): peak = 954.742 ; gain = 654.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:26 . Memory (MB): peak = 954.742 ; gain = 654.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:26 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    22|
|2     |LUT2   |    30|
|3     |LUT3   |   267|
|4     |LUT4   |    49|
|5     |LUT5   |   283|
|6     |LUT6   |   458|
|7     |FDRE   |    25|
|8     |FDSE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-----------------------------+------+
|      |Instance        |Module                       |Cells |
+------+----------------+-----------------------------+------+
|1     |top             |                             |  1142|
|2     |  inst          |inverter                     |  1142|
|3     |    multiplier  |FPMult_SinglePrecision_Rieee |   118|
|4     |      mntmul_I1 |IntMult_24bit                |   105|
+------+----------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:09 . Memory (MB): peak = 970.641 ; gain = 342.535
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 970.641 ; gain = 670.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dma_sys_inverter_0_0' is not ideal for floorplanning, since the cellview 'inverter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 970.641 ; gain = 679.031
INFO: [Common 17-1381] The checkpoint 'D:/Developer/dma_sys/dma_sys.runs/dma_sys_inverter_0_0_synth_1/dma_sys_inverter_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Developer/dma_sys/dma_sys.srcs/sources_1/bd/dma_sys/ip/dma_sys_inverter_0_0/dma_sys_inverter_0_0.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Developer/dma_sys/dma_sys.runs/dma_sys_inverter_0_0_synth_1/dma_sys_inverter_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_sys_inverter_0_0_utilization_synth.rpt -pb dma_sys_inverter_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 970.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 17:59:56 2020...
