csi-xmsim - CSI: Command line:
xmsim
    -f /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/xcelium.d/run.lnx8664.23.03.d/ei-vm-011_28279/xmsim.args
        -gui
        -MESSAGES
        +EMGRLOG xrun.log
        -XLSTIME 1732158302
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.23.03.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.23.03.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.23.03.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	23.03-s007
        -XLNAME ./xcelium.d/run.lnx8664.23.03.d/ei-vm-011_28279
    -CHECK_VERSION TOOL:	xrun(64)	23.03-s007
    -LOG_FD 5
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/xcelium.d/run.lnx8664.23.03.d/.xmlib.lock
    -runscratch /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/xcelium.d/run.lnx8664.23.03.d/ei-vm-011_28279

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 0 FS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	23.03-s007
  HOSTNAME: ei-vm-011
  OPERATING SYSTEM: Linux 4.18.0-553.22.1.el8_10.x86_64 #1 SMP Wed Sep 25 09:20:43 UTC 2024 x86_64
  MESSAGE: T(0): sv_seghandler - trapno -1 addr(0x4d31a4c)
	Stream rts_xfer
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65515
External Code in function: <unavailable> offset -65536
External Code in function: <unavailable> offset -65532
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.IO_IN_tb:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/io_in_tb.v, line 4, position 14
	Scope: IO_IN_tb
	Decompile: IO_IN_tb
	Source  : module IO_IN_tb;
	Position:               ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.IO_IN_tb:v (VST)
	Decompile: reg
Intermediate File: string (IF_STRING) in module worklib.GPIO_IN:v (VST)
	Decompile: worklib
Intermediate File: string (IF_STRING) in module worklib.GPIO_IN:v (VST)
	Decompile: v
Intermediate File: string (IF_STRING) in module worklib.GPIO_IN:v (VST)
	Decompile: GPIO_IN
Intermediate File: root (IF_ROOT) in module worklib.IO_IN_tb:v (VST)
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.IO_IN_tb:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/io_in_tb.v, line 11, position 14
	Scope: IO_IN_tb
	Decompile: dut
	Source  :     GPIO_IN dut (
	Position:               ^
Intermediate File: root (IF_ROOT)
Intermediate File: root (IF_ROOT) in module worklib.sky130_osu_sc_18T_hs__xnor2_l:v (VST)
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.sky130_osu_sc_18T_hs__xnor2_l:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_osu_sc_18T_hs.v, line 1713, position 35
	Scope: sky130_osu_sc_18T_hs__xnor2_l
	Decompile: sky130_osu_sc_18T_hs__xnor2_l
	Source  : module sky130_osu_sc_18T_hs__xnor2_l (Y, A, B);
	Position:                                    ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.GPIO_IN:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/outputs/inpad_netlist.v, line 7, position 13
	Scope: GPIO_IN
	Decompile: GPIO_IN
	Source  : module GPIO_IN(Y, PAD);
	Position:              ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.sky130_osu_sc_18T_hs__tnbufi_l:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_osu_sc_18T_hs.v, line 1695, position 36
	Scope: sky130_osu_sc_18T_hs__tnbufi_l
	Decompile: sky130_osu_sc_18T_hs__tnbufi_l
	Source  : module sky130_osu_sc_18T_hs__tnbufi_l (Y, A, OE);
	Position:                                     ^
Intermediate File: string (IF_STRING) in module worklib.sky130_osu_sc_18T_hs__tnbufi_l:v (VST)
	Decompile: worklib
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.IO_IN_tb:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/io_in_tb.v, line 16, position 10
	Scope: IO_IN_tb
	Decompile: reg pad
	Source  :     reg pad;
	Position:           ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.IO_IN_tb:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/GPIO/io_in_tb.v, line 7, position 11
	Scope: IO_IN_tb
	Decompile: logic PAD
	Source  :     wire PAD;
	Position:            ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.IO_IN_tb:v (VST)
	Decompile: logic
Intermediate File: string (IF_STRING) in module worklib.sky130_osu_sc_18T_hs__addf_1:v (VST)
	Decompile: sky130_osu_sc_18T_hs__addf_1
Intermediate File: string (IF_STRING) in module worklib.GPIO_IN:v (VST)
	Decompile: gpio
Internal Code in function: nmpAllocRing offset 0
Intermediate File: root (IF_ROOT) in snapshot worklib.sky130_osu_sc_18T_hs__addf_1:v (SSS)
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.sky130_osu_sc_18T_hs__addf_1:v (SSS)
Simulator Snap Shot: root (SSS_ROOT) in snapshot worklib.sky130_osu_sc_18T_hs__addf_1:v (SSS)
Simulator Snap Shot: top level instance (SSS_TLI) in snapshot worklib.sky130_osu_sc_18T_hs__addf_1:v (SSS)
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.sky130_osu_sc_18T_hs__inv_3:v (VST)
	File: /home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_osu_sc_18T_hs.v, line 1236, position 33
	Scope: sky130_osu_sc_18T_hs__inv_3
	Decompile: sky130_osu_sc_18T_hs__inv_3
	Source  : module sky130_osu_sc_18T_hs__inv_3 (Y, A);
	Position:                                  ^
Simulator Snap Shot: dynlib (SSS_DYNLIB) in snapshot worklib.sky130_osu_sc_18T_hs__addf_1:v (SSS)
External Code in function: <unavailable> offset -65531
User Code in function: <unavailable> offset 42600727
csi-xmsim - CSI: investigation complete took 0.010 secs, send this file to Cadence Support
